#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[4] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     8.957
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[4] (DSP48E2)                                             2.519    11.476
data arrival time                                                                                                       11.476

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.476
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.989


#Path 2
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[6] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456     8.957
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[6] (DSP48E2)                                             2.489    11.446
data arrival time                                                                                                       11.446

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.446
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.959


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[30] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[30] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[29] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[29] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[28] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[28] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[27] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[27] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[37] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[37] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 8
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[38] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[38] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 9
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[39] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[39] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 10
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[40] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[40] (DSP48E2)                                            2.195    11.068
data arrival time                                                                                                       11.068

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -11.068
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.581


#Path 11
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[31] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[31] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[26] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[26] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 13
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[32] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 14
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[16] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[16] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 15
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[15] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[15] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 16
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[14] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 17
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[13] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 18
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[12] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 19
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[41] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[41] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 20
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[46] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[46] (DSP48E2)                                            2.085    10.958
data arrival time                                                                                                       10.958

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.958
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.471


#Path 21
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[36] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[36] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[35] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[34] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 24
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[33] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 25
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[42] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 26
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[43] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 27
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[44] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[44] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[45] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[45] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 29
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[25] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[24] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[23] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[22] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 33
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[21] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 34
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[20] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 35
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[19] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[18] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[18] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[17] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[17] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[11] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[11] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[10] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[10] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[9] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[9] (DSP48E2)                                             1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 41
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[8] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[8] (DSP48E2)                                             1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 42
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[7] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[7] (DSP48E2)                                             1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 43
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[47] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.372     8.873
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[47] (DSP48E2)                                            1.975    10.848
data arrival time                                                                                                       10.848

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.848
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.361


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[5] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_87_V_load_reg_12842[4].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124168$new_n18262_.in[4] (.names)                                                                         4.710     5.896
$abc$124168$new_n18262_.out[0] (.names)                                                                        0.068     5.964
$abc$124168$new_n18267_.in[1] (.names)                                                                         0.425     6.389
$abc$124168$new_n18267_.out[0] (.names)                                                                        0.235     6.624
$abc$124168$new_n18266_.in[3] (.names)                                                                         0.463     7.087
$abc$124168$new_n18266_.out[0] (.names)                                                                        0.235     7.322
$auto$maccmap.cc:240:synth$53973.DI[6].in[0] (.names)                                                          0.422     7.744
$auto$maccmap.cc:240:synth$53973.DI[6].out[0] (.names)                                                         0.235     7.979
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.522     8.501
$techmap120004$auto$maccmap.cc:240:synth$53973.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     8.957
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].C[5] (DSP48E2)                                             1.795    10.752
data arrival time                                                                                                       10.752

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp89_reg_16222[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.752
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.265


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[21] (DSP48E2)                                           0.705    10.178
data arrival time                                                                                                       10.178

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.178
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.691


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[11] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[11] (DSP48E2)                                           0.705    10.178
data arrival time                                                                                                       10.178

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.178
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.691


#Path 47
Startpoint: c2_reg_8344[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[5].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[0].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[0].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$32974.DI[0].in[1] (.names)                                                                    0.220     1.406
$auto$alumacc.cc:485:replace_alu$32974.DI[0].out[0] (.names)                                                                   0.235     1.641
$techmap119875$auto$alumacc.cc:485:replace_alu$32974.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                             0.533     2.174
$techmap119875$auto$alumacc.cc:485:replace_alu$32974.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.456     2.630
$techmap119879$auto$alumacc.cc:485:replace_alu$32974.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.630
$techmap119879$auto$alumacc.cc:485:replace_alu$32974.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     2.964
out:B_V_address0[5].outpad[0] (.output)                                                                                        6.704     9.668
data arrival time                                                                                                                        9.668

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.668
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.668


#Path 48
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[13].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                                      0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                                    0.340     1.186
$auto$alumacc.cc:485:replace_alu$32971.DI[0].in[0] (.names)                                                                    0.110     1.296
$auto$alumacc.cc:485:replace_alu$32971.DI[0].out[0] (.names)                                                                   0.235     1.531
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                             0.418     1.949
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.456     2.405
$techmap119888$auto$alumacc.cc:485:replace_alu$32971.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.405
$techmap119888$auto$alumacc.cc:485:replace_alu$32971.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     2.739
out:A_V_address0[13].outpad[0] (.output)                                                                                       6.904     9.643
data arrival time                                                                                                                        9.643

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -9.643
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.643


#Path 49
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$124168$new_n9048_.in[0] (.names)                                                           0.750     1.936
$abc$124168$new_n9048_.out[0] (.names)                                                          0.235     2.171
$abc$124168$new_n9072_.in[1] (.names)                                                           1.508     3.679
$abc$124168$new_n9072_.out[0] (.names)                                                          0.235     3.914
$abc$124168$new_n9071_.in[1] (.names)                                                           0.110     4.024
$abc$124168$new_n9071_.out[0] (.names)                                                          0.235     4.259
$abc$124168$auto$opt_dff.cc:242:make_patterns_logic$29401.in[1] (.names)                        2.022     6.281
$abc$124168$auto$opt_dff.cc:242:make_patterns_logic$29401.out[0] (.names)                       0.235     6.516
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                               3.530    10.046
data arrival time                                                                                        10.046

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                             0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                       -10.046
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.643


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[7] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[7] (DSP48E2)                                            0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 51
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[20] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[28] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[28] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[29] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[29] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[30] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[30] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[31] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[31] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[10] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[10] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[9] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[9] (DSP48E2)                                            0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[41] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[41] (DSP48E2)                                           0.655    10.128
data arrival time                                                                                                       10.128

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.128
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.641


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[32] (DSP48E2)                                           0.635    10.108
data arrival time                                                                                                       10.108

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.108
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.621


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[12] (DSP48E2)                                           0.635    10.108
data arrival time                                                                                                       10.108

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.108
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.621


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[8] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[8] (DSP48E2)                                            0.615    10.088
data arrival time                                                                                                       10.088

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.088
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.601


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[14] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[16] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[16] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[19] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 65
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[47] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[47] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[25] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 67
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[27] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[27] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 68
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[36] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[36] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[37] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[37] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[40] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[40] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[45] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[45] (DSP48E2)                                           0.605    10.078
data arrival time                                                                                                       10.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.591


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[22] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 73
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[24] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[26] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[26] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[15] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[15] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[13] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[33] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[34] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[35] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[23] (DSP48E2)                                           0.565    10.038
data arrival time                                                                                                       10.038

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.038
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.551


#Path 81
Startpoint: c2_reg_8344[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[1].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
c2_reg_8344[2].C[0] (FDRE)                                                                                               0.846     0.846
c2_reg_8344[2].Q[0] (FDRE) [clock-to-output]                                                                             0.340     1.186
$auto$alumacc.cc:485:replace_alu$32974.DI[2].in[1] (.names)                                                              0.220     1.406
$auto$alumacc.cc:485:replace_alu$32974.DI[2].out[0] (.names)                                                             0.235     1.641
$techmap119875$auto$alumacc.cc:485:replace_alu$32974.slice[0].carry4_1st_full.CO[0].DI[2] (CARRY4)                       0.517     2.158
$techmap119875$auto$alumacc.cc:485:replace_alu$32974.slice[0].carry4_1st_full.CO[0].O[1] (CARRY4)                        0.456     2.614
out:B_V_address0[1].outpad[0] (.output)                                                                                  6.904     9.518
data arrival time                                                                                                                  9.518

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -9.518
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.518


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[46] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[46] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[44] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[44] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[43] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[42] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[39] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[39] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[38] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[38] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[17] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[17] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[18] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.532     9.473
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[18] (DSP48E2)                                           0.525     9.998
data arrival time                                                                                                        9.998

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.998
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.511


#Path 90
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[11].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                                0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                              0.340     1.186
$auto$alumacc.cc:485:replace_alu$32971.DI[0].in[0] (.names)                                                              0.110     1.296
$auto$alumacc.cc:485:replace_alu$32971.DI[0].out[0] (.names)                                                             0.235     1.531
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                       0.418     1.949
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                        0.545     2.494
out:A_V_address0[11].outpad[0] (.output)                                                                                 7.004     9.498
data arrival time                                                                                                                  9.498

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -9.498
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.498


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[5] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     9.397
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[5] (DSP48E2)                                            0.555     9.952
data arrival time                                                                                                        9.952

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.952
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.465


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[6] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.471     9.412
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[6] (DSP48E2)                                            0.539     9.951
data arrival time                                                                                                        9.951

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.951
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.464


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[4] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_139_V_load_reg_13342[4].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$124168$new_n16989_.in[2] (.names)                                                                         3.400     4.586
$abc$124168$new_n16989_.out[0] (.names)                                                                        0.068     4.654
$abc$124168$new_n16987_.in[0] (.names)                                                                         0.355     5.009
$abc$124168$new_n16987_.out[0] (.names)                                                                        0.235     5.244
$auto$maccmap.cc:240:synth$53517.DI[5].in[2] (.names)                                                          1.910     7.154
$auto$maccmap.cc:240:synth$53517.DI[5].out[0] (.names)                                                         0.235     7.389
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].DI[1] (CARRY4)                       1.552     8.941
$techmap119912$auto$maccmap.cc:240:synth$53517.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     9.397
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].C[4] (DSP48E2)                                            0.469     9.866
data arrival time                                                                                                        9.866

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp142_reg_16342[0].CLK[0] (DSP48E2)                                          0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.866
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.379


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_35_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                               0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]             0.340     1.186
$abc$124168$new_n9048_.in[0] (.names)                                                           0.750     1.936
$abc$124168$new_n9048_.out[0] (.names)                                                          0.235     2.171
$abc$124168$new_n9072_.in[1] (.names)                                                           1.508     3.679
$abc$124168$new_n9072_.out[0] (.names)                                                          0.235     3.914
$abc$124168$new_n9071_.in[1] (.names)                                                           0.110     4.024
$abc$124168$new_n9071_.out[0] (.names)                                                          0.235     4.259
$abc$124168$auto$opt_dff.cc:242:make_patterns_logic$28921.in[1] (.names)                        1.312     5.571
$abc$124168$auto$opt_dff.cc:242:make_patterns_logic$28921.out[0] (.names)                       0.235     5.806
b_i_35_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                               3.950     9.756
data arrival time                                                                                         9.756

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
b_i_35_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                             0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.756
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.353


#Path 95
Startpoint: c_reg_8310[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[10].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
c_reg_8310[8].C[0] (FDRE)                                                                                                0.846     0.846
c_reg_8310[8].Q[0] (FDRE) [clock-to-output]                                                                              0.340     1.186
$auto$alumacc.cc:485:replace_alu$32971.DI[0].in[0] (.names)                                                              0.110     1.296
$auto$alumacc.cc:485:replace_alu$32971.DI[0].out[0] (.names)                                                             0.235     1.531
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                       0.418     1.949
$techmap119801$auto$alumacc.cc:485:replace_alu$32971.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                        0.486     2.435
out:A_V_address0[10].outpad[0] (.output)                                                                                 6.888     9.323
data arrival time                                                                                                                  9.323

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -9.323
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.323


#Path 96
Startpoint: c_i_V_load_reg_12746[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_d0[5].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_i_V_load_reg_12746[5].C[0] (FDRE)                              0.846     0.846
c_i_V_load_reg_12746[5].Q[0] (FDRE) [clock-to-output]            0.340     1.186
out:C_V_d0[5].outpad[0] (.output)                                8.099     9.285
data arrival time                                                          9.285

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -9.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.285


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE) [clock-to-output]                        0.303     1.149
$abc$124168$new_n11079_.in[0] (.names)                                                                         3.125     4.274
$abc$124168$new_n11079_.out[0] (.names)                                                                        0.235     4.509
$abc$124168$new_n11075_.in[2] (.names)                                                                         0.110     4.619
$abc$124168$new_n11075_.out[0] (.names)                                                                        0.068     4.687
$abc$124168$new_n11072_.in[2] (.names)                                                                         0.431     5.118
$abc$124168$new_n11072_.out[0] (.names)                                                                        0.235     5.353
$auto$maccmap.cc:240:synth$54904.DI[7].in[2] (.names)                                                          0.462     5.815
$auto$maccmap.cc:240:synth$54904.DI[7].out[0] (.names)                                                         0.235     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     6.506
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[24] (DSP48E2)                                            3.255     9.761
data arrival time                                                                                                        9.761

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.761
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.274


#Path 98
Startpoint: grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE) [clock-to-output]                        0.303     1.149
$abc$124168$new_n11079_.in[0] (.names)                                                                         3.125     4.274
$abc$124168$new_n11079_.out[0] (.names)                                                                        0.235     4.509
$abc$124168$new_n11075_.in[2] (.names)                                                                         0.110     4.619
$abc$124168$new_n11075_.out[0] (.names)                                                                        0.068     4.687
$abc$124168$new_n11072_.in[2] (.names)                                                                         0.431     5.118
$abc$124168$new_n11072_.out[0] (.names)                                                                        0.235     5.353
$auto$maccmap.cc:240:synth$54904.DI[7].in[2] (.names)                                                          0.462     5.815
$auto$maccmap.cc:240:synth$54904.DI[7].out[0] (.names)                                                         0.235     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     6.506
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[32] (DSP48E2)                                            3.255     9.761
data arrival time                                                                                                        9.761

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.761
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.274


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE) [clock-to-output]                        0.303     1.149
$abc$124168$new_n11079_.in[0] (.names)                                                                         3.125     4.274
$abc$124168$new_n11079_.out[0] (.names)                                                                        0.235     4.509
$abc$124168$new_n11075_.in[2] (.names)                                                                         0.110     4.619
$abc$124168$new_n11075_.out[0] (.names)                                                                        0.068     4.687
$abc$124168$new_n11072_.in[2] (.names)                                                                         0.431     5.118
$abc$124168$new_n11072_.out[0] (.names)                                                                        0.235     5.353
$auto$maccmap.cc:240:synth$54904.DI[7].in[2] (.names)                                                          0.462     5.815
$auto$maccmap.cc:240:synth$54904.DI[7].out[0] (.names)                                                         0.235     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     6.506
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[12] (DSP48E2)                                            3.255     9.761
data arrival time                                                                                                        9.761

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.761
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.274


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.B_17_V_load_reg_10632[7].Q[0] (FDRE) [clock-to-output]                        0.303     1.149
$abc$124168$new_n11079_.in[0] (.names)                                                                         3.125     4.274
$abc$124168$new_n11079_.out[0] (.names)                                                                        0.235     4.509
$abc$124168$new_n11075_.in[2] (.names)                                                                         0.110     4.619
$abc$124168$new_n11075_.out[0] (.names)                                                                        0.068     4.687
$abc$124168$new_n11072_.in[2] (.names)                                                                         0.431     5.118
$abc$124168$new_n11072_.out[0] (.names)                                                                        0.235     5.353
$auto$maccmap.cc:240:synth$54904.DI[7].in[2] (.names)                                                          0.462     5.815
$auto$maccmap.cc:240:synth$54904.DI[7].out[0] (.names)                                                         0.235     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     6.050
$techmap120073$auto$maccmap.cc:240:synth$54904.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     6.506
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].C[35] (DSP48E2)                                            3.255     9.761
data arrival time                                                                                                        9.761

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp22_reg_15937[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                       -9.761
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -9.274


#End of timing report
