Running: C:\xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/FSM_tb_isim_beh.exe -prj C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/FSM_tb_beh.prj work.FSM_tb work.glbl 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/Max_Tick.v" into library work
Analyzing Verilog file "C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/LightControl.v" into library work
Analyzing Verilog file "C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/FSM.v" into library work
Analyzing Verilog file "C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/FSM_tb.v" into library work
Analyzing Verilog file "C:/xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Max_Tick
Compiling module Max_Tick(M=3)
Compiling module Max_Tick(M=4)
Compiling module LightControl
Compiling module FSM
Compiling module FSM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/hegartso/Documents/3c7/Assignment2/Assignment2/FSM_tb_isim_beh.exe
Fuse Memory Usage: 28200 KB
Fuse CPU Usage: 342 ms
