
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a58 <.init>:
  401a58:	stp	x29, x30, [sp, #-16]!
  401a5c:	mov	x29, sp
  401a60:	bl	401ff0 <__fxstatat@plt+0x60>
  401a64:	ldp	x29, x30, [sp], #16
  401a68:	ret

Disassembly of section .plt:

0000000000401a70 <mbrtowc@plt-0x20>:
  401a70:	stp	x16, x30, [sp, #-16]!
  401a74:	adrp	x16, 41c000 <__fxstatat@plt+0x1a070>
  401a78:	ldr	x17, [x16, #4088]
  401a7c:	add	x16, x16, #0xff8
  401a80:	br	x17
  401a84:	nop
  401a88:	nop
  401a8c:	nop

0000000000401a90 <mbrtowc@plt>:
  401a90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401a94:	ldr	x17, [x16]
  401a98:	add	x16, x16, #0x0
  401a9c:	br	x17

0000000000401aa0 <memcpy@plt>:
  401aa0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401aa4:	ldr	x17, [x16, #8]
  401aa8:	add	x16, x16, #0x8
  401aac:	br	x17

0000000000401ab0 <memmove@plt>:
  401ab0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ab4:	ldr	x17, [x16, #16]
  401ab8:	add	x16, x16, #0x10
  401abc:	br	x17

0000000000401ac0 <_exit@plt>:
  401ac0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ac4:	ldr	x17, [x16, #24]
  401ac8:	add	x16, x16, #0x18
  401acc:	br	x17

0000000000401ad0 <strlen@plt>:
  401ad0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ad4:	ldr	x17, [x16, #32]
  401ad8:	add	x16, x16, #0x20
  401adc:	br	x17

0000000000401ae0 <__sprintf_chk@plt>:
  401ae0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ae4:	ldr	x17, [x16, #40]
  401ae8:	add	x16, x16, #0x28
  401aec:	br	x17

0000000000401af0 <exit@plt>:
  401af0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401af4:	ldr	x17, [x16, #48]
  401af8:	add	x16, x16, #0x30
  401afc:	br	x17

0000000000401b00 <error@plt>:
  401b00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b04:	ldr	x17, [x16, #56]
  401b08:	add	x16, x16, #0x38
  401b0c:	br	x17

0000000000401b10 <fdatasync@plt>:
  401b10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b14:	ldr	x17, [x16, #64]
  401b18:	add	x16, x16, #0x40
  401b1c:	br	x17

0000000000401b20 <getuid@plt>:
  401b20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b24:	ldr	x17, [x16, #72]
  401b28:	add	x16, x16, #0x48
  401b2c:	br	x17

0000000000401b30 <__cxa_atexit@plt>:
  401b30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b34:	ldr	x17, [x16, #80]
  401b38:	add	x16, x16, #0x50
  401b3c:	br	x17

0000000000401b40 <setvbuf@plt>:
  401b40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b44:	ldr	x17, [x16, #88]
  401b48:	add	x16, x16, #0x58
  401b4c:	br	x17

0000000000401b50 <lseek@plt>:
  401b50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b54:	ldr	x17, [x16, #96]
  401b58:	add	x16, x16, #0x60
  401b5c:	br	x17

0000000000401b60 <__fpending@plt>:
  401b60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b64:	ldr	x17, [x16, #104]
  401b68:	add	x16, x16, #0x68
  401b6c:	br	x17

0000000000401b70 <localeconv@plt>:
  401b70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b74:	ldr	x17, [x16, #112]
  401b78:	add	x16, x16, #0x70
  401b7c:	br	x17

0000000000401b80 <fileno@plt>:
  401b80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b84:	ldr	x17, [x16, #120]
  401b88:	add	x16, x16, #0x78
  401b8c:	br	x17

0000000000401b90 <__memcpy_chk@plt>:
  401b90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401b94:	ldr	x17, [x16, #128]
  401b98:	add	x16, x16, #0x80
  401b9c:	br	x17

0000000000401ba0 <fclose@plt>:
  401ba0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ba4:	ldr	x17, [x16, #136]
  401ba8:	add	x16, x16, #0x88
  401bac:	br	x17

0000000000401bb0 <fsync@plt>:
  401bb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401bb4:	ldr	x17, [x16, #144]
  401bb8:	add	x16, x16, #0x90
  401bbc:	br	x17

0000000000401bc0 <getpid@plt>:
  401bc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401bc4:	ldr	x17, [x16, #152]
  401bc8:	add	x16, x16, #0x98
  401bcc:	br	x17

0000000000401bd0 <nl_langinfo@plt>:
  401bd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401bd4:	ldr	x17, [x16, #160]
  401bd8:	add	x16, x16, #0xa0
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401be4:	ldr	x17, [x16, #168]
  401be8:	add	x16, x16, #0xa8
  401bec:	br	x17

0000000000401bf0 <time@plt>:
  401bf0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401bf4:	ldr	x17, [x16, #176]
  401bf8:	add	x16, x16, #0xb0
  401bfc:	br	x17

0000000000401c00 <malloc@plt>:
  401c00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c04:	ldr	x17, [x16, #184]
  401c08:	add	x16, x16, #0xb8
  401c0c:	br	x17

0000000000401c10 <chmod@plt>:
  401c10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c14:	ldr	x17, [x16, #192]
  401c18:	add	x16, x16, #0xc0
  401c1c:	br	x17

0000000000401c20 <open@plt>:
  401c20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c24:	ldr	x17, [x16, #200]
  401c28:	add	x16, x16, #0xc8
  401c2c:	br	x17

0000000000401c30 <__strcpy_chk@plt>:
  401c30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c34:	ldr	x17, [x16, #208]
  401c38:	add	x16, x16, #0xd0
  401c3c:	br	x17

0000000000401c40 <getppid@plt>:
  401c40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c44:	ldr	x17, [x16, #216]
  401c48:	add	x16, x16, #0xd8
  401c4c:	br	x17

0000000000401c50 <strncmp@plt>:
  401c50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c54:	ldr	x17, [x16, #224]
  401c58:	add	x16, x16, #0xe0
  401c5c:	br	x17

0000000000401c60 <bindtextdomain@plt>:
  401c60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c64:	ldr	x17, [x16, #232]
  401c68:	add	x16, x16, #0xe8
  401c6c:	br	x17

0000000000401c70 <__libc_start_main@plt>:
  401c70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c74:	ldr	x17, [x16, #240]
  401c78:	add	x16, x16, #0xf0
  401c7c:	br	x17

0000000000401c80 <__printf_chk@plt>:
  401c80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c84:	ldr	x17, [x16, #248]
  401c88:	add	x16, x16, #0xf8
  401c8c:	br	x17

0000000000401c90 <memset@plt>:
  401c90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401c94:	ldr	x17, [x16, #256]
  401c98:	add	x16, x16, #0x100
  401c9c:	br	x17

0000000000401ca0 <fdopen@plt>:
  401ca0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ca4:	ldr	x17, [x16, #264]
  401ca8:	add	x16, x16, #0x108
  401cac:	br	x17

0000000000401cb0 <gettimeofday@plt>:
  401cb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401cb4:	ldr	x17, [x16, #272]
  401cb8:	add	x16, x16, #0x110
  401cbc:	br	x17

0000000000401cc0 <__strtoul_internal@plt>:
  401cc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401cc4:	ldr	x17, [x16, #280]
  401cc8:	add	x16, x16, #0x118
  401ccc:	br	x17

0000000000401cd0 <calloc@plt>:
  401cd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401cd4:	ldr	x17, [x16, #288]
  401cd8:	add	x16, x16, #0x120
  401cdc:	br	x17

0000000000401ce0 <bcmp@plt>:
  401ce0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ce4:	ldr	x17, [x16, #296]
  401ce8:	add	x16, x16, #0x128
  401cec:	br	x17

0000000000401cf0 <realloc@plt>:
  401cf0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401cf4:	ldr	x17, [x16, #304]
  401cf8:	add	x16, x16, #0x130
  401cfc:	br	x17

0000000000401d00 <getpagesize@plt>:
  401d00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d04:	ldr	x17, [x16, #312]
  401d08:	add	x16, x16, #0x138
  401d0c:	br	x17

0000000000401d10 <close@plt>:
  401d10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d14:	ldr	x17, [x16, #320]
  401d18:	add	x16, x16, #0x140
  401d1c:	br	x17

0000000000401d20 <strrchr@plt>:
  401d20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d24:	ldr	x17, [x16, #328]
  401d28:	add	x16, x16, #0x148
  401d2c:	br	x17

0000000000401d30 <__gmon_start__@plt>:
  401d30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d34:	ldr	x17, [x16, #336]
  401d38:	add	x16, x16, #0x150
  401d3c:	br	x17

0000000000401d40 <write@plt>:
  401d40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d44:	ldr	x17, [x16, #344]
  401d48:	add	x16, x16, #0x158
  401d4c:	br	x17

0000000000401d50 <abort@plt>:
  401d50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d54:	ldr	x17, [x16, #352]
  401d58:	add	x16, x16, #0x160
  401d5c:	br	x17

0000000000401d60 <mbsinit@plt>:
  401d60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d64:	ldr	x17, [x16, #360]
  401d68:	add	x16, x16, #0x168
  401d6c:	br	x17

0000000000401d70 <__overflow@plt>:
  401d70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d74:	ldr	x17, [x16, #368]
  401d78:	add	x16, x16, #0x170
  401d7c:	br	x17

0000000000401d80 <fread_unlocked@plt>:
  401d80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d84:	ldr	x17, [x16, #376]
  401d88:	add	x16, x16, #0x178
  401d8c:	br	x17

0000000000401d90 <textdomain@plt>:
  401d90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401d94:	ldr	x17, [x16, #384]
  401d98:	add	x16, x16, #0x180
  401d9c:	br	x17

0000000000401da0 <getopt_long@plt>:
  401da0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401da4:	ldr	x17, [x16, #392]
  401da8:	add	x16, x16, #0x188
  401dac:	br	x17

0000000000401db0 <__fprintf_chk@plt>:
  401db0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401db4:	ldr	x17, [x16, #400]
  401db8:	add	x16, x16, #0x190
  401dbc:	br	x17

0000000000401dc0 <strcmp@plt>:
  401dc0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401dc4:	ldr	x17, [x16, #408]
  401dc8:	add	x16, x16, #0x198
  401dcc:	br	x17

0000000000401dd0 <__ctype_b_loc@plt>:
  401dd0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401dd4:	ldr	x17, [x16, #416]
  401dd8:	add	x16, x16, #0x1a0
  401ddc:	br	x17

0000000000401de0 <fseeko@plt>:
  401de0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401de4:	ldr	x17, [x16, #424]
  401de8:	add	x16, x16, #0x1a8
  401dec:	br	x17

0000000000401df0 <free@plt>:
  401df0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401df4:	ldr	x17, [x16, #432]
  401df8:	add	x16, x16, #0x1b0
  401dfc:	br	x17

0000000000401e00 <sync@plt>:
  401e00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e04:	ldr	x17, [x16, #440]
  401e08:	add	x16, x16, #0x1b8
  401e0c:	br	x17

0000000000401e10 <renameat2@plt>:
  401e10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e14:	ldr	x17, [x16, #448]
  401e18:	add	x16, x16, #0x1c0
  401e1c:	br	x17

0000000000401e20 <__ctype_get_mb_cur_max@plt>:
  401e20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e24:	ldr	x17, [x16, #456]
  401e28:	add	x16, x16, #0x1c8
  401e2c:	br	x17

0000000000401e30 <getgid@plt>:
  401e30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e34:	ldr	x17, [x16, #464]
  401e38:	add	x16, x16, #0x1d0
  401e3c:	br	x17

0000000000401e40 <renameat@plt>:
  401e40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e44:	ldr	x17, [x16, #472]
  401e48:	add	x16, x16, #0x1d8
  401e4c:	br	x17

0000000000401e50 <strchr@plt>:
  401e50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e54:	ldr	x17, [x16, #480]
  401e58:	add	x16, x16, #0x1e0
  401e5c:	br	x17

0000000000401e60 <fwrite@plt>:
  401e60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e64:	ldr	x17, [x16, #488]
  401e68:	add	x16, x16, #0x1e8
  401e6c:	br	x17

0000000000401e70 <fcntl@plt>:
  401e70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e74:	ldr	x17, [x16, #496]
  401e78:	add	x16, x16, #0x1f0
  401e7c:	br	x17

0000000000401e80 <fflush@plt>:
  401e80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e84:	ldr	x17, [x16, #504]
  401e88:	add	x16, x16, #0x1f8
  401e8c:	br	x17

0000000000401e90 <__explicit_bzero_chk@plt>:
  401e90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401e94:	ldr	x17, [x16, #512]
  401e98:	add	x16, x16, #0x200
  401e9c:	br	x17

0000000000401ea0 <read@plt>:
  401ea0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ea4:	ldr	x17, [x16, #520]
  401ea8:	add	x16, x16, #0x208
  401eac:	br	x17

0000000000401eb0 <memchr@plt>:
  401eb0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401eb4:	ldr	x17, [x16, #528]
  401eb8:	add	x16, x16, #0x210
  401ebc:	br	x17

0000000000401ec0 <isatty@plt>:
  401ec0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ec4:	ldr	x17, [x16, #536]
  401ec8:	add	x16, x16, #0x218
  401ecc:	br	x17

0000000000401ed0 <__fxstat@plt>:
  401ed0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ed4:	ldr	x17, [x16, #544]
  401ed8:	add	x16, x16, #0x220
  401edc:	br	x17

0000000000401ee0 <dcgettext@plt>:
  401ee0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ee4:	ldr	x17, [x16, #552]
  401ee8:	add	x16, x16, #0x228
  401eec:	br	x17

0000000000401ef0 <fputs_unlocked@plt>:
  401ef0:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401ef4:	ldr	x17, [x16, #560]
  401ef8:	add	x16, x16, #0x230
  401efc:	br	x17

0000000000401f00 <__freading@plt>:
  401f00:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f04:	ldr	x17, [x16, #568]
  401f08:	add	x16, x16, #0x238
  401f0c:	br	x17

0000000000401f10 <ftruncate@plt>:
  401f10:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f14:	ldr	x17, [x16, #576]
  401f18:	add	x16, x16, #0x240
  401f1c:	br	x17

0000000000401f20 <iswprint@plt>:
  401f20:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f24:	ldr	x17, [x16, #584]
  401f28:	add	x16, x16, #0x248
  401f2c:	br	x17

0000000000401f30 <__assert_fail@plt>:
  401f30:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f34:	ldr	x17, [x16, #592]
  401f38:	add	x16, x16, #0x250
  401f3c:	br	x17

0000000000401f40 <__errno_location@plt>:
  401f40:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f44:	ldr	x17, [x16, #600]
  401f48:	add	x16, x16, #0x258
  401f4c:	br	x17

0000000000401f50 <getenv@plt>:
  401f50:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f54:	ldr	x17, [x16, #608]
  401f58:	add	x16, x16, #0x260
  401f5c:	br	x17

0000000000401f60 <unlink@plt>:
  401f60:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f64:	ldr	x17, [x16, #616]
  401f68:	add	x16, x16, #0x268
  401f6c:	br	x17

0000000000401f70 <ioctl@plt>:
  401f70:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f74:	ldr	x17, [x16, #624]
  401f78:	add	x16, x16, #0x270
  401f7c:	br	x17

0000000000401f80 <setlocale@plt>:
  401f80:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f84:	ldr	x17, [x16, #632]
  401f88:	add	x16, x16, #0x278
  401f8c:	br	x17

0000000000401f90 <__fxstatat@plt>:
  401f90:	adrp	x16, 41d000 <__fxstatat@plt+0x1b070>
  401f94:	ldr	x17, [x16, #640]
  401f98:	add	x16, x16, #0x280
  401f9c:	br	x17

Disassembly of section .text:

0000000000401fa0 <.text>:
  401fa0:	mov	x29, #0x0                   	// #0
  401fa4:	mov	x30, #0x0                   	// #0
  401fa8:	mov	x5, x0
  401fac:	ldr	x1, [sp]
  401fb0:	add	x2, sp, #0x8
  401fb4:	mov	x6, sp
  401fb8:	movz	x0, #0x0, lsl #48
  401fbc:	movk	x0, #0x0, lsl #32
  401fc0:	movk	x0, #0x40, lsl #16
  401fc4:	movk	x0, #0x23e4
  401fc8:	movz	x3, #0x0, lsl #48
  401fcc:	movk	x3, #0x0, lsl #32
  401fd0:	movk	x3, #0x40, lsl #16
  401fd4:	movk	x3, #0xa1e8
  401fd8:	movz	x4, #0x0, lsl #48
  401fdc:	movk	x4, #0x0, lsl #32
  401fe0:	movk	x4, #0x40, lsl #16
  401fe4:	movk	x4, #0xa268
  401fe8:	bl	401c70 <__libc_start_main@plt>
  401fec:	bl	401d50 <abort@plt>
  401ff0:	adrp	x0, 41c000 <__fxstatat@plt+0x1a070>
  401ff4:	ldr	x0, [x0, #4064]
  401ff8:	cbz	x0, 402000 <__fxstatat@plt+0x70>
  401ffc:	b	401d30 <__gmon_start__@plt>
  402000:	ret
  402004:	nop
  402008:	adrp	x0, 41d000 <__fxstatat@plt+0x1b070>
  40200c:	add	x0, x0, #0x308
  402010:	adrp	x1, 41d000 <__fxstatat@plt+0x1b070>
  402014:	add	x1, x1, #0x308
  402018:	cmp	x1, x0
  40201c:	b.eq	402034 <__fxstatat@plt+0xa4>  // b.none
  402020:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  402024:	ldr	x1, [x1, #664]
  402028:	cbz	x1, 402034 <__fxstatat@plt+0xa4>
  40202c:	mov	x16, x1
  402030:	br	x16
  402034:	ret
  402038:	adrp	x0, 41d000 <__fxstatat@plt+0x1b070>
  40203c:	add	x0, x0, #0x308
  402040:	adrp	x1, 41d000 <__fxstatat@plt+0x1b070>
  402044:	add	x1, x1, #0x308
  402048:	sub	x1, x1, x0
  40204c:	lsr	x2, x1, #63
  402050:	add	x1, x2, x1, asr #3
  402054:	cmp	xzr, x1, asr #1
  402058:	asr	x1, x1, #1
  40205c:	b.eq	402074 <__fxstatat@plt+0xe4>  // b.none
  402060:	adrp	x2, 40a000 <__fxstatat@plt+0x8070>
  402064:	ldr	x2, [x2, #672]
  402068:	cbz	x2, 402074 <__fxstatat@plt+0xe4>
  40206c:	mov	x16, x2
  402070:	br	x16
  402074:	ret
  402078:	stp	x29, x30, [sp, #-32]!
  40207c:	mov	x29, sp
  402080:	str	x19, [sp, #16]
  402084:	adrp	x19, 41d000 <__fxstatat@plt+0x1b070>
  402088:	ldrb	w0, [x19, #824]
  40208c:	cbnz	w0, 40209c <__fxstatat@plt+0x10c>
  402090:	bl	402008 <__fxstatat@plt+0x78>
  402094:	mov	w0, #0x1                   	// #1
  402098:	strb	w0, [x19, #824]
  40209c:	ldr	x19, [sp, #16]
  4020a0:	ldp	x29, x30, [sp], #32
  4020a4:	ret
  4020a8:	b	402038 <__fxstatat@plt+0xa8>
  4020ac:	sub	sp, sp, #0xa0
  4020b0:	stp	x20, x19, [sp, #144]
  4020b4:	mov	w19, w0
  4020b8:	stp	x29, x30, [sp, #112]
  4020bc:	stp	x22, x21, [sp, #128]
  4020c0:	add	x29, sp, #0x70
  4020c4:	cbnz	w0, 4023a8 <__fxstatat@plt+0x418>
  4020c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4020cc:	add	x1, x1, #0x634
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	mov	x0, xzr
  4020d8:	bl	401ee0 <dcgettext@plt>
  4020dc:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4020e0:	ldr	x2, [x8, #856]
  4020e4:	mov	x1, x0
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	bl	401c80 <__printf_chk@plt>
  4020f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4020f4:	add	x1, x1, #0x653
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	mov	x0, xzr
  402100:	bl	401ee0 <dcgettext@plt>
  402104:	adrp	x22, 41d000 <__fxstatat@plt+0x1b070>
  402108:	ldr	x1, [x22, #808]
  40210c:	bl	401ef0 <fputs_unlocked@plt>
  402110:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  402114:	add	x1, x1, #0x6d9
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, xzr
  402120:	bl	401ee0 <dcgettext@plt>
  402124:	ldr	x1, [x22, #808]
  402128:	bl	401ef0 <fputs_unlocked@plt>
  40212c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402130:	add	x1, x1, #0x1fc
  402134:	mov	w2, #0x5                   	// #5
  402138:	mov	x0, xzr
  40213c:	bl	401ee0 <dcgettext@plt>
  402140:	ldr	x1, [x22, #808]
  402144:	bl	401ef0 <fputs_unlocked@plt>
  402148:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  40214c:	add	x1, x1, #0x700
  402150:	mov	w2, #0x5                   	// #5
  402154:	mov	x0, xzr
  402158:	bl	401ee0 <dcgettext@plt>
  40215c:	mov	x1, x0
  402160:	mov	w0, #0x1                   	// #1
  402164:	mov	w2, #0x3                   	// #3
  402168:	bl	401c80 <__printf_chk@plt>
  40216c:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  402170:	add	x1, x1, #0x806
  402174:	mov	w2, #0x5                   	// #5
  402178:	mov	x0, xzr
  40217c:	bl	401ee0 <dcgettext@plt>
  402180:	ldr	x1, [x22, #808]
  402184:	bl	401ef0 <fputs_unlocked@plt>
  402188:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  40218c:	add	x1, x1, #0x975
  402190:	mov	w2, #0x5                   	// #5
  402194:	mov	x0, xzr
  402198:	bl	401ee0 <dcgettext@plt>
  40219c:	ldr	x1, [x22, #808]
  4021a0:	bl	401ef0 <fputs_unlocked@plt>
  4021a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4021a8:	add	x1, x1, #0x9a2
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	mov	x0, xzr
  4021b4:	bl	401ee0 <dcgettext@plt>
  4021b8:	ldr	x1, [x22, #808]
  4021bc:	bl	401ef0 <fputs_unlocked@plt>
  4021c0:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4021c4:	add	x1, x1, #0x9d8
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	401ee0 <dcgettext@plt>
  4021d4:	ldr	x1, [x22, #808]
  4021d8:	bl	401ef0 <fputs_unlocked@plt>
  4021dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4021e0:	add	x1, x1, #0xbb3
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	mov	x0, xzr
  4021ec:	bl	401ee0 <dcgettext@plt>
  4021f0:	ldr	x1, [x22, #808]
  4021f4:	bl	401ef0 <fputs_unlocked@plt>
  4021f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4021fc:	add	x1, x1, #0xd1f
  402200:	mov	w2, #0x5                   	// #5
  402204:	mov	x0, xzr
  402208:	bl	401ee0 <dcgettext@plt>
  40220c:	ldr	x1, [x22, #808]
  402210:	bl	401ef0 <fputs_unlocked@plt>
  402214:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  402218:	add	x1, x1, #0xe5b
  40221c:	mov	w2, #0x5                   	// #5
  402220:	mov	x0, xzr
  402224:	bl	401ee0 <dcgettext@plt>
  402228:	ldr	x1, [x22, #808]
  40222c:	bl	401ef0 <fputs_unlocked@plt>
  402230:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  402234:	add	x1, x1, #0xec8
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	bl	401ee0 <dcgettext@plt>
  402244:	ldr	x1, [x22, #808]
  402248:	bl	401ef0 <fputs_unlocked@plt>
  40224c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402250:	add	x1, x1, #0xa0
  402254:	mov	w2, #0x5                   	// #5
  402258:	mov	x0, xzr
  40225c:	bl	401ee0 <dcgettext@plt>
  402260:	ldr	x1, [x22, #808]
  402264:	bl	401ef0 <fputs_unlocked@plt>
  402268:	adrp	x8, 40a000 <__fxstatat@plt+0x8070>
  40226c:	add	x8, x8, #0x480
  402270:	ldp	q0, q1, [x8, #48]
  402274:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402278:	adrp	x20, 40b000 <__fxstatat@plt+0x9070>
  40227c:	add	x1, x1, #0x247
  402280:	str	q0, [sp, #48]
  402284:	ldp	q2, q0, [x8, #80]
  402288:	mov	x21, sp
  40228c:	add	x20, x20, #0x147
  402290:	stp	q1, q2, [sp, #64]
  402294:	ldr	q1, [x8]
  402298:	str	q0, [sp, #96]
  40229c:	ldp	q0, q3, [x8, #16]
  4022a0:	stp	q1, q0, [sp]
  4022a4:	str	q3, [sp, #32]
  4022a8:	mov	x0, x20
  4022ac:	bl	401dc0 <strcmp@plt>
  4022b0:	cbz	w0, 4022bc <__fxstatat@plt+0x32c>
  4022b4:	ldr	x1, [x21, #16]!
  4022b8:	cbnz	x1, 4022a8 <__fxstatat@plt+0x318>
  4022bc:	ldr	x8, [x21, #8]
  4022c0:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4022c4:	add	x1, x1, #0x2a6
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	cmp	x8, #0x0
  4022d0:	mov	x0, xzr
  4022d4:	csel	x21, x20, x8, eq  // eq = none
  4022d8:	bl	401ee0 <dcgettext@plt>
  4022dc:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  4022e0:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  4022e4:	mov	x1, x0
  4022e8:	add	x2, x2, #0x1cd
  4022ec:	add	x3, x3, #0x2bd
  4022f0:	mov	w0, #0x1                   	// #1
  4022f4:	bl	401c80 <__printf_chk@plt>
  4022f8:	mov	w0, #0x5                   	// #5
  4022fc:	mov	x1, xzr
  402300:	bl	401f80 <setlocale@plt>
  402304:	cbz	x0, 402338 <__fxstatat@plt+0x3a8>
  402308:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  40230c:	add	x1, x1, #0x2e5
  402310:	mov	w2, #0x3                   	// #3
  402314:	bl	401c50 <strncmp@plt>
  402318:	cbz	w0, 402338 <__fxstatat@plt+0x3a8>
  40231c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402320:	add	x1, x1, #0x2e9
  402324:	mov	w2, #0x5                   	// #5
  402328:	mov	x0, xzr
  40232c:	bl	401ee0 <dcgettext@plt>
  402330:	ldr	x1, [x22, #808]
  402334:	bl	401ef0 <fputs_unlocked@plt>
  402338:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  40233c:	add	x1, x1, #0x330
  402340:	mov	w2, #0x5                   	// #5
  402344:	mov	x0, xzr
  402348:	bl	401ee0 <dcgettext@plt>
  40234c:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  402350:	mov	x1, x0
  402354:	add	x2, x2, #0x2bd
  402358:	mov	w0, #0x1                   	// #1
  40235c:	mov	x3, x20
  402360:	bl	401c80 <__printf_chk@plt>
  402364:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402368:	add	x1, x1, #0x34b
  40236c:	mov	w2, #0x5                   	// #5
  402370:	mov	x0, xzr
  402374:	bl	401ee0 <dcgettext@plt>
  402378:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  40237c:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  402380:	add	x8, x8, #0x9f
  402384:	add	x9, x9, #0x263
  402388:	cmp	x21, x20
  40238c:	mov	x1, x0
  402390:	csel	x3, x9, x8, eq  // eq = none
  402394:	mov	w0, #0x1                   	// #1
  402398:	mov	x2, x21
  40239c:	bl	401c80 <__printf_chk@plt>
  4023a0:	mov	w0, w19
  4023a4:	bl	401af0 <exit@plt>
  4023a8:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4023ac:	ldr	x20, [x8, #784]
  4023b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8070>
  4023b4:	add	x1, x1, #0x60d
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	401ee0 <dcgettext@plt>
  4023c4:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4023c8:	ldr	x3, [x8, #856]
  4023cc:	mov	x2, x0
  4023d0:	mov	w1, #0x1                   	// #1
  4023d4:	mov	x0, x20
  4023d8:	bl	401db0 <__fprintf_chk@plt>
  4023dc:	mov	w0, w19
  4023e0:	bl	401af0 <exit@plt>
  4023e4:	sub	sp, sp, #0xe0
  4023e8:	stp	x29, x30, [sp, #128]
  4023ec:	add	x29, sp, #0x80
  4023f0:	movi	v0.2d, #0x0
  4023f4:	stp	x28, x27, [sp, #144]
  4023f8:	stp	x26, x25, [sp, #160]
  4023fc:	stp	x24, x23, [sp, #176]
  402400:	stp	x22, x21, [sp, #192]
  402404:	stp	x20, x19, [sp, #208]
  402408:	stp	q0, q0, [x29, #-32]
  40240c:	ldr	x8, [x1]
  402410:	mov	w20, w0
  402414:	mov	x19, x1
  402418:	mov	x0, x8
  40241c:	bl	404dd8 <__fxstatat@plt+0x2e48>
  402420:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402424:	add	x1, x1, #0x9f
  402428:	mov	w0, #0x6                   	// #6
  40242c:	bl	401f80 <setlocale@plt>
  402430:	adrp	x22, 40b000 <__fxstatat@plt+0x9070>
  402434:	add	x22, x22, #0x1d1
  402438:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  40243c:	add	x1, x1, #0x14d
  402440:	mov	x0, x22
  402444:	bl	401c60 <bindtextdomain@plt>
  402448:	mov	x0, x22
  40244c:	bl	401d90 <textdomain@plt>
  402450:	adrp	x0, 404000 <__fxstatat@plt+0x2070>
  402454:	add	x0, x0, #0x170
  402458:	bl	40a270 <__fxstatat@plt+0x82e0>
  40245c:	adrp	x9, 40a000 <__fxstatat@plt+0x8070>
  402460:	ldr	q0, [x9, #688]
  402464:	adrp	x22, 40b000 <__fxstatat@plt+0x9070>
  402468:	adrp	x23, 40a000 <__fxstatat@plt+0x8070>
  40246c:	adrp	x27, 40a000 <__fxstatat@plt+0x8070>
  402470:	mov	w8, wzr
  402474:	mov	w21, wzr
  402478:	mov	x26, xzr
  40247c:	mov	x24, #0xffffffffffffffff    	// #-1
  402480:	mov	w25, #0x3                   	// #3
  402484:	add	x22, x22, #0x15f
  402488:	add	x23, x23, #0x2f0
  40248c:	add	x27, x27, #0x2c0
  402490:	str	wzr, [sp, #52]
  402494:	str	wzr, [sp, #20]
  402498:	stur	wzr, [x29, #-40]
  40249c:	stur	q0, [x29, #-24]
  4024a0:	b	4024b4 <__fxstatat@plt+0x524>
  4024a4:	mov	w8, #0x1                   	// #1
  4024a8:	str	w8, [sp, #20]
  4024ac:	ldur	w8, [x29, #-44]
  4024b0:	mov	x26, x28
  4024b4:	mov	w0, w20
  4024b8:	mov	x1, x19
  4024bc:	mov	x2, x22
  4024c0:	mov	x3, x23
  4024c4:	mov	x4, xzr
  4024c8:	mov	x28, x26
  4024cc:	stur	w8, [x29, #-44]
  4024d0:	bl	401da0 <getopt_long@plt>
  4024d4:	cmp	w0, #0x65
  4024d8:	b.le	402624 <__fxstatat@plt+0x694>
  4024dc:	sub	w8, w0, #0x66
  4024e0:	cmp	w8, #0x14
  4024e4:	b.hi	402544 <__fxstatat@plt+0x5b4>  // b.pmore
  4024e8:	adr	x9, 4024a4 <__fxstatat@plt+0x514>
  4024ec:	ldrh	w10, [x27, x8, lsl #1]
  4024f0:	add	x9, x9, x10, lsl #2
  4024f4:	mov	w8, #0x1                   	// #1
  4024f8:	mov	x26, x28
  4024fc:	br	x9
  402500:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402504:	ldr	x25, [x8, #792]
  402508:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  40250c:	mov	w2, #0x5                   	// #5
  402510:	mov	x0, xzr
  402514:	add	x1, x1, #0x169
  402518:	bl	401ee0 <dcgettext@plt>
  40251c:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  402520:	mov	x4, x0
  402524:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402528:	mov	x0, x25
  40252c:	mov	x1, xzr
  402530:	add	x3, x3, #0x9f
  402534:	mov	w5, wzr
  402538:	bl	40818c <__fxstatat@plt+0x61fc>
  40253c:	mov	x25, x0
  402540:	b	4024ac <__fxstatat@plt+0x51c>
  402544:	cmp	w0, #0x100
  402548:	b.ne	402ecc <__fxstatat@plt+0xf3c>  // b.any
  40254c:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402550:	ldr	x26, [x8, #792]
  402554:	ldur	w8, [x29, #-44]
  402558:	cbz	x28, 4024b4 <__fxstatat@plt+0x524>
  40255c:	mov	x0, x28
  402560:	mov	x1, x26
  402564:	bl	401dc0 <strcmp@plt>
  402568:	ldur	w8, [x29, #-44]
  40256c:	cbz	w0, 4024b4 <__fxstatat@plt+0x524>
  402570:	b	402ed4 <__fxstatat@plt+0xf44>
  402574:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402578:	ldr	x1, [x8, #792]
  40257c:	mov	w8, #0x3                   	// #3
  402580:	str	w8, [sp, #52]
  402584:	ldur	w8, [x29, #-44]
  402588:	mov	x26, x28
  40258c:	cbz	x1, 4024b4 <__fxstatat@plt+0x524>
  402590:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402594:	ldr	x5, [x8, #672]
  402598:	adrp	x26, 40a000 <__fxstatat@plt+0x8070>
  40259c:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  4025a0:	adrp	x2, 40a000 <__fxstatat@plt+0x8070>
  4025a4:	add	x26, x26, #0x450
  4025a8:	mov	w4, #0x4                   	// #4
  4025ac:	add	x0, x0, #0x1a4
  4025b0:	add	x2, x2, #0x460
  4025b4:	mov	x3, x26
  4025b8:	bl	403ffc <__fxstatat@plt+0x206c>
  4025bc:	ldr	w8, [x26, x0, lsl #2]
  4025c0:	str	w8, [sp, #52]
  4025c4:	b	4024ac <__fxstatat@plt+0x51c>
  4025c8:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4025cc:	ldr	x24, [x8, #792]
  4025d0:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4025d4:	mov	w2, #0x5                   	// #5
  4025d8:	mov	x0, xzr
  4025dc:	add	x1, x1, #0x1bb
  4025e0:	bl	401ee0 <dcgettext@plt>
  4025e4:	adrp	x4, 40b000 <__fxstatat@plt+0x9070>
  4025e8:	mov	x5, x0
  4025ec:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  4025f0:	mov	x0, x24
  4025f4:	mov	w1, wzr
  4025f8:	mov	x2, xzr
  4025fc:	add	x4, x4, #0x1ad
  402600:	mov	w6, wzr
  402604:	bl	408098 <__fxstatat@plt+0x6108>
  402608:	mov	x24, x0
  40260c:	b	4024ac <__fxstatat@plt+0x51c>
  402610:	mov	w21, #0x1                   	// #1
  402614:	b	4024ac <__fxstatat@plt+0x51c>
  402618:	mov	w8, #0x1                   	// #1
  40261c:	stur	w8, [x29, #-40]
  402620:	b	4024ac <__fxstatat@plt+0x51c>
  402624:	cmn	w0, #0x1
  402628:	b.ne	402e7c <__fxstatat@plt+0xeec>  // b.any
  40262c:	ldur	w8, [x29, #-40]
  402630:	sturb	w21, [x29, #-2]
  402634:	stp	x25, x24, [x29, #-24]
  402638:	sturb	w8, [x29, #-3]
  40263c:	ldr	w8, [sp, #20]
  402640:	sturb	w8, [x29, #-4]
  402644:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402648:	ldrsw	x21, [x8, #800]
  40264c:	ldr	w8, [sp, #52]
  402650:	subs	w20, w20, w21
  402654:	stur	w8, [x29, #-8]
  402658:	ldur	w8, [x29, #-44]
  40265c:	sturb	w8, [x29, #-32]
  402660:	b.eq	402ef8 <__fxstatat@plt+0xf68>  // b.none
  402664:	mov	x1, #0xffffffffffffffff    	// #-1
  402668:	mov	x0, x28
  40266c:	bl	40694c <__fxstatat@plt+0x49bc>
  402670:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402674:	str	x0, [x8, #832]
  402678:	cbz	x0, 402f24 <__fxstatat@plt+0xf94>
  40267c:	adrp	x0, 402000 <__fxstatat@plt+0x70>
  402680:	add	x0, x0, #0xf54
  402684:	bl	40a270 <__fxstatat@plt+0x82e0>
  402688:	cmp	w20, #0x1
  40268c:	b.lt	402e38 <__fxstatat@plt+0xea8>  // b.tstop
  402690:	add	x8, x19, x21, lsl #3
  402694:	adrp	x24, 40a000 <__fxstatat@plt+0x8070>
  402698:	mov	x26, xzr
  40269c:	stur	x8, [x29, #-56]
  4026a0:	mov	w8, w20
  4026a4:	mov	w25, #0x1                   	// #1
  4026a8:	mov	w28, #0x30                  	// #48
  4026ac:	add	x24, x24, #0x5cc
  4026b0:	str	x8, [sp, #64]
  4026b4:	b	4026ec <__fxstatat@plt+0x75c>
  4026b8:	sub	x3, x29, #0x20
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	mov	x1, x27
  4026c4:	mov	x2, x21
  4026c8:	bl	402f60 <__fxstatat@plt+0xfd0>
  4026cc:	mov	w22, w0
  4026d0:	mov	x0, x27
  4026d4:	and	w25, w25, w22
  4026d8:	bl	401df0 <free@plt>
  4026dc:	ldr	x8, [sp, #64]
  4026e0:	add	x26, x26, #0x1
  4026e4:	cmp	x26, x8
  4026e8:	b.eq	402e2c <__fxstatat@plt+0xe9c>  // b.none
  4026ec:	ldur	x20, [x29, #-56]
  4026f0:	lsl	x19, x26, #3
  4026f4:	mov	w1, #0x3                   	// #3
  4026f8:	mov	w0, wzr
  4026fc:	ldr	x2, [x20, x19]
  402700:	bl	4066c8 <__fxstatat@plt+0x4738>
  402704:	bl	407ffc <__fxstatat@plt+0x606c>
  402708:	ldr	x20, [x20, x19]
  40270c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402710:	mov	x27, x0
  402714:	add	x1, x1, #0x75a
  402718:	mov	x0, x20
  40271c:	bl	401dc0 <strcmp@plt>
  402720:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402724:	ldr	x21, [x8, #832]
  402728:	cbz	w0, 402780 <__fxstatat@plt+0x7f0>
  40272c:	mov	w1, #0x101                 	// #257
  402730:	mov	x0, x20
  402734:	bl	4043f4 <__fxstatat@plt+0x2464>
  402738:	mov	w23, w0
  40273c:	tbnz	w0, #31, 4027b8 <__fxstatat@plt+0x828>
  402740:	sub	x3, x29, #0x20
  402744:	mov	w0, w23
  402748:	mov	x1, x27
  40274c:	mov	x2, x21
  402750:	bl	402f60 <__fxstatat@plt+0xfd0>
  402754:	mov	w22, w0
  402758:	mov	w0, w23
  40275c:	bl	401d10 <close@plt>
  402760:	cbz	w0, 402800 <__fxstatat@plt+0x870>
  402764:	bl	401f40 <__errno_location@plt>
  402768:	ldr	w19, [x0]
  40276c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402770:	mov	w2, #0x5                   	// #5
  402774:	mov	x0, xzr
  402778:	add	x1, x1, #0x565
  40277c:	b	402890 <__fxstatat@plt+0x900>
  402780:	mov	w0, #0x1                   	// #1
  402784:	mov	w1, #0x3                   	// #3
  402788:	bl	408628 <__fxstatat@plt+0x6698>
  40278c:	tbnz	w0, #31, 402878 <__fxstatat@plt+0x8e8>
  402790:	tbz	w0, #10, 4026b8 <__fxstatat@plt+0x728>
  402794:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	add	x1, x1, #0x3e3
  4027a4:	bl	401ee0 <dcgettext@plt>
  4027a8:	mov	x2, x0
  4027ac:	mov	w0, wzr
  4027b0:	mov	w1, wzr
  4027b4:	b	4028a0 <__fxstatat@plt+0x910>
  4027b8:	bl	401f40 <__errno_location@plt>
  4027bc:	ldr	w8, [x0]
  4027c0:	mov	x19, x0
  4027c4:	cmp	w8, #0xd
  4027c8:	b.ne	4027e8 <__fxstatat@plt+0x858>  // b.any
  4027cc:	ldur	w8, [x29, #-44]
  4027d0:	tst	w8, #0xff
  4027d4:	b.eq	4027e8 <__fxstatat@plt+0x858>  // b.none
  4027d8:	mov	w1, #0x80                  	// #128
  4027dc:	mov	x0, x20
  4027e0:	bl	401c10 <chmod@plt>
  4027e4:	cbz	w0, 4028b0 <__fxstatat@plt+0x920>
  4027e8:	ldr	w19, [x19]
  4027ec:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	mov	x0, xzr
  4027f8:	add	x1, x1, #0x546
  4027fc:	b	402890 <__fxstatat@plt+0x900>
  402800:	ldr	w8, [sp, #52]
  402804:	cbz	w8, 4026d0 <__fxstatat@plt+0x740>
  402808:	eor	w8, w22, #0x1
  40280c:	tbnz	w8, #0, 4026d0 <__fxstatat@plt+0x740>
  402810:	mov	x0, x20
  402814:	bl	407ffc <__fxstatat@plt+0x606c>
  402818:	mov	x19, x0
  40281c:	bl	404350 <__fxstatat@plt+0x23c0>
  402820:	mov	x23, x0
  402824:	mov	x0, x19
  402828:	stur	x19, [x29, #-40]
  40282c:	bl	404244 <__fxstatat@plt+0x22b4>
  402830:	mov	x21, x0
  402834:	mov	w1, #0x3                   	// #3
  402838:	mov	w0, wzr
  40283c:	mov	x2, x21
  402840:	bl	4066c8 <__fxstatat@plt+0x4738>
  402844:	bl	407ffc <__fxstatat@plt+0x606c>
  402848:	ldr	w8, [sp, #52]
  40284c:	str	x0, [sp, #40]
  402850:	cmp	w8, #0x3
  402854:	b.ne	4028c8 <__fxstatat@plt+0x938>  // b.any
  402858:	mov	w1, #0x4900                	// #18688
  40285c:	mov	x0, x21
  402860:	bl	4043f4 <__fxstatat@plt+0x2464>
  402864:	mov	w19, w0
  402868:	ldr	w8, [sp, #20]
  40286c:	tst	w8, #0xff
  402870:	b.ne	4028d8 <__fxstatat@plt+0x948>  // b.any
  402874:	b	402900 <__fxstatat@plt+0x970>
  402878:	bl	401f40 <__errno_location@plt>
  40287c:	ldr	w19, [x0]
  402880:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	add	x1, x1, #0x3d2
  402890:	bl	401ee0 <dcgettext@plt>
  402894:	mov	x2, x0
  402898:	mov	w0, wzr
  40289c:	mov	w1, w19
  4028a0:	mov	x3, x27
  4028a4:	bl	401b00 <error@plt>
  4028a8:	mov	w22, wzr
  4028ac:	b	4026d0 <__fxstatat@plt+0x740>
  4028b0:	mov	w1, #0x101                 	// #257
  4028b4:	mov	x0, x20
  4028b8:	bl	4043f4 <__fxstatat@plt+0x2464>
  4028bc:	mov	w23, w0
  4028c0:	tbz	w0, #31, 402740 <__fxstatat@plt+0x7b0>
  4028c4:	b	4027e8 <__fxstatat@plt+0x858>
  4028c8:	mov	w19, #0xffffffff            	// #-1
  4028cc:	ldr	w8, [sp, #20]
  4028d0:	tst	w8, #0xff
  4028d4:	b.eq	402900 <__fxstatat@plt+0x970>  // b.none
  4028d8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	add	x1, x1, #0x579
  4028e8:	bl	401ee0 <dcgettext@plt>
  4028ec:	mov	x2, x0
  4028f0:	mov	w0, wzr
  4028f4:	mov	w1, wzr
  4028f8:	mov	x3, x27
  4028fc:	bl	401b00 <error@plt>
  402900:	ldr	w8, [sp, #52]
  402904:	str	w19, [sp, #36]
  402908:	cmp	w8, #0x1
  40290c:	b.ne	40293c <__fxstatat@plt+0x9ac>  // b.any
  402910:	mov	w22, #0x1                   	// #1
  402914:	mov	x0, x20
  402918:	bl	401f60 <unlink@plt>
  40291c:	cbz	w0, 402c8c <__fxstatat@plt+0xcfc>
  402920:	bl	401f40 <__errno_location@plt>
  402924:	ldr	w19, [x0]
  402928:	ldr	x20, [sp, #40]
  40292c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402930:	mov	w22, wzr
  402934:	add	x1, x1, #0x598
  402938:	b	402ca8 <__fxstatat@plt+0xd18>
  40293c:	mov	x0, x23
  402940:	bl	4043b0 <__fxstatat@plt+0x2420>
  402944:	str	x21, [sp, #8]
  402948:	cbz	x0, 402c6c <__fxstatat@plt+0xcdc>
  40294c:	ldur	x8, [x29, #-40]
  402950:	mov	x22, x0
  402954:	str	x23, [sp, #56]
  402958:	sub	x8, x23, x8
  40295c:	add	x8, x20, x8
  402960:	str	x8, [sp, #24]
  402964:	tbnz	w19, #31, 402aa0 <__fxstatat@plt+0xb10>
  402968:	ldr	w8, [sp, #20]
  40296c:	sub	x21, x23, #0x1
  402970:	tst	w8, #0xff
  402974:	b.eq	402d48 <__fxstatat@plt+0xdb8>  // b.none
  402978:	mov	w8, #0x1                   	// #1
  40297c:	str	w8, [sp, #16]
  402980:	mov	w8, #0x1                   	// #1
  402984:	str	w8, [sp, #48]
  402988:	b	402998 <__fxstatat@plt+0xa08>
  40298c:	ldr	x23, [sp, #56]
  402990:	subs	x22, x22, #0x1
  402994:	b.eq	402c74 <__fxstatat@plt+0xce4>  // b.none
  402998:	mov	w1, #0x30                  	// #48
  40299c:	mov	x0, x23
  4029a0:	mov	x2, x22
  4029a4:	bl	401c90 <memset@plt>
  4029a8:	ldur	x3, [x29, #-40]
  4029ac:	mov	w0, #0xffffff9c            	// #-100
  4029b0:	mov	w2, #0xffffff9c            	// #-100
  4029b4:	mov	w4, #0x1                   	// #1
  4029b8:	mov	x1, x20
  4029bc:	strb	wzr, [x23, x22]
  4029c0:	bl	4073a0 <__fxstatat@plt+0x5410>
  4029c4:	cbz	w0, 402a34 <__fxstatat@plt+0xaa4>
  4029c8:	bl	401f40 <__errno_location@plt>
  4029cc:	mov	x19, x0
  4029d0:	ldr	w8, [x19]
  4029d4:	cmp	w8, #0x11
  4029d8:	b.ne	402990 <__fxstatat@plt+0xa00>  // b.any
  4029dc:	mov	x23, x22
  4029e0:	cbz	x23, 40298c <__fxstatat@plt+0x9fc>
  4029e4:	ldrb	w1, [x21, x23]
  4029e8:	mov	w2, #0x41                  	// #65
  4029ec:	mov	x0, x24
  4029f0:	bl	401eb0 <memchr@plt>
  4029f4:	cbz	x0, 402e5c <__fxstatat@plt+0xecc>
  4029f8:	ldrb	w8, [x0, #1]
  4029fc:	sub	x9, x23, #0x1
  402a00:	cmp	w8, #0x0
  402a04:	csel	w10, w28, w8, eq  // eq = none
  402a08:	strb	w10, [x21, x23]
  402a0c:	mov	x23, x9
  402a10:	cbz	w8, 4029e0 <__fxstatat@plt+0xa50>
  402a14:	ldur	x3, [x29, #-40]
  402a18:	mov	w0, #0xffffff9c            	// #-100
  402a1c:	mov	w2, #0xffffff9c            	// #-100
  402a20:	mov	w4, #0x1                   	// #1
  402a24:	mov	x1, x20
  402a28:	bl	4073a0 <__fxstatat@plt+0x5410>
  402a2c:	ldr	x23, [sp, #56]
  402a30:	cbnz	w0, 4029d0 <__fxstatat@plt+0xa40>
  402a34:	ldr	w0, [sp, #36]
  402a38:	ldr	x1, [sp, #40]
  402a3c:	bl	403c04 <__fxstatat@plt+0x1c74>
  402a40:	ldr	w8, [sp, #48]
  402a44:	cmp	w0, #0x0
  402a48:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	csel	w8, w8, wzr, eq  // eq = none
  402a54:	str	w8, [sp, #48]
  402a58:	ldr	w8, [sp, #16]
  402a5c:	mov	x0, xzr
  402a60:	add	x1, x1, #0x586
  402a64:	tst	w8, #0x1
  402a68:	csel	x19, x27, x20, ne  // ne = any
  402a6c:	bl	401ee0 <dcgettext@plt>
  402a70:	ldur	x4, [x29, #-40]
  402a74:	mov	x2, x0
  402a78:	mov	w0, wzr
  402a7c:	mov	w1, wzr
  402a80:	mov	x3, x19
  402a84:	bl	401b00 <error@plt>
  402a88:	ldr	x0, [sp, #24]
  402a8c:	add	x2, x22, #0x1
  402a90:	mov	x1, x23
  402a94:	bl	401aa0 <memcpy@plt>
  402a98:	str	wzr, [sp, #16]
  402a9c:	b	402990 <__fxstatat@plt+0xa00>
  402aa0:	ldr	w8, [sp, #20]
  402aa4:	sub	x21, x23, #0x1
  402aa8:	tst	w8, #0xff
  402aac:	b.eq	402bd0 <__fxstatat@plt+0xc40>  // b.none
  402ab0:	mov	w8, #0x1                   	// #1
  402ab4:	str	w8, [sp, #48]
  402ab8:	b	402ac8 <__fxstatat@plt+0xb38>
  402abc:	ldr	x23, [sp, #56]
  402ac0:	subs	x22, x22, #0x1
  402ac4:	b.eq	402c6c <__fxstatat@plt+0xcdc>  // b.none
  402ac8:	mov	w1, #0x30                  	// #48
  402acc:	mov	x0, x23
  402ad0:	mov	x2, x22
  402ad4:	bl	401c90 <memset@plt>
  402ad8:	ldur	x3, [x29, #-40]
  402adc:	mov	w0, #0xffffff9c            	// #-100
  402ae0:	mov	w2, #0xffffff9c            	// #-100
  402ae4:	mov	w4, #0x1                   	// #1
  402ae8:	mov	x1, x20
  402aec:	strb	wzr, [x23, x22]
  402af0:	bl	4073a0 <__fxstatat@plt+0x5410>
  402af4:	cbz	w0, 402b64 <__fxstatat@plt+0xbd4>
  402af8:	bl	401f40 <__errno_location@plt>
  402afc:	mov	x19, x0
  402b00:	ldr	w8, [x19]
  402b04:	cmp	w8, #0x11
  402b08:	b.ne	402ac0 <__fxstatat@plt+0xb30>  // b.any
  402b0c:	mov	x23, x22
  402b10:	cbz	x23, 402abc <__fxstatat@plt+0xb2c>
  402b14:	ldrb	w1, [x21, x23]
  402b18:	mov	w2, #0x41                  	// #65
  402b1c:	mov	x0, x24
  402b20:	bl	401eb0 <memchr@plt>
  402b24:	cbz	x0, 402e5c <__fxstatat@plt+0xecc>
  402b28:	ldrb	w8, [x0, #1]
  402b2c:	sub	x9, x23, #0x1
  402b30:	cmp	w8, #0x0
  402b34:	csel	w10, w28, w8, eq  // eq = none
  402b38:	strb	w10, [x21, x23]
  402b3c:	mov	x23, x9
  402b40:	cbz	w8, 402b10 <__fxstatat@plt+0xb80>
  402b44:	ldur	x3, [x29, #-40]
  402b48:	mov	w0, #0xffffff9c            	// #-100
  402b4c:	mov	w2, #0xffffff9c            	// #-100
  402b50:	mov	w4, #0x1                   	// #1
  402b54:	mov	x1, x20
  402b58:	bl	4073a0 <__fxstatat@plt+0x5410>
  402b5c:	ldr	x23, [sp, #56]
  402b60:	cbnz	w0, 402b00 <__fxstatat@plt+0xb70>
  402b64:	ldr	w8, [sp, #48]
  402b68:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	mov	x0, xzr
  402b74:	tst	w8, #0x1
  402b78:	add	x1, x1, #0x586
  402b7c:	csel	x19, x27, x20, ne  // ne = any
  402b80:	bl	401ee0 <dcgettext@plt>
  402b84:	ldur	x4, [x29, #-40]
  402b88:	mov	x2, x0
  402b8c:	mov	w0, wzr
  402b90:	mov	w1, wzr
  402b94:	mov	x3, x19
  402b98:	bl	401b00 <error@plt>
  402b9c:	ldr	x0, [sp, #24]
  402ba0:	add	x2, x22, #0x1
  402ba4:	mov	x1, x23
  402ba8:	bl	401aa0 <memcpy@plt>
  402bac:	str	wzr, [sp, #48]
  402bb0:	b	402ac0 <__fxstatat@plt+0xb30>
  402bb4:	ldr	x0, [sp, #24]
  402bb8:	ldr	x1, [sp, #56]
  402bbc:	add	x2, x22, #0x1
  402bc0:	bl	401aa0 <memcpy@plt>
  402bc4:	ldr	x23, [sp, #56]
  402bc8:	subs	x22, x22, #0x1
  402bcc:	b.eq	402c6c <__fxstatat@plt+0xcdc>  // b.none
  402bd0:	mov	w1, #0x30                  	// #48
  402bd4:	mov	x0, x23
  402bd8:	mov	x2, x22
  402bdc:	bl	401c90 <memset@plt>
  402be0:	ldur	x3, [x29, #-40]
  402be4:	mov	w0, #0xffffff9c            	// #-100
  402be8:	mov	w2, #0xffffff9c            	// #-100
  402bec:	mov	w4, #0x1                   	// #1
  402bf0:	mov	x1, x20
  402bf4:	strb	wzr, [x23, x22]
  402bf8:	bl	4073a0 <__fxstatat@plt+0x5410>
  402bfc:	cbz	w0, 402bb4 <__fxstatat@plt+0xc24>
  402c00:	bl	401f40 <__errno_location@plt>
  402c04:	mov	x19, x0
  402c08:	ldr	w8, [x19]
  402c0c:	cmp	w8, #0x11
  402c10:	b.ne	402bc4 <__fxstatat@plt+0xc34>  // b.any
  402c14:	mov	x23, x22
  402c18:	cbz	x23, 402bc4 <__fxstatat@plt+0xc34>
  402c1c:	ldrb	w1, [x21, x23]
  402c20:	mov	w2, #0x41                  	// #65
  402c24:	mov	x0, x24
  402c28:	bl	401eb0 <memchr@plt>
  402c2c:	cbz	x0, 402e5c <__fxstatat@plt+0xecc>
  402c30:	ldrb	w8, [x0, #1]
  402c34:	sub	x9, x23, #0x1
  402c38:	cmp	w8, #0x0
  402c3c:	csel	w10, w28, w8, eq  // eq = none
  402c40:	strb	w10, [x21, x23]
  402c44:	mov	x23, x9
  402c48:	cbz	w8, 402c18 <__fxstatat@plt+0xc88>
  402c4c:	ldur	x3, [x29, #-40]
  402c50:	mov	w0, #0xffffff9c            	// #-100
  402c54:	mov	w2, #0xffffff9c            	// #-100
  402c58:	mov	w4, #0x1                   	// #1
  402c5c:	mov	x1, x20
  402c60:	bl	4073a0 <__fxstatat@plt+0x5410>
  402c64:	cbnz	w0, 402c08 <__fxstatat@plt+0xc78>
  402c68:	b	402bb4 <__fxstatat@plt+0xc24>
  402c6c:	mov	w8, #0x1                   	// #1
  402c70:	str	w8, [sp, #48]
  402c74:	ldr	w8, [sp, #48]
  402c78:	ldr	x21, [sp, #8]
  402c7c:	and	w22, w8, #0x1
  402c80:	mov	x0, x20
  402c84:	bl	401f60 <unlink@plt>
  402c88:	cbnz	w0, 402920 <__fxstatat@plt+0x990>
  402c8c:	ldr	w8, [sp, #20]
  402c90:	ldr	x20, [sp, #40]
  402c94:	tst	w8, #0xff
  402c98:	b.eq	402cc8 <__fxstatat@plt+0xd38>  // b.none
  402c9c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402ca0:	mov	w19, wzr
  402ca4:	add	x1, x1, #0x5ad
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	mov	x0, xzr
  402cb0:	bl	401ee0 <dcgettext@plt>
  402cb4:	mov	x2, x0
  402cb8:	mov	w0, wzr
  402cbc:	mov	w1, w19
  402cc0:	mov	x3, x27
  402cc4:	bl	401b00 <error@plt>
  402cc8:	ldr	w19, [sp, #36]
  402ccc:	tbnz	w19, #31, 402d2c <__fxstatat@plt+0xd9c>
  402cd0:	mov	w0, w19
  402cd4:	mov	x1, x20
  402cd8:	bl	403c04 <__fxstatat@plt+0x1c74>
  402cdc:	cmp	w0, #0x0
  402ce0:	mov	w0, w19
  402ce4:	cset	w19, eq  // eq = none
  402ce8:	bl	401d10 <close@plt>
  402cec:	cbz	w0, 402d28 <__fxstatat@plt+0xd98>
  402cf0:	bl	401f40 <__errno_location@plt>
  402cf4:	ldr	w19, [x0]
  402cf8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402cfc:	mov	w2, #0x5                   	// #5
  402d00:	mov	x0, xzr
  402d04:	add	x1, x1, #0x565
  402d08:	bl	401ee0 <dcgettext@plt>
  402d0c:	mov	x2, x0
  402d10:	mov	w0, wzr
  402d14:	mov	w1, w19
  402d18:	mov	x3, x20
  402d1c:	bl	401b00 <error@plt>
  402d20:	mov	w22, wzr
  402d24:	b	402d2c <__fxstatat@plt+0xd9c>
  402d28:	and	w22, w22, w19
  402d2c:	ldur	x0, [x29, #-40]
  402d30:	bl	401df0 <free@plt>
  402d34:	mov	x0, x21
  402d38:	bl	401df0 <free@plt>
  402d3c:	mov	x0, x20
  402d40:	bl	401df0 <free@plt>
  402d44:	b	4026d0 <__fxstatat@plt+0x740>
  402d48:	mov	w8, #0x1                   	// #1
  402d4c:	str	w8, [sp, #48]
  402d50:	b	402d60 <__fxstatat@plt+0xdd0>
  402d54:	ldr	x23, [sp, #56]
  402d58:	subs	x22, x22, #0x1
  402d5c:	b.eq	402c74 <__fxstatat@plt+0xce4>  // b.none
  402d60:	mov	w1, #0x30                  	// #48
  402d64:	mov	x0, x23
  402d68:	mov	x2, x22
  402d6c:	bl	401c90 <memset@plt>
  402d70:	ldur	x3, [x29, #-40]
  402d74:	mov	w0, #0xffffff9c            	// #-100
  402d78:	mov	w2, #0xffffff9c            	// #-100
  402d7c:	mov	w4, #0x1                   	// #1
  402d80:	mov	x1, x20
  402d84:	strb	wzr, [x23, x22]
  402d88:	bl	4073a0 <__fxstatat@plt+0x5410>
  402d8c:	cbz	w0, 402dfc <__fxstatat@plt+0xe6c>
  402d90:	bl	401f40 <__errno_location@plt>
  402d94:	mov	x19, x0
  402d98:	ldr	w8, [x19]
  402d9c:	cmp	w8, #0x11
  402da0:	b.ne	402d58 <__fxstatat@plt+0xdc8>  // b.any
  402da4:	mov	x23, x22
  402da8:	cbz	x23, 402d54 <__fxstatat@plt+0xdc4>
  402dac:	ldrb	w1, [x21, x23]
  402db0:	mov	w2, #0x41                  	// #65
  402db4:	mov	x0, x24
  402db8:	bl	401eb0 <memchr@plt>
  402dbc:	cbz	x0, 402e5c <__fxstatat@plt+0xecc>
  402dc0:	ldrb	w8, [x0, #1]
  402dc4:	sub	x9, x23, #0x1
  402dc8:	cmp	w8, #0x0
  402dcc:	csel	w10, w28, w8, eq  // eq = none
  402dd0:	strb	w10, [x21, x23]
  402dd4:	mov	x23, x9
  402dd8:	cbz	w8, 402da8 <__fxstatat@plt+0xe18>
  402ddc:	ldur	x3, [x29, #-40]
  402de0:	mov	w0, #0xffffff9c            	// #-100
  402de4:	mov	w2, #0xffffff9c            	// #-100
  402de8:	mov	w4, #0x1                   	// #1
  402dec:	mov	x1, x20
  402df0:	bl	4073a0 <__fxstatat@plt+0x5410>
  402df4:	ldr	x23, [sp, #56]
  402df8:	cbnz	w0, 402d98 <__fxstatat@plt+0xe08>
  402dfc:	ldr	w0, [sp, #36]
  402e00:	ldr	x1, [sp, #40]
  402e04:	bl	403c04 <__fxstatat@plt+0x1c74>
  402e08:	ldr	w8, [sp, #48]
  402e0c:	cmp	w0, #0x0
  402e10:	ldr	x0, [sp, #24]
  402e14:	add	x2, x22, #0x1
  402e18:	csel	w8, w8, wzr, eq  // eq = none
  402e1c:	mov	x1, x23
  402e20:	str	w8, [sp, #48]
  402e24:	bl	401aa0 <memcpy@plt>
  402e28:	b	402d58 <__fxstatat@plt+0xdc8>
  402e2c:	mvn	w8, w25
  402e30:	and	w0, w8, #0x1
  402e34:	b	402e3c <__fxstatat@plt+0xeac>
  402e38:	mov	w0, wzr
  402e3c:	ldp	x20, x19, [sp, #208]
  402e40:	ldp	x22, x21, [sp, #192]
  402e44:	ldp	x24, x23, [sp, #176]
  402e48:	ldp	x26, x25, [sp, #160]
  402e4c:	ldp	x28, x27, [sp, #144]
  402e50:	ldp	x29, x30, [sp, #128]
  402e54:	add	sp, sp, #0xe0
  402e58:	ret
  402e5c:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  402e60:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402e64:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  402e68:	add	x0, x0, #0x3b3
  402e6c:	add	x1, x1, #0x5b9
  402e70:	add	x3, x3, #0x5c5
  402e74:	mov	w2, #0x40c                 	// #1036
  402e78:	bl	401f30 <__assert_fail@plt>
  402e7c:	cmn	w0, #0x3
  402e80:	b.ne	402ebc <__fxstatat@plt+0xf2c>  // b.any
  402e84:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402e88:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  402e8c:	ldr	x0, [x8, #808]
  402e90:	ldr	x3, [x9, #664]
  402e94:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402e98:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  402e9c:	adrp	x4, 40b000 <__fxstatat@plt+0x9070>
  402ea0:	add	x1, x1, #0x147
  402ea4:	add	x2, x2, #0x1cd
  402ea8:	add	x4, x4, #0x1db
  402eac:	mov	x5, xzr
  402eb0:	bl	407bf0 <__fxstatat@plt+0x5c60>
  402eb4:	mov	w0, wzr
  402eb8:	bl	401af0 <exit@plt>
  402ebc:	cmn	w0, #0x2
  402ec0:	b.ne	402ecc <__fxstatat@plt+0xf3c>  // b.any
  402ec4:	mov	w0, wzr
  402ec8:	bl	4020ac <__fxstatat@plt+0x11c>
  402ecc:	mov	w0, #0x1                   	// #1
  402ed0:	bl	4020ac <__fxstatat@plt+0x11c>
  402ed4:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402ed8:	add	x1, x1, #0x182
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	mov	x0, xzr
  402ee4:	bl	401ee0 <dcgettext@plt>
  402ee8:	mov	x2, x0
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	mov	w1, wzr
  402ef4:	bl	401b00 <error@plt>
  402ef8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402efc:	add	x1, x1, #0x1e7
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	mov	x0, xzr
  402f08:	bl	401ee0 <dcgettext@plt>
  402f0c:	mov	x2, x0
  402f10:	mov	w0, wzr
  402f14:	mov	w1, wzr
  402f18:	bl	401b00 <error@plt>
  402f1c:	mov	w0, #0x1                   	// #1
  402f20:	bl	4020ac <__fxstatat@plt+0x11c>
  402f24:	bl	401f40 <__errno_location@plt>
  402f28:	ldr	w19, [x0]
  402f2c:	mov	w1, #0x3                   	// #3
  402f30:	mov	w0, wzr
  402f34:	mov	x2, x28
  402f38:	bl	4066c8 <__fxstatat@plt+0x4738>
  402f3c:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  402f40:	mov	x3, x0
  402f44:	add	x2, x2, #0x63f
  402f48:	mov	w0, #0x1                   	// #1
  402f4c:	mov	w1, w19
  402f50:	bl	401b00 <error@plt>
  402f54:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  402f58:	ldr	x0, [x8, #832]
  402f5c:	b	406a9c <__fxstatat@plt+0x4b0c>
  402f60:	stp	x29, x30, [sp, #-96]!
  402f64:	stp	x28, x27, [sp, #16]
  402f68:	stp	x26, x25, [sp, #32]
  402f6c:	stp	x24, x23, [sp, #48]
  402f70:	stp	x22, x21, [sp, #64]
  402f74:	stp	x20, x19, [sp, #80]
  402f78:	mov	x29, sp
  402f7c:	sub	sp, sp, #0x8e0
  402f80:	ldrb	w8, [x3, #28]
  402f84:	mov	x21, x3
  402f88:	mov	x19, x1
  402f8c:	mov	w20, w0
  402f90:	str	x2, [sp, #152]
  402f94:	cbz	w8, 402fa8 <__fxstatat@plt+0x1018>
  402f98:	ldr	x8, [x21, #8]
  402f9c:	ldrb	w9, [x21, #30]
  402fa0:	add	x22, x8, x9
  402fa4:	b	402fac <__fxstatat@plt+0x101c>
  402fa8:	mov	x22, xzr
  402fac:	add	x2, sp, #0xa8
  402fb0:	mov	w0, wzr
  402fb4:	mov	w1, w20
  402fb8:	bl	401ed0 <__fxstat@plt>
  402fbc:	cbz	w0, 402fec <__fxstatat@plt+0x105c>
  402fc0:	bl	401f40 <__errno_location@plt>
  402fc4:	ldr	w20, [x0]
  402fc8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  402fcc:	add	x1, x1, #0x410
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401ee0 <dcgettext@plt>
  402fdc:	mov	x2, x0
  402fe0:	mov	w0, wzr
  402fe4:	mov	w1, w20
  402fe8:	b	403048 <__fxstatat@plt+0x10b8>
  402fec:	ldr	w8, [sp, #184]
  402ff0:	and	w9, w8, #0xf000
  402ff4:	cmp	w9, #0x2, lsl #12
  402ff8:	b.ne	40300c <__fxstatat@plt+0x107c>  // b.any
  402ffc:	mov	w0, w20
  403000:	bl	401ec0 <isatty@plt>
  403004:	cbnz	w0, 403028 <__fxstatat@plt+0x1098>
  403008:	ldr	w8, [sp, #184]
  40300c:	and	w8, w8, #0xf000
  403010:	cmp	w8, #0xc, lsl #12
  403014:	b.eq	403028 <__fxstatat@plt+0x1098>  // b.none
  403018:	cmp	w8, #0x8, lsl #12
  40301c:	b.eq	403078 <__fxstatat@plt+0x10e8>  // b.none
  403020:	cmp	w8, #0x1, lsl #12
  403024:	b.ne	403080 <__fxstatat@plt+0x10f0>  // b.any
  403028:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  40302c:	add	x1, x1, #0x421
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	401ee0 <dcgettext@plt>
  40303c:	mov	x2, x0
  403040:	mov	w0, wzr
  403044:	mov	w1, wzr
  403048:	mov	x3, x19
  40304c:	bl	401b00 <error@plt>
  403050:	mov	w19, wzr
  403054:	and	w0, w19, #0x1
  403058:	add	sp, sp, #0x8e0
  40305c:	ldp	x20, x19, [sp, #80]
  403060:	ldp	x22, x21, [sp, #64]
  403064:	ldp	x24, x23, [sp, #48]
  403068:	ldp	x26, x25, [sp, #32]
  40306c:	ldp	x28, x27, [sp, #16]
  403070:	ldp	x29, x30, [sp], #96
  403074:	ret
  403078:	ldr	x8, [sp, #216]
  40307c:	tbnz	x8, #63, 403110 <__fxstatat@plt+0x1180>
  403080:	ldr	x8, [x21, #8]
  403084:	lsr	x9, x8, #61
  403088:	cbnz	x9, 403c00 <__fxstatat@plt+0x1c70>
  40308c:	lsl	x0, x8, #2
  403090:	bl	407d18 <__fxstatat@plt+0x5d88>
  403094:	ldr	x11, [x21, #16]
  403098:	ldr	w8, [sp, #184]
  40309c:	str	x0, [sp, #160]
  4030a0:	str	x19, [sp, #144]
  4030a4:	cmn	x11, #0x1
  4030a8:	and	w8, w8, #0xf000
  4030ac:	str	w20, [sp, #84]
  4030b0:	str	x22, [sp, #88]
  4030b4:	b.eq	4030f0 <__fxstatat@plt+0x1160>  // b.none
  4030b8:	cmp	w8, #0x8, lsl #12
  4030bc:	str	x11, [sp, #112]
  4030c0:	b.ne	403108 <__fxstatat@plt+0x1178>  // b.any
  4030c4:	ldr	w8, [sp, #224]
  4030c8:	mov	w10, #0x200                 	// #512
  4030cc:	ldr	x9, [sp, #216]
  4030d0:	cmp	w8, #0x0
  4030d4:	csel	w8, w8, w10, gt
  4030d8:	sxtw	x8, w8
  4030dc:	cmp	x11, x8
  4030e0:	csel	x8, x8, x11, gt
  4030e4:	cmp	x9, x8
  4030e8:	csel	x19, x9, xzr, lt  // lt = tstop
  4030ec:	b	40313c <__fxstatat@plt+0x11ac>
  4030f0:	cmp	w8, #0x8, lsl #12
  4030f4:	b.ne	40311c <__fxstatat@plt+0x118c>  // b.any
  4030f8:	ldrb	w8, [x21, #29]
  4030fc:	ldr	x10, [sp, #216]
  403100:	cbz	w8, 4031c8 <__fxstatat@plt+0x1238>
  403104:	str	x10, [sp, #112]
  403108:	mov	x19, xzr
  40310c:	b	40313c <__fxstatat@plt+0x11ac>
  403110:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403114:	add	x1, x1, #0x437
  403118:	b	403030 <__fxstatat@plt+0x10a0>
  40311c:	mov	w2, #0x2                   	// #2
  403120:	mov	w0, w20
  403124:	mov	x1, xzr
  403128:	bl	401b50 <lseek@plt>
  40312c:	cmp	x0, #0x1
  403130:	csinv	x8, x0, xzr, ge  // ge = tcont
  403134:	mov	x19, xzr
  403138:	str	x8, [sp, #112]
  40313c:	ldr	x25, [x21, #8]
  403140:	str	x21, [sp, #96]
  403144:	cbz	x25, 4032bc <__fxstatat@plt+0x132c>
  403148:	ldr	x22, [sp, #160]
  40314c:	adrp	x24, 40a000 <__fxstatat@plt+0x8070>
  403150:	adrp	x20, 40a000 <__fxstatat@plt+0x8070>
  403154:	mov	x28, xzr
  403158:	add	x24, x24, #0x4f0
  40315c:	add	x20, x20, #0x4f4
  403160:	mov	w23, #0xfffffffe            	// #-2
  403164:	mov	x27, x25
  403168:	ldr	w8, [x24], #4
  40316c:	cmp	w8, #0x0
  403170:	csel	w8, w23, w8, eq  // eq = none
  403174:	csel	x24, x20, x24, eq  // eq = none
  403178:	tbz	w8, #31, 403198 <__fxstatat@plt+0x1208>
  40317c:	neg	w8, w8
  403180:	sxtw	x9, w8
  403184:	subs	x8, x27, x9
  403188:	b.ls	403234 <__fxstatat@plt+0x12a4>  // b.plast
  40318c:	add	x28, x28, x9
  403190:	mov	x27, x8
  403194:	b	403168 <__fxstatat@plt+0x11d8>
  403198:	mov	w26, w8
  40319c:	subs	x21, x27, x26
  4031a0:	b.cc	403220 <__fxstatat@plt+0x1290>  // b.lo, b.ul, b.last
  4031a4:	lsl	x26, x26, #2
  4031a8:	mov	x0, x22
  4031ac:	mov	x1, x24
  4031b0:	mov	x2, x26
  4031b4:	bl	401aa0 <memcpy@plt>
  4031b8:	add	x24, x24, x26
  4031bc:	add	x22, x22, x26
  4031c0:	mov	x27, x21
  4031c4:	b	403168 <__fxstatat@plt+0x11d8>
  4031c8:	ldr	w8, [sp, #224]
  4031cc:	mov	w9, #0x200                 	// #512
  4031d0:	cmp	w8, #0x0
  4031d4:	csel	w8, w8, w9, gt
  4031d8:	cbz	x10, 403214 <__fxstatat@plt+0x1284>
  4031dc:	sxtw	x8, w8
  4031e0:	sdiv	x9, x10, x8
  4031e4:	cmp	x10, x8
  4031e8:	msub	x9, x9, x8, x10
  4031ec:	csel	x19, x10, xzr, lt  // lt = tstop
  4031f0:	cbz	x9, 403ba0 <__fxstatat@plt+0x1c10>
  4031f4:	sub	x8, x8, x9
  4031f8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4031fc:	sub	x9, x9, x10
  403200:	cmp	x8, x9
  403204:	csel	x8, x8, x9, lt  // lt = tstop
  403208:	add	x10, x8, x10
  40320c:	str	x10, [sp, #112]
  403210:	b	40313c <__fxstatat@plt+0x11ac>
  403214:	mov	x19, xzr
  403218:	str	xzr, [sp, #112]
  40321c:	b	40313c <__fxstatat@plt+0x11ac>
  403220:	cmp	x27, #0x2
  403224:	b.cc	403234 <__fxstatat@plt+0x12a4>  // b.lo, b.ul, b.last
  403228:	add	x8, x27, x27, lsl #1
  40322c:	cmp	x8, x26
  403230:	b.cs	403af0 <__fxstatat@plt+0x1b60>  // b.hs, b.nlast
  403234:	add	x28, x28, x27
  403238:	sub	x21, x28, #0x1
  40323c:	mov	x24, xzr
  403240:	sub	x23, x25, x28
  403244:	sub	x20, x25, #0x1
  403248:	mov	x27, #0xffffffffffffffff    	// #-1
  40324c:	mov	w28, #0xffffffff            	// #-1
  403250:	mov	x26, x21
  403254:	b	403294 <__fxstatat@plt+0x1304>
  403258:	ldr	x0, [sp, #152]
  40325c:	add	x1, x23, x27
  403260:	bl	406988 <__fxstatat@plt+0x49f8>
  403264:	ldr	x11, [sp, #160]
  403268:	add	x8, x0, x24
  40326c:	lsl	x8, x8, #2
  403270:	ldr	w9, [x11, x8]
  403274:	ldr	w10, [x11, x22]
  403278:	str	w9, [x11, x22]
  40327c:	str	w10, [x11, x8]
  403280:	add	x24, x24, #0x1
  403284:	sub	x26, x26, x21
  403288:	cmp	x24, x25
  40328c:	sub	x27, x27, #0x1
  403290:	b.cs	4032bc <__fxstatat@plt+0x132c>  // b.hs, b.nlast
  403294:	cmp	x26, x21
  403298:	lsl	x22, x24, #2
  40329c:	b.hi	403258 <__fxstatat@plt+0x12c8>  // b.pmore
  4032a0:	ldr	x9, [sp, #160]
  4032a4:	add	x26, x20, x26
  4032a8:	ldr	w8, [x9, x22]
  4032ac:	str	w8, [x9, x23, lsl #2]
  4032b0:	add	x23, x23, #0x1
  4032b4:	str	w28, [x9, x22]
  4032b8:	b	403280 <__fxstatat@plt+0x12f0>
  4032bc:	ldr	x0, [sp, #152]
  4032c0:	bl	406980 <__fxstatat@plt+0x49f0>
  4032c4:	ldr	x26, [sp, #144]
  4032c8:	ldr	w22, [sp, #84]
  4032cc:	ldp	x24, x23, [sp, #88]
  4032d0:	ldr	x25, [sp, #112]
  4032d4:	mov	w21, #0x1                   	// #1
  4032d8:	mov	w27, #0x10000               	// #65536
  4032dc:	mov	w28, #0xf000                	// #61440
  4032e0:	mov	w8, #0x1                   	// #1
  4032e4:	str	x0, [sp, #104]
  4032e8:	str	w8, [sp, #80]
  4032ec:	cbz	x19, 403310 <__fxstatat@plt+0x1380>
  4032f0:	mov	x9, xzr
  4032f4:	mov	x10, x19
  4032f8:	ldr	x20, [x23, #8]
  4032fc:	ldrb	w8, [x23, #30]
  403300:	mov	x19, xzr
  403304:	cmn	x20, x8
  403308:	b.ne	403324 <__fxstatat@plt+0x1394>  // b.any
  40330c:	cbnz	x19, 4032f0 <__fxstatat@plt+0x1360>
  403310:	cbz	x25, 403a74 <__fxstatat@plt+0x1ae4>
  403314:	mov	x10, x25
  403318:	mov	x9, x24
  40331c:	mov	x25, xzr
  403320:	b	4032f8 <__fxstatat@plt+0x1368>
  403324:	mov	x26, x10
  403328:	str	x9, [sp, #136]
  40332c:	bl	401d00 <getpagesize@plt>
  403330:	sxtw	x8, w0
  403334:	mov	x9, xzr
  403338:	sub	x10, x8, #0x1
  40333c:	str	x8, [sp, #64]
  403340:	str	x10, [sp, #32]
  403344:	cmp	x9, x20
  403348:	b.cs	40338c <__fxstatat@plt+0x13fc>  // b.hs, b.nlast
  40334c:	ldr	x8, [sp, #160]
  403350:	ldr	w11, [x8, x9, lsl #2]
  403354:	add	x9, x9, #0x1
  403358:	str	x9, [sp, #56]
  40335c:	cmp	w11, #0x1
  403360:	str	w11, [sp, #132]
  403364:	b.lt	403398 <__fxstatat@plt+0x1408>  // b.tstop
  403368:	and	w8, w11, #0xfff
  40336c:	bfi	w8, w8, #12, #12
  403370:	ubfx	w9, w11, #4, #8
  403374:	lsr	w8, w8, #8
  403378:	cmp	w9, w8, uxtb
  40337c:	and	w8, w11, #0xff
  403380:	ccmp	w9, w8, #0x0, eq  // eq = none
  403384:	csel	x23, x28, x27, ne  // ne = any
  403388:	b	40339c <__fxstatat@plt+0x140c>
  40338c:	add	x9, x9, #0x1
  403390:	str	wzr, [sp, #132]
  403394:	str	x9, [sp, #56]
  403398:	mov	w23, #0x10000               	// #65536
  40339c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4033a0:	orr	x8, x23, #0x2
  4033a4:	movk	x9, #0xaaab
  4033a8:	umulh	x8, x8, x9
  4033ac:	lsr	x8, x8, #1
  4033b0:	add	x19, x8, x8, lsl #1
  4033b4:	add	x0, x10, x19
  4033b8:	bl	407d18 <__fxstatat@plt+0x5d88>
  4033bc:	cmp	x26, #0x0
  4033c0:	mov	x9, x26
  4033c4:	cset	w8, gt
  4033c8:	cmp	x26, x23
  4033cc:	cset	w9, cc  // cc = lo, ul, last
  4033d0:	and	w8, w8, w9
  4033d4:	mov	x27, x0
  4033d8:	str	x23, [sp, #120]
  4033dc:	str	w8, [sp, #152]
  4033e0:	tbnz	w8, #0, 403410 <__fxstatat@plt+0x1480>
  4033e4:	mov	w1, #0x3                   	// #3
  4033e8:	mov	w0, w22
  4033ec:	bl	408628 <__fxstatat@plt+0x6698>
  4033f0:	cmp	w0, #0x1
  4033f4:	b.lt	403410 <__fxstatat@plt+0x1480>  // b.tstop
  4033f8:	orr	w2, w0, #0x10000
  4033fc:	cmp	w2, w0
  403400:	b.eq	403410 <__fxstatat@plt+0x1480>  // b.none
  403404:	mov	w1, #0x4                   	// #4
  403408:	mov	w0, w22
  40340c:	bl	408628 <__fxstatat@plt+0x6698>
  403410:	ldr	w8, [sp, #184]
  403414:	str	x27, [sp, #72]
  403418:	and	w8, w8, #0xf000
  40341c:	cmp	w8, #0x2, lsl #12
  403420:	b.ne	403448 <__fxstatat@plt+0x14b8>  // b.any
  403424:	mov	w1, #0x6d01                	// #27905
  403428:	mov	w8, #0x6                   	// #6
  40342c:	add	x2, sp, #0x3b8
  403430:	movk	w1, #0x4008, lsl #16
  403434:	mov	w0, w22
  403438:	strh	w8, [sp, #952]
  40343c:	str	w21, [sp, #956]
  403440:	bl	401f70 <ioctl@plt>
  403444:	cbz	w0, 403464 <__fxstatat@plt+0x14d4>
  403448:	mov	w0, w22
  40344c:	mov	x1, xzr
  403450:	mov	w2, wzr
  403454:	bl	401b50 <lseek@plt>
  403458:	cmp	x0, #0x1
  40345c:	b.ge	403ba8 <__fxstatat@plt+0x1c18>  // b.tcont
  403460:	cbnz	x0, 403bb8 <__fxstatat@plt+0x1c28>
  403464:	ldr	x9, [sp, #64]
  403468:	ldr	w21, [sp, #132]
  40346c:	str	x25, [sp, #112]
  403470:	add	x8, x27, x9
  403474:	sub	x8, x8, #0x1
  403478:	udiv	x8, x8, x9
  40347c:	mul	x25, x8, x9
  403480:	tbnz	w21, #31, 4034c8 <__fxstatat@plt+0x1538>
  403484:	cmp	x26, x19
  403488:	mov	x11, #0xffffffffffffffff    	// #-1
  40348c:	and	w8, w21, #0xfff
  403490:	mov	w9, w21
  403494:	ccmp	x26, x11, #0x4, cc  // cc = lo, ul, last
  403498:	bfi	w9, w8, #12, #12
  40349c:	csel	x19, x26, x19, gt
  4034a0:	lsr	w10, w21, #4
  4034a4:	lsr	w8, w9, #8
  4034a8:	cmp	x19, #0x6
  4034ac:	mov	x12, x26
  4034b0:	strb	w10, [x25]
  4034b4:	strb	w8, [x25, #1]
  4034b8:	strb	w21, [x25, #2]
  4034bc:	b.cs	4034e4 <__fxstatat@plt+0x1554>  // b.hs, b.nlast
  4034c0:	mov	w23, #0x3                   	// #3
  4034c4:	b	403508 <__fxstatat@plt+0x1578>
  4034c8:	mov	w8, #0x6f64                	// #28516
  4034cc:	movk	w8, #0x6d, lsl #16
  4034d0:	stur	w8, [x29, #-13]
  4034d4:	mov	w8, #0x6172                	// #24946
  4034d8:	movk	w8, #0x646e, lsl #16
  4034dc:	stur	w8, [x29, #-16]
  4034e0:	b	403564 <__fxstatat@plt+0x15d4>
  4034e4:	lsr	x20, x19, #1
  4034e8:	mov	w23, #0x3                   	// #3
  4034ec:	add	x0, x25, x23
  4034f0:	mov	x1, x25
  4034f4:	mov	x2, x23
  4034f8:	bl	401aa0 <memcpy@plt>
  4034fc:	lsl	x23, x23, #1
  403500:	cmp	x23, x20
  403504:	b.ls	4034ec <__fxstatat@plt+0x155c>  // b.plast
  403508:	subs	x2, x19, x23
  40350c:	b.ls	40351c <__fxstatat@plt+0x158c>  // b.plast
  403510:	add	x0, x25, x23
  403514:	mov	x1, x25
  403518:	bl	401aa0 <memcpy@plt>
  40351c:	tbz	w21, #12, 403540 <__fxstatat@plt+0x15b0>
  403520:	cbz	x19, 403540 <__fxstatat@plt+0x15b0>
  403524:	mov	x8, xzr
  403528:	ldrb	w9, [x25, x8]
  40352c:	eor	w9, w9, #0x80
  403530:	strb	w9, [x25, x8]
  403534:	add	x8, x8, #0x200
  403538:	cmp	x8, x19
  40353c:	b.cc	403528 <__fxstatat@plt+0x1598>  // b.lo, b.ul, b.last
  403540:	ldrb	w4, [x25]
  403544:	ldrb	w5, [x25, #1]
  403548:	ldrb	w6, [x25, #2]
  40354c:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  403550:	sub	x0, x29, #0x10
  403554:	mov	w1, #0x1                   	// #1
  403558:	mov	w2, #0x7                   	// #7
  40355c:	add	x3, x3, #0x513
  403560:	bl	401ae0 <__sprintf_chk@plt>
  403564:	ldr	x9, [sp, #136]
  403568:	mov	x21, x26
  40356c:	cbz	x9, 4035b8 <__fxstatat@plt+0x1628>
  403570:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403574:	mov	w2, #0x5                   	// #5
  403578:	mov	x0, xzr
  40357c:	add	x1, x1, #0x479
  403580:	bl	401ee0 <dcgettext@plt>
  403584:	ldp	x5, x3, [sp, #136]
  403588:	ldr	x4, [sp, #56]
  40358c:	mov	x2, x0
  403590:	sub	x6, x29, #0x10
  403594:	mov	w0, wzr
  403598:	mov	w1, wzr
  40359c:	bl	401b00 <error@plt>
  4035a0:	mov	x0, xzr
  4035a4:	bl	401bf0 <time@plt>
  4035a8:	ldr	x9, [sp, #136]
  4035ac:	add	x8, x0, #0x5
  4035b0:	mov	x21, x26
  4035b4:	str	x8, [sp, #24]
  4035b8:	ldr	x26, [sp, #120]
  4035bc:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  4035c0:	mov	w19, wzr
  4035c4:	mov	x27, xzr
  4035c8:	add	x8, x8, #0x9f
  4035cc:	mov	x10, x21
  4035d0:	stp	x8, xzr, [sp, #40]
  4035d4:	b	4035e8 <__fxstatat@plt+0x1658>
  4035d8:	mov	x26, xzr
  4035dc:	add	x27, x26, x27
  4035e0:	ldr	x26, [sp, #120]
  4035e4:	cbnz	x9, 403804 <__fxstatat@plt+0x1874>
  4035e8:	mov	x28, x26
  4035ec:	tbnz	x10, #63, 403610 <__fxstatat@plt+0x1680>
  4035f0:	sub	x8, x10, x27
  4035f4:	cmp	x8, x26
  4035f8:	mov	x28, x26
  4035fc:	b.cs	403610 <__fxstatat@plt+0x1680>  // b.hs, b.nlast
  403600:	cmp	x10, x27
  403604:	b.lt	4039d0 <__fxstatat@plt+0x1a40>  // b.tstop
  403608:	mov	x28, x8
  40360c:	cbz	x8, 4039d0 <__fxstatat@plt+0x1a40>
  403610:	ldr	w8, [sp, #132]
  403614:	tbz	w8, #31, 403634 <__fxstatat@plt+0x16a4>
  403618:	ldr	x0, [sp, #104]
  40361c:	mov	x1, x25
  403620:	mov	x2, x28
  403624:	mov	x20, x10
  403628:	bl	406d48 <__fxstatat@plt+0x4db8>
  40362c:	ldr	x9, [sp, #136]
  403630:	mov	x10, x20
  403634:	cbz	x28, 4035d8 <__fxstatat@plt+0x1648>
  403638:	mov	x20, x10
  40363c:	mov	x26, xzr
  403640:	tbz	x10, #63, 403660 <__fxstatat@plt+0x16d0>
  403644:	b	403758 <__fxstatat@plt+0x17c8>
  403648:	mov	w8, #0x1                   	// #1
  40364c:	mov	x0, xzr
  403650:	str	w8, [sp, #152]
  403654:	add	x26, x0, x26
  403658:	cmp	x28, x26
  40365c:	b.ls	4037c8 <__fxstatat@plt+0x1838>  // b.plast
  403660:	add	x1, x25, x26
  403664:	sub	x2, x28, x26
  403668:	mov	w0, w22
  40366c:	bl	401d40 <write@plt>
  403670:	cmp	x0, #0x0
  403674:	b.gt	403654 <__fxstatat@plt+0x16c4>
  403678:	bl	401f40 <__errno_location@plt>
  40367c:	ldr	w23, [x0]
  403680:	mov	x24, x0
  403684:	cmp	w23, #0x16
  403688:	b.ne	4036c8 <__fxstatat@plt+0x1738>  // b.any
  40368c:	ldr	w8, [sp, #152]
  403690:	eor	w8, w8, #0x1
  403694:	tbz	w8, #0, 4036c8 <__fxstatat@plt+0x1738>
  403698:	mov	w1, #0x3                   	// #3
  40369c:	mov	w0, w22
  4036a0:	bl	408628 <__fxstatat@plt+0x6698>
  4036a4:	cmp	w0, #0x1
  4036a8:	b.lt	403648 <__fxstatat@plt+0x16b8>  // b.tstop
  4036ac:	and	w2, w0, #0xfffeffff
  4036b0:	cmp	w2, w0
  4036b4:	b.eq	403648 <__fxstatat@plt+0x16b8>  // b.none
  4036b8:	mov	w1, #0x4                   	// #4
  4036bc:	mov	w0, w22
  4036c0:	bl	408628 <__fxstatat@plt+0x6698>
  4036c4:	b	403648 <__fxstatat@plt+0x16b8>
  4036c8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	mov	x0, xzr
  4036d4:	add	x1, x1, #0x492
  4036d8:	bl	401ee0 <dcgettext@plt>
  4036dc:	mov	x19, x0
  4036e0:	add	x0, x26, x27
  4036e4:	add	x1, sp, #0x3b8
  4036e8:	bl	404da0 <__fxstatat@plt+0x2e10>
  4036ec:	ldr	x3, [sp, #144]
  4036f0:	mov	x4, x0
  4036f4:	mov	w0, wzr
  4036f8:	mov	w1, w23
  4036fc:	mov	x2, x19
  403700:	bl	401b00 <error@plt>
  403704:	cmp	w23, #0x5
  403708:	b.ne	403be8 <__fxstatat@plt+0x1c58>  // b.any
  40370c:	orr	x8, x26, #0x1ff
  403710:	cmp	x8, x28
  403714:	b.cs	403be8 <__fxstatat@plt+0x1c58>  // b.hs, b.nlast
  403718:	add	x19, x8, #0x1
  40371c:	add	x1, x19, x27
  403720:	mov	w0, w22
  403724:	mov	w2, wzr
  403728:	bl	401b50 <lseek@plt>
  40372c:	cmn	x0, #0x1
  403730:	b.eq	403b14 <__fxstatat@plt+0x1b84>  // b.none
  403734:	sub	x0, x19, x26
  403738:	mov	w19, #0x1                   	// #1
  40373c:	b	403654 <__fxstatat@plt+0x16c4>
  403740:	mov	x0, xzr
  403744:	mov	w8, #0x1                   	// #1
  403748:	str	w8, [sp, #152]
  40374c:	add	x26, x0, x26
  403750:	cmp	x28, x26
  403754:	b.ls	4037c8 <__fxstatat@plt+0x1838>  // b.plast
  403758:	add	x1, x25, x26
  40375c:	sub	x2, x28, x26
  403760:	mov	w0, w22
  403764:	bl	401d40 <write@plt>
  403768:	cmp	x0, #0x0
  40376c:	b.gt	40374c <__fxstatat@plt+0x17bc>
  403770:	cbz	x0, 4037e4 <__fxstatat@plt+0x1854>
  403774:	bl	401f40 <__errno_location@plt>
  403778:	ldr	w24, [x0]
  40377c:	cmp	w24, #0x1c
  403780:	b.eq	4037e4 <__fxstatat@plt+0x1854>  // b.none
  403784:	cmp	w24, #0x16
  403788:	b.ne	403b3c <__fxstatat@plt+0x1bac>  // b.any
  40378c:	ldr	w8, [sp, #152]
  403790:	eor	w8, w8, #0x1
  403794:	tbz	w8, #0, 403b3c <__fxstatat@plt+0x1bac>
  403798:	mov	w1, #0x3                   	// #3
  40379c:	mov	w0, w22
  4037a0:	bl	408628 <__fxstatat@plt+0x6698>
  4037a4:	cmp	w0, #0x1
  4037a8:	b.lt	403740 <__fxstatat@plt+0x17b0>  // b.tstop
  4037ac:	and	w2, w0, #0xfffeffff
  4037b0:	cmp	w2, w0
  4037b4:	b.eq	403740 <__fxstatat@plt+0x17b0>  // b.none
  4037b8:	mov	w1, #0x4                   	// #4
  4037bc:	mov	w0, w22
  4037c0:	bl	408628 <__fxstatat@plt+0x6698>
  4037c4:	b	403740 <__fxstatat@plt+0x17b0>
  4037c8:	mov	x10, x20
  4037cc:	ldr	x9, [sp, #136]
  4037d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4037d4:	sub	x8, x8, x27
  4037d8:	cmp	x8, x26
  4037dc:	b.cs	4035dc <__fxstatat@plt+0x164c>  // b.hs, b.nlast
  4037e0:	b	403b7c <__fxstatat@plt+0x1bec>
  4037e4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4037e8:	sub	x8, x8, x27
  4037ec:	add	x9, x26, x27
  4037f0:	cmp	x26, x8
  4037f4:	mov	x10, x20
  4037f8:	csel	x21, x21, x9, hi  // hi = pmore
  4037fc:	csel	x10, x20, x9, hi  // hi = pmore
  403800:	b	4037cc <__fxstatat@plt+0x183c>
  403804:	cmp	x27, x10
  403808:	mov	x24, x10
  40380c:	b.ne	40381c <__fxstatat@plt+0x188c>  // b.any
  403810:	ldr	x8, [sp, #40]
  403814:	ldrb	w8, [x8]
  403818:	cbnz	w8, 40383c <__fxstatat@plt+0x18ac>
  40381c:	mov	x0, xzr
  403820:	bl	401bf0 <time@plt>
  403824:	ldr	x8, [sp, #24]
  403828:	ldr	x9, [sp, #136]
  40382c:	mov	x10, x24
  403830:	str	x0, [sp, #48]
  403834:	cmp	x8, x0
  403838:	b.gt	4035e8 <__fxstatat@plt+0x1658>
  40383c:	add	x1, sp, #0x3b8
  403840:	mov	w2, #0x1b2                 	// #434
  403844:	mov	w3, #0x1                   	// #1
  403848:	mov	w4, #0x1                   	// #1
  40384c:	mov	x0, x27
  403850:	str	x21, [sp, #16]
  403854:	mov	x20, x10
  403858:	bl	404498 <__fxstatat@plt+0x2508>
  40385c:	cmp	x27, x20
  403860:	mov	x28, x0
  403864:	b.eq	403878 <__fxstatat@plt+0x18e8>  // b.none
  403868:	ldr	x0, [sp, #40]
  40386c:	mov	x1, x28
  403870:	bl	401dc0 <strcmp@plt>
  403874:	cbz	w0, 4039c0 <__fxstatat@plt+0x1a30>
  403878:	tbnz	x24, #63, 4038ac <__fxstatat@plt+0x191c>
  40387c:	mov	x20, x24
  403880:	cbz	x24, 4038d8 <__fxstatat@plt+0x1948>
  403884:	mov	x8, #0x8f5c                	// #36700
  403888:	movk	x8, #0xf5c2, lsl #16
  40388c:	movk	x8, #0x5c28, lsl #32
  403890:	movk	x8, #0x28f, lsl #48
  403894:	cmp	x27, x8
  403898:	b.hi	4038e0 <__fxstatat@plt+0x1950>  // b.pmore
  40389c:	mov	w8, #0x64                  	// #100
  4038a0:	mul	x8, x27, x8
  4038a4:	udiv	x8, x8, x20
  4038a8:	b	403900 <__fxstatat@plt+0x1970>
  4038ac:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4038b0:	mov	w2, #0x5                   	// #5
  4038b4:	mov	x0, xzr
  4038b8:	add	x1, x1, #0x4d5
  4038bc:	bl	401ee0 <dcgettext@plt>
  4038c0:	ldr	x21, [sp, #144]
  4038c4:	mov	x2, x0
  4038c8:	sub	x6, x29, #0x10
  4038cc:	mov	w0, wzr
  4038d0:	mov	w1, wzr
  4038d4:	b	40395c <__fxstatat@plt+0x19cc>
  4038d8:	mov	w8, #0x64                  	// #100
  4038dc:	b	403900 <__fxstatat@plt+0x1970>
  4038e0:	mov	x9, #0xf5c3                	// #62915
  4038e4:	movk	x9, #0x5c28, lsl #16
  4038e8:	movk	x9, #0xc28f, lsl #32
  4038ec:	lsr	x8, x20, #2
  4038f0:	movk	x9, #0x28f5, lsl #48
  4038f4:	umulh	x8, x8, x9
  4038f8:	lsr	x8, x8, #2
  4038fc:	udiv	x8, x27, x8
  403900:	ldr	x21, [sp, #144]
  403904:	add	x1, sp, #0x12c
  403908:	mov	w2, #0x1b0                 	// #432
  40390c:	mov	w3, #0x1                   	// #1
  403910:	mov	w4, #0x1                   	// #1
  403914:	mov	x0, x20
  403918:	str	x8, [sp, #40]
  40391c:	bl	404498 <__fxstatat@plt+0x2508>
  403920:	cmp	x27, x20
  403924:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403928:	mov	x23, x0
  40392c:	csel	x28, x0, x28, eq  // eq = none
  403930:	mov	w2, #0x5                   	// #5
  403934:	mov	x0, xzr
  403938:	add	x1, x1, #0x4f0
  40393c:	bl	401ee0 <dcgettext@plt>
  403940:	ldr	x8, [sp, #40]
  403944:	mov	x2, x0
  403948:	sub	x6, x29, #0x10
  40394c:	mov	w0, wzr
  403950:	mov	w1, wzr
  403954:	str	w8, [sp, #8]
  403958:	str	x23, [sp]
  40395c:	ldr	x4, [sp, #56]
  403960:	ldr	x5, [sp, #136]
  403964:	mov	x3, x21
  403968:	mov	x7, x28
  40396c:	bl	401b00 <error@plt>
  403970:	add	x8, sp, #0x644
  403974:	add	x0, sp, #0x644
  403978:	mov	w2, #0x28c                 	// #652
  40397c:	mov	x1, x28
  403980:	str	x8, [sp, #40]
  403984:	bl	401c30 <__strcpy_chk@plt>
  403988:	ldr	x8, [sp, #48]
  40398c:	mov	w0, w22
  403990:	mov	x1, x21
  403994:	add	x8, x8, #0x5
  403998:	str	x8, [sp, #24]
  40399c:	bl	403c04 <__fxstatat@plt+0x1c74>
  4039a0:	cbz	w0, 4039c0 <__fxstatat@plt+0x1a30>
  4039a4:	bl	401f40 <__errno_location@plt>
  4039a8:	ldr	w8, [x0]
  4039ac:	cmp	w8, #0x5
  4039b0:	b.ne	403be8 <__fxstatat@plt+0x1c58>  // b.any
  4039b4:	add	x8, sp, #0x644
  4039b8:	mov	w19, #0x1                   	// #1
  4039bc:	str	x8, [sp, #40]
  4039c0:	ldr	x9, [sp, #136]
  4039c4:	ldr	x21, [sp, #16]
  4039c8:	mov	x10, x24
  4039cc:	b	4035e8 <__fxstatat@plt+0x1658>
  4039d0:	ldr	x1, [sp, #144]
  4039d4:	mov	w0, w22
  4039d8:	mov	x26, x21
  4039dc:	bl	403c04 <__fxstatat@plt+0x1c74>
  4039e0:	cbz	w0, 403a18 <__fxstatat@plt+0x1a88>
  4039e4:	bl	401f40 <__errno_location@plt>
  4039e8:	ldr	w8, [x0]
  4039ec:	ldp	x24, x23, [sp, #88]
  4039f0:	ldr	x25, [sp, #112]
  4039f4:	mov	w21, #0x1                   	// #1
  4039f8:	cmp	w8, #0x5
  4039fc:	mov	w27, #0x10000               	// #65536
  403a00:	mov	w28, #0xf000                	// #61440
  403a04:	b.ne	403be8 <__fxstatat@plt+0x1c58>  // b.any
  403a08:	ldr	x0, [sp, #72]
  403a0c:	bl	401df0 <free@plt>
  403a10:	str	wzr, [sp, #80]
  403a14:	b	403a48 <__fxstatat@plt+0x1ab8>
  403a18:	ldr	x0, [sp, #72]
  403a1c:	bl	401df0 <free@plt>
  403a20:	ldr	w9, [sp, #80]
  403a24:	tst	w19, #0x1
  403a28:	ldp	x24, x23, [sp, #88]
  403a2c:	ldr	x25, [sp, #112]
  403a30:	cset	w8, eq  // eq = none
  403a34:	and	w9, w9, w8
  403a38:	str	w9, [sp, #80]
  403a3c:	mov	w21, #0x1                   	// #1
  403a40:	mov	w27, #0x10000               	// #65536
  403a44:	mov	w28, #0xf000                	// #61440
  403a48:	ldr	x20, [x23, #8]
  403a4c:	ldrb	w8, [x23, #30]
  403a50:	ldr	x9, [sp, #56]
  403a54:	ldr	x10, [sp, #32]
  403a58:	add	x8, x20, x8
  403a5c:	cmp	x9, x8
  403a60:	b.cc	403344 <__fxstatat@plt+0x13b4>  // b.lo, b.ul, b.last
  403a64:	ldr	x26, [sp, #144]
  403a68:	mov	x19, xzr
  403a6c:	cbz	x19, 403310 <__fxstatat@plt+0x1380>
  403a70:	b	4032f0 <__fxstatat@plt+0x1360>
  403a74:	ldr	w8, [x23, #24]
  403a78:	cbz	w8, 403ad4 <__fxstatat@plt+0x1b44>
  403a7c:	mov	w0, w22
  403a80:	mov	x1, xzr
  403a84:	bl	401f10 <ftruncate@plt>
  403a88:	cbz	w0, 403ad4 <__fxstatat@plt+0x1b44>
  403a8c:	ldr	w8, [sp, #184]
  403a90:	ldr	w19, [sp, #80]
  403a94:	and	w8, w8, #0xf000
  403a98:	cmp	w8, #0x8, lsl #12
  403a9c:	b.ne	403bf4 <__fxstatat@plt+0x1c64>  // b.any
  403aa0:	bl	401f40 <__errno_location@plt>
  403aa4:	ldr	w19, [x0]
  403aa8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403aac:	add	x1, x1, #0x452
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	mov	x0, xzr
  403ab8:	bl	401ee0 <dcgettext@plt>
  403abc:	mov	x2, x0
  403ac0:	mov	w0, wzr
  403ac4:	mov	w1, w19
  403ac8:	mov	x3, x26
  403acc:	bl	401b00 <error@plt>
  403ad0:	b	403bf0 <__fxstatat@plt+0x1c60>
  403ad4:	ldr	w19, [sp, #80]
  403ad8:	b	403bf4 <__fxstatat@plt+0x1c64>
  403adc:	ldr	w8, [x24]
  403ae0:	sub	x27, x27, #0x1
  403ae4:	str	w8, [x22], #4
  403ae8:	add	x24, x24, #0x4
  403aec:	cbz	x27, 403238 <__fxstatat@plt+0x12a8>
  403af0:	cmp	x26, x27
  403af4:	sub	x26, x26, #0x1
  403af8:	b.eq	403adc <__fxstatat@plt+0x1b4c>  // b.none
  403afc:	ldr	x0, [sp, #152]
  403b00:	mov	x1, x26
  403b04:	bl	406988 <__fxstatat@plt+0x49f8>
  403b08:	cmp	x0, x27
  403b0c:	b.cc	403adc <__fxstatat@plt+0x1b4c>  // b.lo, b.ul, b.last
  403b10:	b	403ae8 <__fxstatat@plt+0x1b58>
  403b14:	ldr	w19, [x24]
  403b18:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403b1c:	add	x1, x1, #0x4b1
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	mov	x0, xzr
  403b28:	bl	401ee0 <dcgettext@plt>
  403b2c:	mov	x2, x0
  403b30:	mov	w0, wzr
  403b34:	mov	w1, w19
  403b38:	b	403be0 <__fxstatat@plt+0x1c50>
  403b3c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403b40:	add	x1, x1, #0x492
  403b44:	mov	w2, #0x5                   	// #5
  403b48:	mov	x0, xzr
  403b4c:	bl	401ee0 <dcgettext@plt>
  403b50:	mov	x21, x0
  403b54:	add	x0, x26, x27
  403b58:	add	x1, sp, #0x3b8
  403b5c:	bl	404da0 <__fxstatat@plt+0x2e10>
  403b60:	ldr	x3, [sp, #144]
  403b64:	mov	x4, x0
  403b68:	mov	w0, wzr
  403b6c:	mov	w1, w24
  403b70:	mov	x2, x21
  403b74:	bl	401b00 <error@plt>
  403b78:	b	403be8 <__fxstatat@plt+0x1c58>
  403b7c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403b80:	add	x1, x1, #0x4c2
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	mov	x0, xzr
  403b8c:	bl	401ee0 <dcgettext@plt>
  403b90:	mov	x2, x0
  403b94:	mov	w0, wzr
  403b98:	mov	w1, wzr
  403b9c:	b	403be0 <__fxstatat@plt+0x1c50>
  403ba0:	str	x10, [sp, #112]
  403ba4:	b	40313c <__fxstatat@plt+0x11ac>
  403ba8:	bl	401f40 <__errno_location@plt>
  403bac:	mov	w21, #0x16                  	// #22
  403bb0:	str	w21, [x0]
  403bb4:	b	403bc0 <__fxstatat@plt+0x1c30>
  403bb8:	bl	401f40 <__errno_location@plt>
  403bbc:	ldr	w21, [x0]
  403bc0:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403bc4:	add	x1, x1, #0x467
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	mov	x0, xzr
  403bd0:	bl	401ee0 <dcgettext@plt>
  403bd4:	mov	x2, x0
  403bd8:	mov	w0, wzr
  403bdc:	mov	w1, w21
  403be0:	ldr	x3, [sp, #144]
  403be4:	bl	401b00 <error@plt>
  403be8:	ldr	x0, [sp, #72]
  403bec:	bl	401df0 <free@plt>
  403bf0:	mov	w19, wzr
  403bf4:	ldr	x0, [sp, #160]
  403bf8:	bl	401df0 <free@plt>
  403bfc:	b	403054 <__fxstatat@plt+0x10c4>
  403c00:	bl	408054 <__fxstatat@plt+0x60c4>
  403c04:	stp	x29, x30, [sp, #-48]!
  403c08:	stp	x22, x21, [sp, #16]
  403c0c:	stp	x20, x19, [sp, #32]
  403c10:	mov	x29, sp
  403c14:	mov	x19, x1
  403c18:	mov	w22, w0
  403c1c:	bl	401b10 <fdatasync@plt>
  403c20:	cbz	w0, 403c88 <__fxstatat@plt+0x1cf8>
  403c24:	bl	401f40 <__errno_location@plt>
  403c28:	ldr	w21, [x0]
  403c2c:	mov	x20, x0
  403c30:	cmp	w21, #0x16
  403c34:	b.hi	403c98 <__fxstatat@plt+0x1d08>  // b.pmore
  403c38:	mov	w8, #0x1                   	// #1
  403c3c:	mov	w9, #0x200                 	// #512
  403c40:	lsl	w8, w8, w21
  403c44:	movk	w9, #0x60, lsl #16
  403c48:	tst	w8, w9
  403c4c:	b.eq	403c98 <__fxstatat@plt+0x1d08>  // b.none
  403c50:	mov	w0, w22
  403c54:	bl	401bb0 <fsync@plt>
  403c58:	cbz	w0, 403c88 <__fxstatat@plt+0x1cf8>
  403c5c:	ldr	w21, [x20]
  403c60:	cmp	w21, #0x16
  403c64:	b.hi	403ca4 <__fxstatat@plt+0x1d14>  // b.pmore
  403c68:	mov	w8, #0x1                   	// #1
  403c6c:	mov	w9, #0x200                 	// #512
  403c70:	lsl	w8, w8, w21
  403c74:	movk	w9, #0x60, lsl #16
  403c78:	tst	w8, w9
  403c7c:	b.eq	403ca4 <__fxstatat@plt+0x1d14>  // b.none
  403c80:	bl	401e00 <sync@plt>
  403c84:	mov	w0, wzr
  403c88:	ldp	x20, x19, [sp, #32]
  403c8c:	ldp	x22, x21, [sp, #16]
  403c90:	ldp	x29, x30, [sp], #48
  403c94:	ret
  403c98:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403c9c:	add	x1, x1, #0x520
  403ca0:	b	403cac <__fxstatat@plt+0x1d1c>
  403ca4:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403ca8:	add	x1, x1, #0x535
  403cac:	mov	w2, #0x5                   	// #5
  403cb0:	mov	x0, xzr
  403cb4:	bl	401ee0 <dcgettext@plt>
  403cb8:	mov	x2, x0
  403cbc:	mov	w0, wzr
  403cc0:	mov	w1, w21
  403cc4:	mov	x3, x19
  403cc8:	bl	401b00 <error@plt>
  403ccc:	str	w21, [x20]
  403cd0:	mov	w0, #0xffffffff            	// #-1
  403cd4:	ldp	x20, x19, [sp, #32]
  403cd8:	ldp	x22, x21, [sp, #16]
  403cdc:	ldp	x29, x30, [sp], #48
  403ce0:	ret
  403ce4:	mov	w0, #0x1                   	// #1
  403ce8:	b	4020ac <__fxstatat@plt+0x11c>
  403cec:	stp	x29, x30, [sp, #-96]!
  403cf0:	stp	x28, x27, [sp, #16]
  403cf4:	stp	x26, x25, [sp, #32]
  403cf8:	stp	x24, x23, [sp, #48]
  403cfc:	stp	x22, x21, [sp, #64]
  403d00:	stp	x20, x19, [sp, #80]
  403d04:	mov	x29, sp
  403d08:	mov	x22, x3
  403d0c:	mov	x23, x2
  403d10:	mov	x25, x1
  403d14:	mov	x19, x0
  403d18:	bl	401ad0 <strlen@plt>
  403d1c:	ldr	x24, [x25]
  403d20:	cbz	x24, 403da4 <__fxstatat@plt+0x1e14>
  403d24:	mov	x20, x0
  403d28:	mov	w26, wzr
  403d2c:	mov	x21, xzr
  403d30:	cbz	x23, 403db0 <__fxstatat@plt+0x1e20>
  403d34:	add	x28, x25, #0x8
  403d38:	mov	x27, #0xffffffffffffffff    	// #-1
  403d3c:	mov	x25, x23
  403d40:	b	403d70 <__fxstatat@plt+0x1de0>
  403d44:	madd	x0, x27, x22, x23
  403d48:	mov	x1, x25
  403d4c:	mov	x2, x22
  403d50:	bl	401ce0 <bcmp@plt>
  403d54:	cmp	w0, #0x0
  403d58:	cset	w8, ne  // ne = any
  403d5c:	orr	w26, w26, w8
  403d60:	ldr	x24, [x28, x21, lsl #3]
  403d64:	add	x21, x21, #0x1
  403d68:	add	x25, x25, x22
  403d6c:	cbz	x24, 403e00 <__fxstatat@plt+0x1e70>
  403d70:	mov	x0, x24
  403d74:	mov	x1, x19
  403d78:	mov	x2, x20
  403d7c:	bl	401c50 <strncmp@plt>
  403d80:	cbnz	w0, 403d60 <__fxstatat@plt+0x1dd0>
  403d84:	mov	x0, x24
  403d88:	bl	401ad0 <strlen@plt>
  403d8c:	cmp	x0, x20
  403d90:	b.eq	403da8 <__fxstatat@plt+0x1e18>  // b.none
  403d94:	cmn	x27, #0x1
  403d98:	b.ne	403d44 <__fxstatat@plt+0x1db4>  // b.any
  403d9c:	mov	x27, x21
  403da0:	b	403d60 <__fxstatat@plt+0x1dd0>
  403da4:	mov	x21, #0xffffffffffffffff    	// #-1
  403da8:	mov	x0, x21
  403dac:	b	403e0c <__fxstatat@plt+0x1e7c>
  403db0:	add	x22, x25, #0x8
  403db4:	mov	x27, #0xffffffffffffffff    	// #-1
  403db8:	b	403dd8 <__fxstatat@plt+0x1e48>
  403dbc:	cmn	x27, #0x1
  403dc0:	cset	w8, ne  // ne = any
  403dc4:	csel	x27, x21, x27, eq  // eq = none
  403dc8:	orr	w26, w26, w8
  403dcc:	ldr	x24, [x22, x21, lsl #3]
  403dd0:	add	x21, x21, #0x1
  403dd4:	cbz	x24, 403e00 <__fxstatat@plt+0x1e70>
  403dd8:	mov	x0, x24
  403ddc:	mov	x1, x19
  403de0:	mov	x2, x20
  403de4:	bl	401c50 <strncmp@plt>
  403de8:	cbnz	w0, 403dcc <__fxstatat@plt+0x1e3c>
  403dec:	mov	x0, x24
  403df0:	bl	401ad0 <strlen@plt>
  403df4:	cmp	x0, x20
  403df8:	b.ne	403dbc <__fxstatat@plt+0x1e2c>  // b.any
  403dfc:	b	403da8 <__fxstatat@plt+0x1e18>
  403e00:	tst	w26, #0x1
  403e04:	mov	x8, #0xfffffffffffffffe    	// #-2
  403e08:	csel	x0, x8, x27, ne  // ne = any
  403e0c:	ldp	x20, x19, [sp, #80]
  403e10:	ldp	x22, x21, [sp, #64]
  403e14:	ldp	x24, x23, [sp, #48]
  403e18:	ldp	x26, x25, [sp, #32]
  403e1c:	ldp	x28, x27, [sp, #16]
  403e20:	ldp	x29, x30, [sp], #96
  403e24:	ret
  403e28:	stp	x29, x30, [sp, #-48]!
  403e2c:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  403e30:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  403e34:	add	x8, x8, #0x603
  403e38:	add	x9, x9, #0x5e8
  403e3c:	cmn	x2, #0x1
  403e40:	stp	x20, x19, [sp, #32]
  403e44:	mov	x19, x1
  403e48:	mov	x20, x0
  403e4c:	csel	x1, x9, x8, eq  // eq = none
  403e50:	mov	w2, #0x5                   	// #5
  403e54:	mov	x0, xzr
  403e58:	str	x21, [sp, #16]
  403e5c:	mov	x29, sp
  403e60:	bl	401ee0 <dcgettext@plt>
  403e64:	mov	x21, x0
  403e68:	mov	w1, #0x8                   	// #8
  403e6c:	mov	w0, wzr
  403e70:	mov	x2, x19
  403e74:	bl	40640c <__fxstatat@plt+0x447c>
  403e78:	mov	x19, x0
  403e7c:	mov	w0, #0x1                   	// #1
  403e80:	mov	x1, x20
  403e84:	bl	4068f8 <__fxstatat@plt+0x4968>
  403e88:	mov	x2, x21
  403e8c:	mov	x3, x19
  403e90:	ldp	x20, x19, [sp, #32]
  403e94:	ldr	x21, [sp, #16]
  403e98:	mov	x4, x0
  403e9c:	mov	w0, wzr
  403ea0:	mov	w1, wzr
  403ea4:	ldp	x29, x30, [sp], #48
  403ea8:	b	401b00 <error@plt>
  403eac:	stp	x29, x30, [sp, #-96]!
  403eb0:	stp	x20, x19, [sp, #80]
  403eb4:	mov	x20, x1
  403eb8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  403ebc:	stp	x22, x21, [sp, #64]
  403ec0:	mov	x19, x2
  403ec4:	mov	x21, x0
  403ec8:	add	x1, x1, #0x620
  403ecc:	mov	w2, #0x5                   	// #5
  403ed0:	mov	x0, xzr
  403ed4:	stp	x28, x27, [sp, #16]
  403ed8:	stp	x26, x25, [sp, #32]
  403edc:	stp	x24, x23, [sp, #48]
  403ee0:	mov	x29, sp
  403ee4:	bl	401ee0 <dcgettext@plt>
  403ee8:	adrp	x26, 41d000 <__fxstatat@plt+0x1b070>
  403eec:	ldr	x1, [x26, #784]
  403ef0:	bl	401ef0 <fputs_unlocked@plt>
  403ef4:	ldr	x24, [x21]
  403ef8:	cbz	x24, 403fa0 <__fxstatat@plt+0x2010>
  403efc:	add	x28, x21, #0x8
  403f00:	adrp	x21, 40b000 <__fxstatat@plt+0x9070>
  403f04:	mov	x27, xzr
  403f08:	mov	x23, xzr
  403f0c:	mov	x22, xzr
  403f10:	add	x21, x21, #0x635
  403f14:	b	403f50 <__fxstatat@plt+0x1fc0>
  403f18:	mov	x25, xzr
  403f1c:	ldr	x23, [x26, #784]
  403f20:	mov	x0, x24
  403f24:	bl	406908 <__fxstatat@plt+0x4978>
  403f28:	mov	x3, x0
  403f2c:	mov	w1, #0x1                   	// #1
  403f30:	mov	x0, x23
  403f34:	mov	x2, x21
  403f38:	bl	401db0 <__fprintf_chk@plt>
  403f3c:	add	x23, x20, x25
  403f40:	ldr	x24, [x28, x22, lsl #3]
  403f44:	add	x22, x22, #0x1
  403f48:	add	x27, x27, x19
  403f4c:	cbz	x24, 403fa0 <__fxstatat@plt+0x2010>
  403f50:	cbz	x22, 403f18 <__fxstatat@plt+0x1f88>
  403f54:	add	x1, x20, x27
  403f58:	mov	x0, x23
  403f5c:	mov	x2, x19
  403f60:	bl	401ce0 <bcmp@plt>
  403f64:	mov	x25, x27
  403f68:	cbnz	w0, 403f1c <__fxstatat@plt+0x1f8c>
  403f6c:	ldr	x25, [x26, #784]
  403f70:	mov	x0, x24
  403f74:	bl	406908 <__fxstatat@plt+0x4978>
  403f78:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  403f7c:	mov	x3, x0
  403f80:	mov	w1, #0x1                   	// #1
  403f84:	mov	x0, x25
  403f88:	add	x2, x2, #0x63d
  403f8c:	bl	401db0 <__fprintf_chk@plt>
  403f90:	ldr	x24, [x28, x22, lsl #3]
  403f94:	add	x22, x22, #0x1
  403f98:	add	x27, x27, x19
  403f9c:	cbnz	x24, 403f50 <__fxstatat@plt+0x1fc0>
  403fa0:	ldr	x0, [x26, #784]
  403fa4:	ldp	x8, x9, [x0, #40]
  403fa8:	cmp	x8, x9
  403fac:	b.cs	403fdc <__fxstatat@plt+0x204c>  // b.hs, b.nlast
  403fb0:	add	x9, x8, #0x1
  403fb4:	mov	w10, #0xa                   	// #10
  403fb8:	str	x9, [x0, #40]
  403fbc:	strb	w10, [x8]
  403fc0:	ldp	x20, x19, [sp, #80]
  403fc4:	ldp	x22, x21, [sp, #64]
  403fc8:	ldp	x24, x23, [sp, #48]
  403fcc:	ldp	x26, x25, [sp, #32]
  403fd0:	ldp	x28, x27, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #96
  403fd8:	ret
  403fdc:	ldp	x20, x19, [sp, #80]
  403fe0:	ldp	x22, x21, [sp, #64]
  403fe4:	ldp	x24, x23, [sp, #48]
  403fe8:	ldp	x26, x25, [sp, #32]
  403fec:	ldp	x28, x27, [sp, #16]
  403ff0:	mov	w1, #0xa                   	// #10
  403ff4:	ldp	x29, x30, [sp], #96
  403ff8:	b	401d70 <__overflow@plt>
  403ffc:	stp	x29, x30, [sp, #-80]!
  404000:	stp	x24, x23, [sp, #32]
  404004:	stp	x22, x21, [sp, #48]
  404008:	mov	x21, x3
  40400c:	mov	x22, x2
  404010:	mov	x24, x1
  404014:	mov	x23, x0
  404018:	mov	x0, x1
  40401c:	mov	x1, x2
  404020:	mov	x2, x3
  404024:	mov	x3, x4
  404028:	str	x25, [sp, #16]
  40402c:	stp	x20, x19, [sp, #64]
  404030:	mov	x29, sp
  404034:	mov	x19, x5
  404038:	mov	x20, x4
  40403c:	bl	403cec <__fxstatat@plt+0x1d5c>
  404040:	tbz	x0, #63, 4040bc <__fxstatat@plt+0x212c>
  404044:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  404048:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  40404c:	add	x8, x8, #0x603
  404050:	add	x9, x9, #0x5e8
  404054:	cmn	x0, #0x1
  404058:	csel	x1, x9, x8, eq  // eq = none
  40405c:	mov	w2, #0x5                   	// #5
  404060:	mov	x0, xzr
  404064:	bl	401ee0 <dcgettext@plt>
  404068:	mov	x25, x0
  40406c:	mov	w1, #0x8                   	// #8
  404070:	mov	w0, wzr
  404074:	mov	x2, x24
  404078:	bl	40640c <__fxstatat@plt+0x447c>
  40407c:	mov	x24, x0
  404080:	mov	w0, #0x1                   	// #1
  404084:	mov	x1, x23
  404088:	bl	4068f8 <__fxstatat@plt+0x4968>
  40408c:	mov	x4, x0
  404090:	mov	w0, wzr
  404094:	mov	w1, wzr
  404098:	mov	x2, x25
  40409c:	mov	x3, x24
  4040a0:	bl	401b00 <error@plt>
  4040a4:	mov	x0, x22
  4040a8:	mov	x1, x21
  4040ac:	mov	x2, x20
  4040b0:	bl	403eac <__fxstatat@plt+0x1f1c>
  4040b4:	blr	x19
  4040b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4040bc:	ldp	x20, x19, [sp, #64]
  4040c0:	ldp	x22, x21, [sp, #48]
  4040c4:	ldp	x24, x23, [sp, #32]
  4040c8:	ldr	x25, [sp, #16]
  4040cc:	ldp	x29, x30, [sp], #80
  4040d0:	ret
  4040d4:	stp	x29, x30, [sp, #-64]!
  4040d8:	stp	x22, x21, [sp, #32]
  4040dc:	stp	x20, x19, [sp, #48]
  4040e0:	ldr	x20, [x1]
  4040e4:	str	x23, [sp, #16]
  4040e8:	mov	x29, sp
  4040ec:	cbz	x20, 40413c <__fxstatat@plt+0x21ac>
  4040f0:	mov	x22, x2
  4040f4:	mov	x23, x1
  4040f8:	mov	x1, x2
  4040fc:	mov	x2, x3
  404100:	mov	x19, x3
  404104:	mov	x21, x0
  404108:	bl	401ce0 <bcmp@plt>
  40410c:	cbz	w0, 40413c <__fxstatat@plt+0x21ac>
  404110:	add	x22, x22, x19
  404114:	add	x23, x23, #0x8
  404118:	ldr	x20, [x23]
  40411c:	cbz	x20, 40413c <__fxstatat@plt+0x21ac>
  404120:	mov	x0, x21
  404124:	mov	x1, x22
  404128:	mov	x2, x19
  40412c:	bl	401ce0 <bcmp@plt>
  404130:	add	x22, x22, x19
  404134:	add	x23, x23, #0x8
  404138:	cbnz	w0, 404118 <__fxstatat@plt+0x2188>
  40413c:	mov	x0, x20
  404140:	ldp	x20, x19, [sp, #48]
  404144:	ldp	x22, x21, [sp, #32]
  404148:	ldr	x23, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #64
  404150:	ret
  404154:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404158:	str	x0, [x8, #848]
  40415c:	ret
  404160:	and	w8, w0, #0x1
  404164:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  404168:	strb	w8, [x9, #840]
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404178:	ldr	x0, [x8, #808]
  40417c:	str	x21, [sp, #16]
  404180:	stp	x20, x19, [sp, #32]
  404184:	mov	x29, sp
  404188:	bl	408a28 <__fxstatat@plt+0x6a98>
  40418c:	cbz	w0, 4041ac <__fxstatat@plt+0x221c>
  404190:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404194:	ldrb	w8, [x8, #840]
  404198:	cbz	w8, 4041cc <__fxstatat@plt+0x223c>
  40419c:	bl	401f40 <__errno_location@plt>
  4041a0:	ldr	w8, [x0]
  4041a4:	cmp	w8, #0x20
  4041a8:	b.ne	4041cc <__fxstatat@plt+0x223c>  // b.any
  4041ac:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4041b0:	ldr	x0, [x8, #784]
  4041b4:	bl	408a28 <__fxstatat@plt+0x6a98>
  4041b8:	cbnz	w0, 404238 <__fxstatat@plt+0x22a8>
  4041bc:	ldp	x20, x19, [sp, #32]
  4041c0:	ldr	x21, [sp, #16]
  4041c4:	ldp	x29, x30, [sp], #48
  4041c8:	ret
  4041cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4041d0:	add	x1, x1, #0x642
  4041d4:	mov	w2, #0x5                   	// #5
  4041d8:	mov	x0, xzr
  4041dc:	bl	401ee0 <dcgettext@plt>
  4041e0:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4041e4:	ldr	x21, [x8, #848]
  4041e8:	mov	x19, x0
  4041ec:	bl	401f40 <__errno_location@plt>
  4041f0:	ldr	w20, [x0]
  4041f4:	cbnz	x21, 404214 <__fxstatat@plt+0x2284>
  4041f8:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  4041fc:	add	x2, x2, #0x63f
  404200:	mov	w0, wzr
  404204:	mov	w1, w20
  404208:	mov	x3, x19
  40420c:	bl	401b00 <error@plt>
  404210:	b	404238 <__fxstatat@plt+0x22a8>
  404214:	mov	x0, x21
  404218:	bl	406620 <__fxstatat@plt+0x4690>
  40421c:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  404220:	mov	x3, x0
  404224:	add	x2, x2, #0x64e
  404228:	mov	w0, wzr
  40422c:	mov	w1, w20
  404230:	mov	x4, x19
  404234:	bl	401b00 <error@plt>
  404238:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  40423c:	ldr	w0, [x8, #680]
  404240:	bl	401ac0 <_exit@plt>
  404244:	stp	x29, x30, [sp, #-16]!
  404248:	mov	x29, sp
  40424c:	bl	4042b8 <__fxstatat@plt+0x2328>
  404250:	cbz	x0, 40425c <__fxstatat@plt+0x22cc>
  404254:	ldp	x29, x30, [sp], #16
  404258:	ret
  40425c:	bl	408054 <__fxstatat@plt+0x60c4>
  404260:	stp	x29, x30, [sp, #-48]!
  404264:	str	x21, [sp, #16]
  404268:	stp	x20, x19, [sp, #32]
  40426c:	mov	x20, x0
  404270:	ldrb	w8, [x20], #-1
  404274:	mov	x29, sp
  404278:	mov	x19, x0
  40427c:	cmp	w8, #0x2f
  404280:	cset	w21, eq  // eq = none
  404284:	bl	404350 <__fxstatat@plt+0x23c0>
  404288:	sub	x8, x0, x19
  40428c:	mov	x0, x8
  404290:	cmp	x8, x21
  404294:	b.ls	4042a8 <__fxstatat@plt+0x2318>  // b.plast
  404298:	ldrb	w8, [x20, x0]
  40429c:	cmp	w8, #0x2f
  4042a0:	sub	x8, x0, #0x1
  4042a4:	b.eq	40428c <__fxstatat@plt+0x22fc>  // b.none
  4042a8:	ldp	x20, x19, [sp, #32]
  4042ac:	ldr	x21, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #48
  4042b4:	ret
  4042b8:	stp	x29, x30, [sp, #-48]!
  4042bc:	stp	x22, x21, [sp, #16]
  4042c0:	stp	x20, x19, [sp, #32]
  4042c4:	mov	x21, x0
  4042c8:	ldrb	w8, [x21], #-1
  4042cc:	mov	x29, sp
  4042d0:	mov	x19, x0
  4042d4:	cmp	w8, #0x2f
  4042d8:	cset	w22, eq  // eq = none
  4042dc:	bl	404350 <__fxstatat@plt+0x23c0>
  4042e0:	sub	x8, x0, x19
  4042e4:	mov	x20, x8
  4042e8:	cmp	x8, x22
  4042ec:	b.ls	404300 <__fxstatat@plt+0x2370>  // b.plast
  4042f0:	ldrb	w8, [x21, x20]
  4042f4:	cmp	w8, #0x2f
  4042f8:	sub	x8, x20, #0x1
  4042fc:	b.eq	4042e4 <__fxstatat@plt+0x2354>  // b.none
  404300:	cmp	x20, #0x0
  404304:	cinc	x8, x20, eq  // eq = none
  404308:	add	x0, x8, #0x1
  40430c:	bl	401c00 <malloc@plt>
  404310:	mov	x21, x0
  404314:	cbz	x0, 40433c <__fxstatat@plt+0x23ac>
  404318:	mov	x0, x21
  40431c:	mov	x1, x19
  404320:	mov	x2, x20
  404324:	bl	401aa0 <memcpy@plt>
  404328:	cbnz	x20, 404338 <__fxstatat@plt+0x23a8>
  40432c:	mov	w8, #0x2e                  	// #46
  404330:	mov	w20, #0x1                   	// #1
  404334:	strb	w8, [x21]
  404338:	strb	wzr, [x21, x20]
  40433c:	mov	x0, x21
  404340:	ldp	x20, x19, [sp, #32]
  404344:	ldp	x22, x21, [sp, #16]
  404348:	ldp	x29, x30, [sp], #48
  40434c:	ret
  404350:	sub	x0, x0, #0x1
  404354:	ldrb	w10, [x0, #1]!
  404358:	cmp	w10, #0x2f
  40435c:	b.eq	404354 <__fxstatat@plt+0x23c4>  // b.none
  404360:	mov	w8, wzr
  404364:	mov	x9, x0
  404368:	and	w10, w10, #0xff
  40436c:	cmp	w10, #0x2f
  404370:	b.ne	404388 <__fxstatat@plt+0x23f8>  // b.any
  404374:	ldrb	w10, [x9, #1]!
  404378:	mov	w8, #0x1                   	// #1
  40437c:	and	w10, w10, #0xff
  404380:	cmp	w10, #0x2f
  404384:	b.eq	404374 <__fxstatat@plt+0x23e4>  // b.none
  404388:	cbz	w10, 4043ac <__fxstatat@plt+0x241c>
  40438c:	tst	w8, #0x1
  404390:	csel	x0, x9, x0, ne  // ne = any
  404394:	ldrb	w10, [x9, #1]!
  404398:	mov	w8, wzr
  40439c:	and	w10, w10, #0xff
  4043a0:	cmp	w10, #0x2f
  4043a4:	b.ne	404388 <__fxstatat@plt+0x23f8>  // b.any
  4043a8:	b	404374 <__fxstatat@plt+0x23e4>
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-32]!
  4043b4:	str	x19, [sp, #16]
  4043b8:	mov	x29, sp
  4043bc:	mov	x19, x0
  4043c0:	bl	401ad0 <strlen@plt>
  4043c4:	mov	x8, x0
  4043c8:	sub	x9, x19, #0x1
  4043cc:	mov	x0, x8
  4043d0:	cmp	x8, #0x2
  4043d4:	b.cc	4043e8 <__fxstatat@plt+0x2458>  // b.lo, b.ul, b.last
  4043d8:	ldrb	w8, [x9, x0]
  4043dc:	cmp	w8, #0x2f
  4043e0:	sub	x8, x0, #0x1
  4043e4:	b.eq	4043cc <__fxstatat@plt+0x243c>  // b.none
  4043e8:	ldr	x19, [sp, #16]
  4043ec:	ldp	x29, x30, [sp], #32
  4043f0:	ret
  4043f4:	sub	sp, sp, #0xe0
  4043f8:	stp	x29, x30, [sp, #208]
  4043fc:	add	x29, sp, #0xd0
  404400:	stp	x2, x3, [x29, #-80]
  404404:	stp	x4, x5, [x29, #-64]
  404408:	stp	x6, x7, [x29, #-48]
  40440c:	stp	q1, q2, [sp, #16]
  404410:	stp	q3, q4, [sp, #48]
  404414:	str	q0, [sp]
  404418:	stp	q5, q6, [sp, #80]
  40441c:	str	q7, [sp, #112]
  404420:	tbnz	w1, #6, 40442c <__fxstatat@plt+0x249c>
  404424:	mov	w2, wzr
  404428:	b	404484 <__fxstatat@plt+0x24f4>
  40442c:	mov	x9, #0xffffffffffffffd0    	// #-48
  404430:	mov	x11, sp
  404434:	sub	x12, x29, #0x50
  404438:	movk	x9, #0xff80, lsl #32
  40443c:	add	x10, x29, #0x10
  404440:	mov	x8, #0xffffffffffffffd0    	// #-48
  404444:	add	x11, x11, #0x80
  404448:	add	x12, x12, #0x30
  40444c:	stp	x11, x9, [x29, #-16]
  404450:	stp	x10, x12, [x29, #-32]
  404454:	tbz	w8, #31, 404474 <__fxstatat@plt+0x24e4>
  404458:	add	w9, w8, #0x8
  40445c:	cmn	w8, #0x8
  404460:	stur	w9, [x29, #-8]
  404464:	b.gt	404474 <__fxstatat@plt+0x24e4>
  404468:	ldur	x9, [x29, #-24]
  40446c:	add	x8, x9, x8
  404470:	b	404480 <__fxstatat@plt+0x24f0>
  404474:	ldur	x8, [x29, #-32]
  404478:	add	x9, x8, #0x8
  40447c:	stur	x9, [x29, #-32]
  404480:	ldr	w2, [x8]
  404484:	bl	401c20 <open@plt>
  404488:	bl	407570 <__fxstatat@plt+0x55e0>
  40448c:	ldp	x29, x30, [sp, #208]
  404490:	add	sp, sp, #0xe0
  404494:	ret
  404498:	sub	sp, sp, #0xe0
  40449c:	tst	w2, #0x20
  4044a0:	mov	w8, #0x3e8                 	// #1000
  4044a4:	mov	w9, #0x400                 	// #1024
  4044a8:	stp	x29, x30, [sp, #128]
  4044ac:	stp	x28, x27, [sp, #144]
  4044b0:	stp	x26, x25, [sp, #160]
  4044b4:	stp	x24, x23, [sp, #176]
  4044b8:	stp	x22, x21, [sp, #192]
  4044bc:	stp	x20, x19, [sp, #208]
  4044c0:	add	x29, sp, #0x80
  4044c4:	mov	x21, x4
  4044c8:	mov	x27, x3
  4044cc:	mov	x19, x1
  4044d0:	mov	x26, x0
  4044d4:	and	w28, w2, #0x3
  4044d8:	str	w2, [sp, #20]
  4044dc:	csel	w22, w9, w8, ne  // ne = any
  4044e0:	bl	401b70 <localeconv@plt>
  4044e4:	ldr	x25, [x0]
  4044e8:	mov	x23, x0
  4044ec:	mov	x0, x25
  4044f0:	bl	401ad0 <strlen@plt>
  4044f4:	ldp	x23, x20, [x23, #8]
  4044f8:	sub	x8, x0, #0x1
  4044fc:	cmp	x8, #0x10
  404500:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  404504:	csinc	x24, x0, xzr, cc  // cc = lo, ul, last
  404508:	add	x8, x8, #0x490
  40450c:	mov	x0, x23
  404510:	csel	x25, x25, x8, cc  // cc = lo, ul, last
  404514:	bl	401ad0 <strlen@plt>
  404518:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  40451c:	mov	x11, x21
  404520:	add	x8, x8, #0x9f
  404524:	cmp	x0, #0x11
  404528:	csel	x21, x23, x8, cc  // cc = lo, ul, last
  40452c:	cmp	x11, x27
  404530:	str	x19, [sp, #24]
  404534:	add	x19, x19, #0x287
  404538:	stp	x21, x11, [sp]
  40453c:	b.ls	4045a0 <__fxstatat@plt+0x2610>  // b.plast
  404540:	cbz	x27, 4045b8 <__fxstatat@plt+0x2628>
  404544:	udiv	x9, x11, x27
  404548:	msub	x8, x9, x27, x11
  40454c:	cbnz	x8, 4045b8 <__fxstatat@plt+0x2628>
  404550:	udiv	x27, x26, x9
  404554:	msub	x8, x27, x9, x26
  404558:	add	x8, x8, x8, lsl #2
  40455c:	lsl	x11, x8, #1
  404560:	udiv	x8, x11, x9
  404564:	msub	x11, x8, x9, x11
  404568:	lsl	x11, x11, #1
  40456c:	cmp	x11, #0x0
  404570:	mov	w10, #0x2                   	// #2
  404574:	cset	w12, ne  // ne = any
  404578:	cmp	x9, x11
  40457c:	cinc	w10, w10, cc  // cc = lo, ul, last
  404580:	cmp	x11, x9
  404584:	csel	w9, w12, w10, cc  // cc = lo, ul, last
  404588:	ldr	w23, [sp, #20]
  40458c:	tbz	w23, #4, 404838 <__fxstatat@plt+0x28a8>
  404590:	cmp	x27, x22
  404594:	b.cs	40488c <__fxstatat@plt+0x28fc>  // b.hs, b.nlast
  404598:	mov	w21, wzr
  40459c:	b	404984 <__fxstatat@plt+0x29f4>
  4045a0:	udiv	x10, x27, x11
  4045a4:	msub	x8, x10, x11, x27
  4045a8:	cbnz	x8, 4045b8 <__fxstatat@plt+0x2628>
  4045ac:	umulh	x8, x10, x26
  4045b0:	cmp	xzr, x8
  4045b4:	b.eq	404824 <__fxstatat@plt+0x2894>  // b.none
  4045b8:	mov	x0, x11
  4045bc:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4045c0:	mov	x0, x26
  4045c4:	str	q0, [sp, #48]
  4045c8:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4045cc:	mov	x0, x27
  4045d0:	str	q0, [sp, #64]
  4045d4:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4045d8:	ldr	q1, [sp, #48]
  4045dc:	bl	408c00 <__fxstatat@plt+0x6c70>
  4045e0:	ldr	q1, [sp, #64]
  4045e4:	bl	409768 <__fxstatat@plt+0x77d8>
  4045e8:	ldr	w23, [sp, #20]
  4045ec:	tbnz	w23, #4, 404654 <__fxstatat@plt+0x26c4>
  4045f0:	cmp	w28, #0x1
  4045f4:	b.eq	4047e4 <__fxstatat@plt+0x2854>  // b.none
  4045f8:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  4045fc:	ldr	q1, [x8, #1648]
  404600:	str	q0, [sp, #32]
  404604:	bl	409628 <__fxstatat@plt+0x7698>
  404608:	ldr	x25, [sp, #24]
  40460c:	cmp	w0, #0x0
  404610:	mov	x27, x19
  404614:	b.ge	4047f0 <__fxstatat@plt+0x2860>  // b.tcont
  404618:	ldr	q0, [sp, #32]
  40461c:	bl	409fb8 <__fxstatat@plt+0x8028>
  404620:	cmp	w28, #0x0
  404624:	mov	x24, x0
  404628:	cset	w19, eq  // eq = none
  40462c:	bl	40a0d8 <__fxstatat@plt+0x8148>
  404630:	mov	v1.16b, v0.16b
  404634:	ldr	q0, [sp, #32]
  404638:	bl	409520 <__fxstatat@plt+0x7590>
  40463c:	cmp	w0, #0x0
  404640:	cset	w8, ne  // ne = any
  404644:	and	w8, w19, w8
  404648:	add	x0, x8, x24
  40464c:	bl	40a0d8 <__fxstatat@plt+0x8148>
  404650:	b	4047f4 <__fxstatat@plt+0x2864>
  404654:	mov	w0, w22
  404658:	str	q0, [sp, #32]
  40465c:	mov	x27, x19
  404660:	bl	409f50 <__fxstatat@plt+0x7fc0>
  404664:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  404668:	str	q0, [sp, #48]
  40466c:	ldr	q0, [x8, #1632]
  404670:	mov	w21, wzr
  404674:	str	q0, [sp, #64]
  404678:	ldp	q1, q0, [sp, #48]
  40467c:	mov	w19, w21
  404680:	bl	409768 <__fxstatat@plt+0x77d8>
  404684:	ldr	q1, [sp, #48]
  404688:	add	w21, w21, #0x1
  40468c:	str	q0, [sp, #64]
  404690:	bl	409768 <__fxstatat@plt+0x77d8>
  404694:	cmp	w19, #0x6
  404698:	b.hi	4046ac <__fxstatat@plt+0x271c>  // b.pmore
  40469c:	ldr	q1, [sp, #32]
  4046a0:	bl	409628 <__fxstatat@plt+0x7698>
  4046a4:	cmp	w0, #0x0
  4046a8:	b.le	404678 <__fxstatat@plt+0x26e8>
  4046ac:	ldr	q0, [sp, #32]
  4046b0:	ldr	q1, [sp, #64]
  4046b4:	bl	408c00 <__fxstatat@plt+0x6c70>
  4046b8:	ldr	x25, [sp, #24]
  4046bc:	cmp	w28, #0x1
  4046c0:	adrp	x26, 40b000 <__fxstatat@plt+0x9070>
  4046c4:	str	q0, [sp, #64]
  4046c8:	b.eq	404720 <__fxstatat@plt+0x2790>  // b.none
  4046cc:	ldr	q1, [x26, #1648]
  4046d0:	bl	409628 <__fxstatat@plt+0x7698>
  4046d4:	ldr	q1, [sp, #64]
  4046d8:	cmp	w0, #0x0
  4046dc:	mov	v0.16b, v1.16b
  4046e0:	b.ge	404720 <__fxstatat@plt+0x2790>  // b.tcont
  4046e4:	mov	v0.16b, v1.16b
  4046e8:	bl	409fb8 <__fxstatat@plt+0x8028>
  4046ec:	cmp	w28, #0x0
  4046f0:	mov	x25, x0
  4046f4:	cset	w19, eq  // eq = none
  4046f8:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4046fc:	mov	v1.16b, v0.16b
  404700:	ldr	q0, [sp, #64]
  404704:	bl	409520 <__fxstatat@plt+0x7590>
  404708:	cmp	w0, #0x0
  40470c:	cset	w8, ne  // ne = any
  404710:	and	w8, w19, w8
  404714:	add	x0, x8, x25
  404718:	ldr	x25, [sp, #24]
  40471c:	bl	40a0d8 <__fxstatat@plt+0x8148>
  404720:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  404724:	add	x3, x3, #0x696
  404728:	mov	w1, #0x1                   	// #1
  40472c:	mov	x2, #0xffffffffffffffff    	// #-1
  404730:	mov	x0, x25
  404734:	bl	401ae0 <__sprintf_chk@plt>
  404738:	mov	x0, x25
  40473c:	bl	401ad0 <strlen@plt>
  404740:	ldr	q0, [sp, #64]
  404744:	tst	w23, #0x20
  404748:	mov	w8, #0x2                   	// #2
  40474c:	cinc	x8, x8, eq  // eq = none
  404750:	add	x8, x8, x24
  404754:	cmp	x8, x0
  404758:	b.cc	404778 <__fxstatat@plt+0x27e8>  // b.lo, b.ul, b.last
  40475c:	mov	x2, x0
  404760:	add	x19, x24, #0x1
  404764:	tbz	w23, #3, 404870 <__fxstatat@plt+0x28e0>
  404768:	add	x8, x2, x25
  40476c:	ldurb	w8, [x8, #-1]
  404770:	cmp	w8, #0x30
  404774:	b.ne	404870 <__fxstatat@plt+0x28e0>  // b.any
  404778:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  40477c:	ldr	q1, [x8, #1664]
  404780:	str	q1, [sp, #64]
  404784:	bl	409768 <__fxstatat@plt+0x77d8>
  404788:	cmp	w28, #0x1
  40478c:	b.eq	4047dc <__fxstatat@plt+0x284c>  // b.none
  404790:	ldr	q1, [x26, #1648]
  404794:	str	q0, [sp, #48]
  404798:	bl	409628 <__fxstatat@plt+0x7698>
  40479c:	cmp	w0, #0x0
  4047a0:	b.ge	404840 <__fxstatat@plt+0x28b0>  // b.tcont
  4047a4:	ldr	q0, [sp, #48]
  4047a8:	bl	409fb8 <__fxstatat@plt+0x8028>
  4047ac:	cmp	w28, #0x0
  4047b0:	mov	x24, x0
  4047b4:	cset	w19, eq  // eq = none
  4047b8:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4047bc:	mov	v1.16b, v0.16b
  4047c0:	ldr	q0, [sp, #48]
  4047c4:	bl	409520 <__fxstatat@plt+0x7590>
  4047c8:	cmp	w0, #0x0
  4047cc:	cset	w8, ne  // ne = any
  4047d0:	and	w8, w19, w8
  4047d4:	add	x0, x8, x24
  4047d8:	bl	40a0d8 <__fxstatat@plt+0x8148>
  4047dc:	ldr	q1, [sp, #64]
  4047e0:	b	404844 <__fxstatat@plt+0x28b4>
  4047e4:	ldr	x25, [sp, #24]
  4047e8:	mov	x27, x19
  4047ec:	b	4047f4 <__fxstatat@plt+0x2864>
  4047f0:	ldr	q0, [sp, #32]
  4047f4:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  4047f8:	add	x3, x3, #0x690
  4047fc:	mov	w1, #0x1                   	// #1
  404800:	mov	x2, #0xffffffffffffffff    	// #-1
  404804:	mov	x0, x25
  404808:	bl	401ae0 <__sprintf_chk@plt>
  40480c:	mov	x0, x25
  404810:	bl	401ad0 <strlen@plt>
  404814:	mov	x2, x0
  404818:	mov	x19, xzr
  40481c:	mov	w21, #0xffffffff            	// #-1
  404820:	b	404870 <__fxstatat@plt+0x28e0>
  404824:	mov	w9, wzr
  404828:	mov	w8, wzr
  40482c:	mul	x27, x10, x26
  404830:	ldr	w23, [sp, #20]
  404834:	tbnz	w23, #4, 404590 <__fxstatat@plt+0x2600>
  404838:	mov	w21, #0xffffffff            	// #-1
  40483c:	b	404984 <__fxstatat@plt+0x29f4>
  404840:	ldp	q0, q1, [sp, #48]
  404844:	bl	408c00 <__fxstatat@plt+0x6c70>
  404848:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  40484c:	add	x3, x3, #0x690
  404850:	mov	w1, #0x1                   	// #1
  404854:	mov	x2, #0xffffffffffffffff    	// #-1
  404858:	mov	x0, x25
  40485c:	bl	401ae0 <__sprintf_chk@plt>
  404860:	mov	x0, x25
  404864:	bl	401ad0 <strlen@plt>
  404868:	mov	x2, x0
  40486c:	mov	x19, xzr
  404870:	sub	x24, x27, x2
  404874:	mov	x0, x24
  404878:	mov	x1, x25
  40487c:	bl	401ab0 <memmove@plt>
  404880:	sub	x26, x27, x19
  404884:	mov	x19, x27
  404888:	b	404a2c <__fxstatat@plt+0x2a9c>
  40488c:	mov	w12, wzr
  404890:	mov	w10, #0xa                   	// #10
  404894:	mov	w11, #0x2                   	// #2
  404898:	mov	x13, x27
  40489c:	udiv	x27, x27, x22
  4048a0:	msub	w13, w27, w22, w13
  4048a4:	madd	w13, w13, w10, w8
  4048a8:	udiv	w8, w13, w22
  4048ac:	msub	w13, w8, w22, w13
  4048b0:	lsl	w13, w13, #1
  4048b4:	add	w13, w13, w9, lsr #1
  4048b8:	cmp	w13, w22
  4048bc:	b.cs	4048cc <__fxstatat@plt+0x293c>  // b.hs, b.nlast
  4048c0:	cmn	w13, w9
  4048c4:	cset	w9, ne  // ne = any
  4048c8:	b	4048d8 <__fxstatat@plt+0x2948>
  4048cc:	add	w9, w13, w9
  4048d0:	cmp	w22, w9
  4048d4:	cinc	w9, w11, cc  // cc = lo, ul, last
  4048d8:	cmp	w12, #0x6
  4048dc:	add	w21, w12, #0x1
  4048e0:	b.hi	4048f0 <__fxstatat@plt+0x2960>  // b.pmore
  4048e4:	cmp	x27, x22
  4048e8:	mov	w12, w21
  4048ec:	b.cs	404898 <__fxstatat@plt+0x2908>  // b.hs, b.nlast
  4048f0:	cmp	x27, #0x9
  4048f4:	b.hi	404984 <__fxstatat@plt+0x29f4>  // b.pmore
  4048f8:	cmp	w28, #0x1
  4048fc:	b.ne	404914 <__fxstatat@plt+0x2984>  // b.any
  404900:	and	w10, w8, #0x1
  404904:	add	w10, w9, w10
  404908:	cmp	w10, #0x2
  40490c:	b.hi	40491c <__fxstatat@plt+0x298c>  // b.pmore
  404910:	b	404944 <__fxstatat@plt+0x29b4>
  404914:	cbnz	w28, 404944 <__fxstatat@plt+0x29b4>
  404918:	cbz	w9, 404944 <__fxstatat@plt+0x29b4>
  40491c:	add	w8, w8, #0x1
  404920:	cmp	w8, #0xa
  404924:	b.ne	404940 <__fxstatat@plt+0x29b0>  // b.any
  404928:	cmp	x27, #0x8
  40492c:	mov	w8, wzr
  404930:	b.hi	40497c <__fxstatat@plt+0x29ec>  // b.pmore
  404934:	add	x27, x27, #0x1
  404938:	mov	w9, w8
  40493c:	b	404944 <__fxstatat@plt+0x29b4>
  404940:	mov	w9, wzr
  404944:	tbz	w23, #3, 40494c <__fxstatat@plt+0x29bc>
  404948:	cbz	w8, 404984 <__fxstatat@plt+0x29f4>
  40494c:	ldr	x10, [sp, #24]
  404950:	add	w8, w8, #0x30
  404954:	mov	x1, x25
  404958:	mov	x2, x24
  40495c:	add	x9, x10, #0x286
  404960:	sub	x26, x9, x24
  404964:	mov	x0, x26
  404968:	strb	w8, [x10, #646]
  40496c:	bl	401aa0 <memcpy@plt>
  404970:	mov	w9, wzr
  404974:	mov	w8, wzr
  404978:	b	404988 <__fxstatat@plt+0x29f8>
  40497c:	mov	w27, #0xa                   	// #10
  404980:	mov	w9, w8
  404984:	mov	x26, x19
  404988:	cbz	w28, 4049ac <__fxstatat@plt+0x2a1c>
  40498c:	cmp	w28, #0x1
  404990:	b.ne	4049f8 <__fxstatat@plt+0x2a68>  // b.any
  404994:	and	x10, x27, #0x1
  404998:	cmn	x10, w9, uxtw
  40499c:	cinc	w8, w8, ne  // ne = any
  4049a0:	cmp	w8, #0x5
  4049a4:	b.gt	4049b8 <__fxstatat@plt+0x2a28>
  4049a8:	b	4049f8 <__fxstatat@plt+0x2a68>
  4049ac:	add	w8, w8, w9
  4049b0:	cmp	w8, #0x1
  4049b4:	b.lt	4049f8 <__fxstatat@plt+0x2a68>  // b.tstop
  4049b8:	cmp	w21, #0x7
  4049bc:	add	x27, x27, #0x1
  4049c0:	b.gt	4049f8 <__fxstatat@plt+0x2a68>
  4049c4:	tbz	w23, #4, 4049f8 <__fxstatat@plt+0x2a68>
  4049c8:	cmp	x27, x22
  4049cc:	b.ne	4049f8 <__fxstatat@plt+0x2a68>  // b.any
  4049d0:	add	w21, w21, #0x1
  4049d4:	tbnz	w23, #3, 4049f4 <__fxstatat@plt+0x2a64>
  4049d8:	mov	w8, #0x30                  	// #48
  4049dc:	strb	w8, [x26, #-1]!
  4049e0:	sub	x26, x26, x24
  4049e4:	mov	x0, x26
  4049e8:	mov	x1, x25
  4049ec:	mov	x2, x24
  4049f0:	bl	401aa0 <memcpy@plt>
  4049f4:	mov	w27, #0x1                   	// #1
  4049f8:	ldr	x25, [sp, #24]
  4049fc:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404a00:	movk	x8, #0xcccd
  404a04:	mov	w9, #0xa                   	// #10
  404a08:	mov	x24, x26
  404a0c:	umulh	x10, x27, x8
  404a10:	lsr	x10, x10, #3
  404a14:	msub	w11, w10, w9, w27
  404a18:	orr	w11, w11, #0x30
  404a1c:	cmp	x27, #0x9
  404a20:	strb	w11, [x24, #-1]!
  404a24:	mov	x27, x10
  404a28:	b.hi	404a0c <__fxstatat@plt+0x2a7c>  // b.pmore
  404a2c:	tbnz	w23, #2, 404a3c <__fxstatat@plt+0x2aac>
  404a30:	ldr	x9, [sp, #8]
  404a34:	tbnz	w23, #7, 404b28 <__fxstatat@plt+0x2b98>
  404a38:	b	404bbc <__fxstatat@plt+0x2c2c>
  404a3c:	ldr	x0, [sp]
  404a40:	str	x22, [sp, #48]
  404a44:	str	x19, [sp, #64]
  404a48:	sub	x28, x26, x24
  404a4c:	bl	401ad0 <strlen@plt>
  404a50:	mov	x25, x0
  404a54:	sub	x0, x29, #0x2c
  404a58:	mov	w3, #0x29                  	// #41
  404a5c:	mov	x1, x24
  404a60:	mov	x2, x28
  404a64:	sub	x19, x29, #0x2c
  404a68:	bl	401b90 <__memcpy_chk@plt>
  404a6c:	ldrb	w8, [x20]
  404a70:	cmp	x8, #0x0
  404a74:	cset	w23, eq  // eq = none
  404a78:	cmp	w8, #0xff
  404a7c:	csel	x9, x28, x8, eq  // eq = none
  404a80:	cmp	w8, #0x0
  404a84:	csinv	x8, x9, xzr, ne  // ne = any
  404a88:	cmp	x8, x28
  404a8c:	csel	x27, x28, x8, hi  // hi = pmore
  404a90:	sub	x24, x26, x27
  404a94:	sub	x26, x28, x27
  404a98:	add	x1, x19, x26
  404a9c:	mov	x0, x24
  404aa0:	mov	x2, x27
  404aa4:	bl	401aa0 <memcpy@plt>
  404aa8:	cbz	x26, 404b10 <__fxstatat@plt+0x2b80>
  404aac:	ldr	x22, [sp]
  404ab0:	neg	x28, x25
  404ab4:	add	x24, x24, x28
  404ab8:	tst	w23, #0x1
  404abc:	mov	x0, x24
  404ac0:	mov	x1, x22
  404ac4:	mov	x2, x25
  404ac8:	cinc	x20, x20, eq  // eq = none
  404acc:	bl	401aa0 <memcpy@plt>
  404ad0:	ldrb	w8, [x20]
  404ad4:	cmp	x8, #0x0
  404ad8:	cset	w23, eq  // eq = none
  404adc:	cmp	w8, #0xff
  404ae0:	csel	x9, x26, x8, eq  // eq = none
  404ae4:	cmp	w8, #0x0
  404ae8:	csel	x8, x27, x9, eq  // eq = none
  404aec:	cmp	x26, x8
  404af0:	csel	x27, x26, x8, cc  // cc = lo, ul, last
  404af4:	sub	x24, x24, x27
  404af8:	sub	x26, x26, x27
  404afc:	add	x1, x19, x26
  404b00:	mov	x0, x24
  404b04:	mov	x2, x27
  404b08:	bl	401aa0 <memcpy@plt>
  404b0c:	cbnz	x26, 404ab4 <__fxstatat@plt+0x2b24>
  404b10:	ldr	w23, [sp, #20]
  404b14:	ldr	x19, [sp, #64]
  404b18:	ldr	x25, [sp, #24]
  404b1c:	ldr	x9, [sp, #8]
  404b20:	ldr	x22, [sp, #48]
  404b24:	tbz	w23, #7, 404bbc <__fxstatat@plt+0x2c2c>
  404b28:	tbz	w21, #31, 404b5c <__fxstatat@plt+0x2bcc>
  404b2c:	cmp	x9, #0x2
  404b30:	b.cc	404b58 <__fxstatat@plt+0x2bc8>  // b.lo, b.ul, b.last
  404b34:	mov	w21, wzr
  404b38:	mov	w8, #0x1                   	// #1
  404b3c:	cmp	w21, #0x7
  404b40:	b.eq	404be4 <__fxstatat@plt+0x2c54>  // b.none
  404b44:	mul	x8, x8, x22
  404b48:	cmp	x8, x9
  404b4c:	add	w21, w21, #0x1
  404b50:	b.cc	404b3c <__fxstatat@plt+0x2bac>  // b.lo, b.ul, b.last
  404b54:	b	404b5c <__fxstatat@plt+0x2bcc>
  404b58:	mov	w21, wzr
  404b5c:	and	w8, w23, #0x100
  404b60:	tbz	w23, #6, 404b78 <__fxstatat@plt+0x2be8>
  404b64:	orr	w9, w21, w8
  404b68:	cbz	w9, 404b78 <__fxstatat@plt+0x2be8>
  404b6c:	add	x19, x25, #0x288
  404b70:	mov	w9, #0x20                  	// #32
  404b74:	strb	w9, [x25, #647]
  404b78:	cbz	w21, 404ba0 <__fxstatat@plt+0x2c10>
  404b7c:	tbnz	w23, #5, 404b90 <__fxstatat@plt+0x2c00>
  404b80:	cmp	w21, #0x1
  404b84:	b.ne	404b90 <__fxstatat@plt+0x2c00>  // b.any
  404b88:	mov	w9, #0x6b                  	// #107
  404b8c:	b	404b9c <__fxstatat@plt+0x2c0c>
  404b90:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  404b94:	add	x9, x9, #0x6e8
  404b98:	ldrb	w9, [x9, w21, sxtw]
  404b9c:	strb	w9, [x19], #1
  404ba0:	cbz	w8, 404bbc <__fxstatat@plt+0x2c2c>
  404ba4:	tbz	w23, #5, 404bb4 <__fxstatat@plt+0x2c24>
  404ba8:	cbz	w21, 404bb4 <__fxstatat@plt+0x2c24>
  404bac:	mov	w8, #0x69                  	// #105
  404bb0:	strb	w8, [x19], #1
  404bb4:	mov	w8, #0x42                  	// #66
  404bb8:	strb	w8, [x19], #1
  404bbc:	strb	wzr, [x19]
  404bc0:	mov	x0, x24
  404bc4:	ldp	x20, x19, [sp, #208]
  404bc8:	ldp	x22, x21, [sp, #192]
  404bcc:	ldp	x24, x23, [sp, #176]
  404bd0:	ldp	x26, x25, [sp, #160]
  404bd4:	ldp	x28, x27, [sp, #144]
  404bd8:	ldp	x29, x30, [sp, #128]
  404bdc:	add	sp, sp, #0xe0
  404be0:	ret
  404be4:	mov	w21, #0x8                   	// #8
  404be8:	and	w8, w23, #0x100
  404bec:	tbnz	w23, #6, 404b64 <__fxstatat@plt+0x2bd4>
  404bf0:	b	404b78 <__fxstatat@plt+0x2be8>
  404bf4:	stp	x29, x30, [sp, #-64]!
  404bf8:	stp	x20, x19, [sp, #48]
  404bfc:	mov	x19, x2
  404c00:	mov	x20, x1
  404c04:	str	x23, [sp, #16]
  404c08:	stp	x22, x21, [sp, #32]
  404c0c:	mov	x29, sp
  404c10:	cbnz	x0, 404c34 <__fxstatat@plt+0x2ca4>
  404c14:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  404c18:	add	x0, x0, #0x69c
  404c1c:	bl	401f50 <getenv@plt>
  404c20:	cbnz	x0, 404c34 <__fxstatat@plt+0x2ca4>
  404c24:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  404c28:	add	x0, x0, #0x6a7
  404c2c:	bl	401f50 <getenv@plt>
  404c30:	cbz	x0, 404d2c <__fxstatat@plt+0x2d9c>
  404c34:	mov	x8, x0
  404c38:	ldrb	w9, [x8], #1
  404c3c:	adrp	x22, 40b000 <__fxstatat@plt+0x9070>
  404c40:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  404c44:	add	x22, x22, #0x710
  404c48:	cmp	w9, #0x27
  404c4c:	csel	x21, x8, x0, eq  // eq = none
  404c50:	cset	w9, eq  // eq = none
  404c54:	add	x1, x1, #0x6f8
  404c58:	mov	w3, #0x4                   	// #4
  404c5c:	mov	x0, x21
  404c60:	mov	x2, x22
  404c64:	lsl	w23, w9, #2
  404c68:	bl	403cec <__fxstatat@plt+0x1d5c>
  404c6c:	tbnz	w0, #31, 404ccc <__fxstatat@plt+0x2d3c>
  404c70:	sbfiz	x8, x0, #2, #32
  404c74:	ldr	w8, [x22, x8]
  404c78:	mov	w9, #0x1                   	// #1
  404c7c:	str	x9, [x19]
  404c80:	orr	w23, w8, w23
  404c84:	mov	w0, wzr
  404c88:	str	w23, [x20]
  404c8c:	ldr	x8, [x19]
  404c90:	cbnz	x8, 404cb8 <__fxstatat@plt+0x2d28>
  404c94:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  404c98:	add	x0, x0, #0x6d5
  404c9c:	bl	401f50 <getenv@plt>
  404ca0:	cmp	x0, #0x0
  404ca4:	mov	w8, #0x200                 	// #512
  404ca8:	mov	w9, #0x400                 	// #1024
  404cac:	csel	x8, x9, x8, eq  // eq = none
  404cb0:	mov	w0, #0x4                   	// #4
  404cb4:	str	x8, [x19]
  404cb8:	ldp	x20, x19, [sp, #48]
  404cbc:	ldp	x22, x21, [sp, #32]
  404cc0:	ldr	x23, [sp, #16]
  404cc4:	ldp	x29, x30, [sp], #64
  404cc8:	ret
  404ccc:	adrp	x4, 40b000 <__fxstatat@plt+0x9070>
  404cd0:	add	x4, x4, #0x6b1
  404cd4:	add	x1, x29, #0x18
  404cd8:	mov	x0, x21
  404cdc:	mov	w2, wzr
  404ce0:	mov	x3, x19
  404ce4:	bl	4081a8 <__fxstatat@plt+0x6218>
  404ce8:	cbz	w0, 404cfc <__fxstatat@plt+0x2d6c>
  404cec:	str	wzr, [x20]
  404cf0:	ldr	x8, [x19]
  404cf4:	cbnz	x8, 404cb8 <__fxstatat@plt+0x2d28>
  404cf8:	b	404c94 <__fxstatat@plt+0x2d04>
  404cfc:	ldrb	w8, [x21]
  404d00:	sub	w8, w8, #0x30
  404d04:	cmp	w8, #0xa
  404d08:	b.cc	404c84 <__fxstatat@plt+0x2cf4>  // b.lo, b.ul, b.last
  404d0c:	ldr	x8, [x29, #24]
  404d10:	cmp	x8, x21
  404d14:	b.eq	404d64 <__fxstatat@plt+0x2dd4>  // b.none
  404d18:	ldrb	w9, [x21, #1]!
  404d1c:	sub	w9, w9, #0x30
  404d20:	cmp	w9, #0xa
  404d24:	b.cs	404d10 <__fxstatat@plt+0x2d80>  // b.hs, b.nlast
  404d28:	b	404c84 <__fxstatat@plt+0x2cf4>
  404d2c:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  404d30:	add	x0, x0, #0x6d5
  404d34:	bl	401f50 <getenv@plt>
  404d38:	cmp	x0, #0x0
  404d3c:	mov	w8, #0x200                 	// #512
  404d40:	mov	w9, #0x400                 	// #1024
  404d44:	csel	x8, x9, x8, eq  // eq = none
  404d48:	mov	w23, wzr
  404d4c:	str	x8, [x19]
  404d50:	mov	w0, wzr
  404d54:	str	w23, [x20]
  404d58:	ldr	x8, [x19]
  404d5c:	cbnz	x8, 404cb8 <__fxstatat@plt+0x2d28>
  404d60:	b	404c94 <__fxstatat@plt+0x2d04>
  404d64:	ldurb	w9, [x8, #-1]
  404d68:	orr	w10, w23, #0x80
  404d6c:	orr	w23, w23, #0x180
  404d70:	cmp	w9, #0x42
  404d74:	csel	w9, w23, w10, eq  // eq = none
  404d78:	b.ne	404d88 <__fxstatat@plt+0x2df8>  // b.any
  404d7c:	ldurb	w8, [x8, #-2]
  404d80:	cmp	w8, #0x69
  404d84:	b.ne	404c84 <__fxstatat@plt+0x2cf4>  // b.any
  404d88:	orr	w23, w9, #0x20
  404d8c:	mov	w0, wzr
  404d90:	str	w23, [x20]
  404d94:	ldr	x8, [x19]
  404d98:	cbnz	x8, 404cb8 <__fxstatat@plt+0x2d28>
  404d9c:	b	404c94 <__fxstatat@plt+0x2d04>
  404da0:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404da4:	movk	x8, #0xcccd
  404da8:	strb	wzr, [x1, #20]!
  404dac:	mov	w9, #0xa                   	// #10
  404db0:	umulh	x10, x0, x8
  404db4:	lsr	x10, x10, #3
  404db8:	msub	w11, w10, w9, w0
  404dbc:	orr	w11, w11, #0x30
  404dc0:	cmp	x0, #0x9
  404dc4:	strb	w11, [x1, #-1]!
  404dc8:	mov	x0, x10
  404dcc:	b.hi	404db0 <__fxstatat@plt+0x2e20>  // b.pmore
  404dd0:	mov	x0, x1
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-32]!
  404ddc:	stp	x20, x19, [sp, #16]
  404de0:	mov	x29, sp
  404de4:	cbz	x0, 404e64 <__fxstatat@plt+0x2ed4>
  404de8:	mov	w1, #0x2f                  	// #47
  404dec:	mov	x19, x0
  404df0:	bl	401d20 <strrchr@plt>
  404df4:	cmp	x0, #0x0
  404df8:	csinc	x20, x19, x0, eq  // eq = none
  404dfc:	sub	x8, x20, x19
  404e00:	cmp	x8, #0x7
  404e04:	b.lt	404e48 <__fxstatat@plt+0x2eb8>  // b.tstop
  404e08:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  404e0c:	sub	x0, x20, #0x7
  404e10:	add	x1, x1, #0x750
  404e14:	mov	w2, #0x7                   	// #7
  404e18:	bl	401c50 <strncmp@plt>
  404e1c:	cbnz	w0, 404e48 <__fxstatat@plt+0x2eb8>
  404e20:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  404e24:	add	x1, x1, #0x758
  404e28:	mov	w2, #0x3                   	// #3
  404e2c:	mov	x0, x20
  404e30:	bl	401c50 <strncmp@plt>
  404e34:	mov	x19, x20
  404e38:	cbnz	w0, 404e48 <__fxstatat@plt+0x2eb8>
  404e3c:	add	x19, x20, #0x3
  404e40:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404e44:	str	x19, [x8, #816]
  404e48:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404e4c:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  404e50:	str	x19, [x8, #856]
  404e54:	str	x19, [x9, #776]
  404e58:	ldp	x20, x19, [sp, #16]
  404e5c:	ldp	x29, x30, [sp], #32
  404e60:	ret
  404e64:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404e68:	ldr	x3, [x8, #784]
  404e6c:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  404e70:	add	x0, x0, #0x718
  404e74:	mov	w1, #0x37                  	// #55
  404e78:	mov	w2, #0x1                   	// #1
  404e7c:	bl	401e60 <fwrite@plt>
  404e80:	bl	401d50 <abort@plt>
  404e84:	stp	x29, x30, [sp, #-48]!
  404e88:	str	x21, [sp, #16]
  404e8c:	stp	x20, x19, [sp, #32]
  404e90:	mov	x29, sp
  404e94:	mov	x19, x0
  404e98:	bl	401f40 <__errno_location@plt>
  404e9c:	ldr	w21, [x0]
  404ea0:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404ea4:	add	x8, x8, #0x360
  404ea8:	cmp	x19, #0x0
  404eac:	mov	x20, x0
  404eb0:	csel	x0, x8, x19, eq  // eq = none
  404eb4:	mov	w1, #0x38                  	// #56
  404eb8:	bl	407fa8 <__fxstatat@plt+0x6018>
  404ebc:	str	w21, [x20]
  404ec0:	ldp	x20, x19, [sp, #32]
  404ec4:	ldr	x21, [sp, #16]
  404ec8:	ldp	x29, x30, [sp], #48
  404ecc:	ret
  404ed0:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404ed4:	add	x8, x8, #0x360
  404ed8:	cmp	x0, #0x0
  404edc:	csel	x8, x8, x0, eq  // eq = none
  404ee0:	ldr	w0, [x8]
  404ee4:	ret
  404ee8:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404eec:	add	x8, x8, #0x360
  404ef0:	cmp	x0, #0x0
  404ef4:	csel	x8, x8, x0, eq  // eq = none
  404ef8:	str	w1, [x8]
  404efc:	ret
  404f00:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404f04:	add	x8, x8, #0x360
  404f08:	cmp	x0, #0x0
  404f0c:	ubfx	w9, w1, #5, #3
  404f10:	csel	x8, x8, x0, eq  // eq = none
  404f14:	add	x8, x8, w9, uxtw #2
  404f18:	ldr	w9, [x8, #8]
  404f1c:	lsr	w10, w9, w1
  404f20:	and	w0, w10, #0x1
  404f24:	and	w10, w2, #0x1
  404f28:	eor	w10, w0, w10
  404f2c:	lsl	w10, w10, w1
  404f30:	eor	w9, w10, w9
  404f34:	str	w9, [x8, #8]
  404f38:	ret
  404f3c:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404f40:	add	x8, x8, #0x360
  404f44:	cmp	x0, #0x0
  404f48:	csel	x8, x8, x0, eq  // eq = none
  404f4c:	ldr	w0, [x8, #4]
  404f50:	str	w1, [x8, #4]
  404f54:	ret
  404f58:	stp	x29, x30, [sp, #-16]!
  404f5c:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404f60:	add	x8, x8, #0x360
  404f64:	cmp	x0, #0x0
  404f68:	csel	x8, x8, x0, eq  // eq = none
  404f6c:	mov	w9, #0xa                   	// #10
  404f70:	mov	x29, sp
  404f74:	str	w9, [x8]
  404f78:	cbz	x1, 404f8c <__fxstatat@plt+0x2ffc>
  404f7c:	cbz	x2, 404f8c <__fxstatat@plt+0x2ffc>
  404f80:	stp	x1, x2, [x8, #40]
  404f84:	ldp	x29, x30, [sp], #16
  404f88:	ret
  404f8c:	bl	401d50 <abort@plt>
  404f90:	sub	sp, sp, #0x60
  404f94:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  404f98:	add	x8, x8, #0x360
  404f9c:	cmp	x4, #0x0
  404fa0:	stp	x29, x30, [sp, #16]
  404fa4:	str	x25, [sp, #32]
  404fa8:	stp	x24, x23, [sp, #48]
  404fac:	stp	x22, x21, [sp, #64]
  404fb0:	stp	x20, x19, [sp, #80]
  404fb4:	add	x29, sp, #0x10
  404fb8:	mov	x19, x3
  404fbc:	mov	x20, x2
  404fc0:	mov	x21, x1
  404fc4:	mov	x22, x0
  404fc8:	csel	x24, x8, x4, eq  // eq = none
  404fcc:	bl	401f40 <__errno_location@plt>
  404fd0:	ldp	w4, w5, [x24]
  404fd4:	ldp	x7, x8, [x24, #40]
  404fd8:	ldr	w25, [x0]
  404fdc:	mov	x23, x0
  404fe0:	add	x6, x24, #0x8
  404fe4:	mov	x0, x22
  404fe8:	mov	x1, x21
  404fec:	mov	x2, x20
  404ff0:	mov	x3, x19
  404ff4:	str	x8, [sp]
  404ff8:	bl	40501c <__fxstatat@plt+0x308c>
  404ffc:	str	w25, [x23]
  405000:	ldp	x20, x19, [sp, #80]
  405004:	ldp	x22, x21, [sp, #64]
  405008:	ldp	x24, x23, [sp, #48]
  40500c:	ldr	x25, [sp, #32]
  405010:	ldp	x29, x30, [sp, #16]
  405014:	add	sp, sp, #0x60
  405018:	ret
  40501c:	sub	sp, sp, #0x120
  405020:	stp	x29, x30, [sp, #192]
  405024:	add	x29, sp, #0xc0
  405028:	ldr	x8, [x29, #96]
  40502c:	stp	x28, x27, [sp, #208]
  405030:	stp	x26, x25, [sp, #224]
  405034:	stp	x24, x23, [sp, #240]
  405038:	stp	x22, x21, [sp, #256]
  40503c:	stp	x20, x19, [sp, #272]
  405040:	str	x7, [sp, #96]
  405044:	stur	x6, [x29, #-40]
  405048:	mov	w20, w5
  40504c:	mov	w24, w4
  405050:	mov	x22, x3
  405054:	mov	x19, x2
  405058:	mov	x23, x1
  40505c:	stur	x8, [x29, #-88]
  405060:	mov	x28, x0
  405064:	bl	401e20 <__ctype_get_mb_cur_max@plt>
  405068:	mov	w8, wzr
  40506c:	mov	w15, wzr
  405070:	stp	wzr, w20, [sp, #84]
  405074:	ubfx	w21, w20, #1, #1
  405078:	mov	w20, w24
  40507c:	add	x9, x19, #0x1
  405080:	mov	w14, #0x1                   	// #1
  405084:	str	x0, [sp, #32]
  405088:	str	xzr, [sp, #72]
  40508c:	stur	xzr, [x29, #-64]
  405090:	stur	xzr, [x29, #-32]
  405094:	stur	x9, [x29, #-80]
  405098:	cmp	w20, #0xa
  40509c:	b.hi	405fc8 <__fxstatat@plt+0x4038>  // b.pmore
  4050a0:	adrp	x12, 40b000 <__fxstatat@plt+0x9070>
  4050a4:	mov	w9, w20
  4050a8:	add	x12, x12, #0x760
  4050ac:	adr	x10, 4050d0 <__fxstatat@plt+0x3140>
  4050b0:	ldrb	w11, [x12, x9]
  4050b4:	add	x10, x10, x11, lsl #2
  4050b8:	mov	x24, x23
  4050bc:	mov	x27, xzr
  4050c0:	mov	w17, wzr
  4050c4:	mov	w16, #0x1                   	// #1
  4050c8:	mov	x23, x22
  4050cc:	br	x10
  4050d0:	adrp	x25, 40b000 <__fxstatat@plt+0x9070>
  4050d4:	add	x25, x25, #0x8be
  4050d8:	mov	w2, #0x5                   	// #5
  4050dc:	mov	x0, xzr
  4050e0:	mov	x1, x25
  4050e4:	mov	w27, w15
  4050e8:	mov	w26, w14
  4050ec:	mov	w22, w20
  4050f0:	bl	401ee0 <dcgettext@plt>
  4050f4:	mov	x20, x0
  4050f8:	cmp	x0, x25
  4050fc:	b.ne	4052cc <__fxstatat@plt+0x333c>  // b.any
  405100:	bl	408bb4 <__fxstatat@plt+0x6c24>
  405104:	ldrb	w8, [x0]
  405108:	and	w8, w8, #0xffffffdf
  40510c:	cmp	w8, #0x47
  405110:	b.eq	40525c <__fxstatat@plt+0x32cc>  // b.none
  405114:	cmp	w8, #0x55
  405118:	mov	w9, w22
  40511c:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405120:	ldrb	w8, [x0, #1]
  405124:	and	w8, w8, #0xffffffdf
  405128:	cmp	w8, #0x54
  40512c:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405130:	ldrb	w8, [x0, #2]
  405134:	and	w8, w8, #0xffffffdf
  405138:	cmp	w8, #0x46
  40513c:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405140:	ldrb	w8, [x0, #3]
  405144:	cmp	w8, #0x2d
  405148:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  40514c:	ldrb	w8, [x0, #4]
  405150:	cmp	w8, #0x38
  405154:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405158:	ldrb	w8, [x0, #5]
  40515c:	cbnz	w8, 4052b4 <__fxstatat@plt+0x3324>
  405160:	adrp	x20, 40b000 <__fxstatat@plt+0x9070>
  405164:	add	x20, x20, #0x8c2
  405168:	b	4052cc <__fxstatat@plt+0x333c>
  40516c:	mov	w8, #0x1                   	// #1
  405170:	b	4051f0 <__fxstatat@plt+0x3260>
  405174:	tbnz	w21, #0, 4051f0 <__fxstatat@plt+0x3260>
  405178:	mov	w16, w8
  40517c:	mov	w17, wzr
  405180:	cbz	x24, 40518c <__fxstatat@plt+0x31fc>
  405184:	mov	w8, #0x27                  	// #39
  405188:	strb	w8, [x28]
  40518c:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  405190:	add	x8, x8, #0x8c0
  405194:	stur	x8, [x29, #-64]
  405198:	mov	w8, #0x1                   	// #1
  40519c:	mov	w20, #0x2                   	// #2
  4051a0:	mov	w27, #0x1                   	// #1
  4051a4:	stur	x8, [x29, #-32]
  4051a8:	b	40545c <__fxstatat@plt+0x34cc>
  4051ac:	tbz	w21, #0, 405218 <__fxstatat@plt+0x3288>
  4051b0:	mov	w8, #0x1                   	// #1
  4051b4:	stur	x8, [x29, #-32]
  4051b8:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  4051bc:	add	x8, x8, #0x8bc
  4051c0:	mov	x27, xzr
  4051c4:	mov	w20, #0x5                   	// #5
  4051c8:	stur	x8, [x29, #-64]
  4051cc:	mov	w16, #0x1                   	// #1
  4051d0:	mov	w17, #0x1                   	// #1
  4051d4:	b	40545c <__fxstatat@plt+0x34cc>
  4051d8:	mov	w20, wzr
  4051dc:	mov	x27, xzr
  4051e0:	mov	w17, wzr
  4051e4:	mov	w16, w8
  4051e8:	b	40545c <__fxstatat@plt+0x34cc>
  4051ec:	tbz	w21, #0, 40524c <__fxstatat@plt+0x32bc>
  4051f0:	mov	w9, #0x1                   	// #1
  4051f4:	stur	x9, [x29, #-32]
  4051f8:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  4051fc:	add	x9, x9, #0x8c0
  405200:	mov	x27, xzr
  405204:	mov	w20, #0x2                   	// #2
  405208:	stur	x9, [x29, #-64]
  40520c:	mov	w16, w8
  405210:	mov	w17, #0x1                   	// #1
  405214:	b	40545c <__fxstatat@plt+0x34cc>
  405218:	mov	w17, wzr
  40521c:	cbz	x24, 405228 <__fxstatat@plt+0x3298>
  405220:	mov	w8, #0x22                  	// #34
  405224:	strb	w8, [x28]
  405228:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  40522c:	add	x8, x8, #0x8bc
  405230:	stur	x8, [x29, #-64]
  405234:	mov	w8, #0x1                   	// #1
  405238:	mov	w27, #0x1                   	// #1
  40523c:	mov	w20, #0x5                   	// #5
  405240:	stur	x8, [x29, #-32]
  405244:	mov	w16, #0x1                   	// #1
  405248:	b	40545c <__fxstatat@plt+0x34cc>
  40524c:	mov	w16, #0x1                   	// #1
  405250:	mov	w17, wzr
  405254:	cbnz	x24, 405184 <__fxstatat@plt+0x31f4>
  405258:	b	40518c <__fxstatat@plt+0x31fc>
  40525c:	ldrb	w8, [x0, #1]
  405260:	mov	w9, w22
  405264:	and	w8, w8, #0xffffffdf
  405268:	cmp	w8, #0x42
  40526c:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405270:	ldrb	w8, [x0, #2]
  405274:	cmp	w8, #0x31
  405278:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  40527c:	ldrb	w8, [x0, #3]
  405280:	cmp	w8, #0x38
  405284:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405288:	ldrb	w8, [x0, #4]
  40528c:	cmp	w8, #0x30
  405290:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  405294:	ldrb	w8, [x0, #5]
  405298:	cmp	w8, #0x33
  40529c:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  4052a0:	ldrb	w8, [x0, #6]
  4052a4:	cmp	w8, #0x30
  4052a8:	b.ne	4052b4 <__fxstatat@plt+0x3324>  // b.any
  4052ac:	ldrb	w8, [x0, #7]
  4052b0:	cbz	w8, 405e94 <__fxstatat@plt+0x3f04>
  4052b4:	cmp	w9, #0x9
  4052b8:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  4052bc:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  4052c0:	add	x8, x8, #0x8c0
  4052c4:	add	x9, x9, #0x8bc
  4052c8:	csel	x20, x9, x8, eq  // eq = none
  4052cc:	adrp	x25, 40b000 <__fxstatat@plt+0x9070>
  4052d0:	add	x25, x25, #0x8c0
  4052d4:	mov	w2, #0x5                   	// #5
  4052d8:	mov	x0, xzr
  4052dc:	mov	x1, x25
  4052e0:	bl	401ee0 <dcgettext@plt>
  4052e4:	cmp	x0, x25
  4052e8:	stur	x0, [x29, #-88]
  4052ec:	str	x20, [sp, #96]
  4052f0:	b.eq	4052fc <__fxstatat@plt+0x336c>  // b.none
  4052f4:	mov	w20, w22
  4052f8:	b	4053e0 <__fxstatat@plt+0x3450>
  4052fc:	bl	408bb4 <__fxstatat@plt+0x6c24>
  405300:	ldrb	w8, [x0]
  405304:	and	w8, w8, #0xffffffdf
  405308:	cmp	w8, #0x47
  40530c:	b.eq	40536c <__fxstatat@plt+0x33dc>  // b.none
  405310:	cmp	w8, #0x55
  405314:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405318:	ldrb	w8, [x0, #1]
  40531c:	and	w8, w8, #0xffffffdf
  405320:	cmp	w8, #0x54
  405324:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405328:	ldrb	w8, [x0, #2]
  40532c:	and	w8, w8, #0xffffffdf
  405330:	cmp	w8, #0x46
  405334:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405338:	ldrb	w8, [x0, #3]
  40533c:	cmp	w8, #0x2d
  405340:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405344:	ldrb	w8, [x0, #4]
  405348:	cmp	w8, #0x38
  40534c:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405350:	ldrb	w8, [x0, #5]
  405354:	cbnz	w8, 4053c0 <__fxstatat@plt+0x3430>
  405358:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  40535c:	add	x8, x8, #0x8c6
  405360:	stur	x8, [x29, #-88]
  405364:	mov	w20, w22
  405368:	b	4053e0 <__fxstatat@plt+0x3450>
  40536c:	ldrb	w8, [x0, #1]
  405370:	and	w8, w8, #0xffffffdf
  405374:	cmp	w8, #0x42
  405378:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  40537c:	ldrb	w8, [x0, #2]
  405380:	cmp	w8, #0x31
  405384:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405388:	ldrb	w8, [x0, #3]
  40538c:	cmp	w8, #0x38
  405390:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  405394:	ldrb	w8, [x0, #4]
  405398:	cmp	w8, #0x30
  40539c:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  4053a0:	ldrb	w8, [x0, #5]
  4053a4:	cmp	w8, #0x33
  4053a8:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  4053ac:	ldrb	w8, [x0, #6]
  4053b0:	cmp	w8, #0x30
  4053b4:	b.ne	4053c0 <__fxstatat@plt+0x3430>  // b.any
  4053b8:	ldrb	w8, [x0, #7]
  4053bc:	cbz	w8, 405ea0 <__fxstatat@plt+0x3f10>
  4053c0:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  4053c4:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  4053c8:	cmp	w22, #0x9
  4053cc:	add	x8, x8, #0x8c0
  4053d0:	add	x9, x9, #0x8bc
  4053d4:	mov	w20, w22
  4053d8:	csel	x8, x9, x8, eq  // eq = none
  4053dc:	stur	x8, [x29, #-88]
  4053e0:	mov	w14, w26
  4053e4:	mov	w15, w27
  4053e8:	tbnz	w21, #0, 40542c <__fxstatat@plt+0x349c>
  4053ec:	ldr	x8, [sp, #96]
  4053f0:	ldrb	w9, [x8]
  4053f4:	cbz	w9, 40542c <__fxstatat@plt+0x349c>
  4053f8:	mov	w26, w15
  4053fc:	mov	w22, w14
  405400:	mov	x10, xzr
  405404:	add	x8, x8, #0x1
  405408:	b	40541c <__fxstatat@plt+0x348c>
  40540c:	ldrb	w9, [x8, x10]
  405410:	add	x27, x10, #0x1
  405414:	mov	x10, x27
  405418:	cbz	w9, 405438 <__fxstatat@plt+0x34a8>
  40541c:	cmp	x10, x24
  405420:	b.cs	40540c <__fxstatat@plt+0x347c>  // b.hs, b.nlast
  405424:	strb	w9, [x28, x10]
  405428:	b	40540c <__fxstatat@plt+0x347c>
  40542c:	mov	w26, w15
  405430:	mov	w22, w14
  405434:	mov	x27, xzr
  405438:	ldur	x25, [x29, #-88]
  40543c:	mov	x0, x25
  405440:	bl	401ad0 <strlen@plt>
  405444:	stur	x0, [x29, #-32]
  405448:	mov	w16, #0x1                   	// #1
  40544c:	stur	x25, [x29, #-64]
  405450:	mov	w17, w21
  405454:	mov	w14, w22
  405458:	mov	w15, w26
  40545c:	ldp	x8, x9, [x29, #-40]
  405460:	eor	w18, w17, #0x1
  405464:	stur	w18, [x29, #-68]
  405468:	mov	x22, xzr
  40546c:	cmp	x8, #0x0
  405470:	cset	w8, eq  // eq = none
  405474:	cmp	x9, #0x0
  405478:	cset	w9, ne  // ne = any
  40547c:	cmp	w20, #0x2
  405480:	cset	w10, ne  // ne = any
  405484:	and	w13, w10, w16
  405488:	and	w12, w9, w17
  40548c:	orr	w10, w10, w18
  405490:	and	w18, w9, w13
  405494:	orr	w9, w13, w17
  405498:	eor	w9, w9, #0x1
  40549c:	cset	w11, eq  // eq = none
  4054a0:	orr	w8, w8, w9
  4054a4:	and	w12, w16, w12
  4054a8:	str	w10, [sp, #92]
  4054ac:	and	w10, w11, w17
  4054b0:	stur	w8, [x29, #-24]
  4054b4:	eor	w8, w16, #0x1
  4054b8:	stp	w10, w12, [sp, #60]
  4054bc:	stur	w16, [x29, #-72]
  4054c0:	str	w8, [sp, #68]
  4054c4:	stp	w17, w20, [x29, #-48]
  4054c8:	stur	w18, [x29, #-52]
  4054cc:	cmn	x23, #0x1
  4054d0:	b.eq	4054e0 <__fxstatat@plt+0x3550>  // b.none
  4054d4:	cmp	x22, x23
  4054d8:	b.ne	4054e8 <__fxstatat@plt+0x3558>  // b.any
  4054dc:	b	405e24 <__fxstatat@plt+0x3e94>
  4054e0:	ldrb	w8, [x19, x22]
  4054e4:	cbz	w8, 405e2c <__fxstatat@plt+0x3e9c>
  4054e8:	cbz	w18, 405530 <__fxstatat@plt+0x35a0>
  4054ec:	ldur	x8, [x29, #-32]
  4054f0:	cmp	x8, #0x2
  4054f4:	add	x20, x22, x8
  4054f8:	b.cc	405524 <__fxstatat@plt+0x3594>  // b.lo, b.ul, b.last
  4054fc:	cmn	x23, #0x1
  405500:	b.ne	405524 <__fxstatat@plt+0x3594>  // b.any
  405504:	mov	x0, x19
  405508:	mov	w21, w14
  40550c:	mov	w25, w15
  405510:	bl	401ad0 <strlen@plt>
  405514:	ldp	w18, w17, [x29, #-52]
  405518:	mov	x23, x0
  40551c:	mov	w15, w25
  405520:	mov	w14, w21
  405524:	cmp	x20, x23
  405528:	b.ls	405544 <__fxstatat@plt+0x35b4>  // b.plast
  40552c:	ldur	w20, [x29, #-44]
  405530:	mov	w25, wzr
  405534:	ldrb	w21, [x19, x22]
  405538:	cmp	w21, #0x7e
  40553c:	b.ls	405590 <__fxstatat@plt+0x3600>  // b.plast
  405540:	b	4057e0 <__fxstatat@plt+0x3850>
  405544:	ldur	x1, [x29, #-64]
  405548:	ldur	x2, [x29, #-32]
  40554c:	add	x0, x19, x22
  405550:	mov	w26, w15
  405554:	mov	w21, w14
  405558:	bl	401ce0 <bcmp@plt>
  40555c:	ldur	w9, [x29, #-68]
  405560:	ldur	w20, [x29, #-44]
  405564:	cmp	w0, #0x0
  405568:	cset	w8, ne  // ne = any
  40556c:	orr	w8, w8, w9
  405570:	cset	w25, eq  // eq = none
  405574:	tbz	w8, #0, 405eec <__fxstatat@plt+0x3f5c>
  405578:	ldp	w18, w17, [x29, #-52]
  40557c:	mov	w14, w21
  405580:	mov	w15, w26
  405584:	ldrb	w21, [x19, x22]
  405588:	cmp	w21, #0x7e
  40558c:	b.hi	4057e0 <__fxstatat@plt+0x3850>  // b.pmore
  405590:	adrp	x13, 40b000 <__fxstatat@plt+0x9070>
  405594:	add	x13, x13, #0x76b
  405598:	adr	x12, 4055bc <__fxstatat@plt+0x362c>
  40559c:	ldrb	w9, [x13, x21]
  4055a0:	add	x12, x12, x9, lsl #2
  4055a4:	mov	w10, wzr
  4055a8:	mov	w8, wzr
  4055ac:	mov	w26, #0x1                   	// #1
  4055b0:	mov	w11, #0x6e                  	// #110
  4055b4:	mov	w9, #0x61                  	// #97
  4055b8:	br	x12
  4055bc:	ldur	w9, [x29, #-24]
  4055c0:	tbnz	w9, #0, 4055e0 <__fxstatat@plt+0x3650>
  4055c4:	ldur	x10, [x29, #-40]
  4055c8:	lsr	w9, w21, #5
  4055cc:	ldr	w9, [x10, w9, uxtw #2]
  4055d0:	lsr	w9, w9, w21
  4055d4:	tbz	w9, #0, 4055e0 <__fxstatat@plt+0x3650>
  4055d8:	mov	w9, w21
  4055dc:	b	4055e8 <__fxstatat@plt+0x3658>
  4055e0:	mov	w9, w21
  4055e4:	cbz	w25, 405820 <__fxstatat@plt+0x3890>
  4055e8:	tbnz	w17, #0, 405eac <__fxstatat@plt+0x3f1c>
  4055ec:	cmp	w20, #0x2
  4055f0:	cset	w8, ne  // ne = any
  4055f4:	orr	w8, w8, w15
  4055f8:	tbnz	w8, #0, 405634 <__fxstatat@plt+0x36a4>
  4055fc:	cmp	x27, x24
  405600:	b.cs	40566c <__fxstatat@plt+0x36dc>  // b.hs, b.nlast
  405604:	mov	w8, #0x27                  	// #39
  405608:	strb	w8, [x28, x27]
  40560c:	add	x8, x27, #0x1
  405610:	cmp	x8, x24
  405614:	b.cc	405678 <__fxstatat@plt+0x36e8>  // b.lo, b.ul, b.last
  405618:	add	x8, x27, #0x2
  40561c:	cmp	x8, x24
  405620:	b.cs	40562c <__fxstatat@plt+0x369c>  // b.hs, b.nlast
  405624:	mov	w10, #0x27                  	// #39
  405628:	strb	w10, [x28, x8]
  40562c:	add	x27, x27, #0x3
  405630:	mov	w15, #0x1                   	// #1
  405634:	cmp	x27, x24
  405638:	b.cs	405644 <__fxstatat@plt+0x36b4>  // b.hs, b.nlast
  40563c:	mov	w8, #0x5c                  	// #92
  405640:	strb	w8, [x28, x27]
  405644:	add	x27, x27, #0x1
  405648:	cmp	x27, x24
  40564c:	b.cs	405654 <__fxstatat@plt+0x36c4>  // b.hs, b.nlast
  405650:	strb	w9, [x28, x27]
  405654:	add	x27, x27, #0x1
  405658:	and	w14, w14, w26
  40565c:	add	x22, x22, #0x1
  405660:	cmn	x23, #0x1
  405664:	b.ne	4054d4 <__fxstatat@plt+0x3544>  // b.any
  405668:	b	4054e0 <__fxstatat@plt+0x3550>
  40566c:	add	x8, x27, #0x1
  405670:	cmp	x8, x24
  405674:	b.cs	405618 <__fxstatat@plt+0x3688>  // b.hs, b.nlast
  405678:	mov	w10, #0x24                  	// #36
  40567c:	strb	w10, [x28, x8]
  405680:	add	x8, x27, #0x2
  405684:	cmp	x8, x24
  405688:	b.cc	405624 <__fxstatat@plt+0x3694>  // b.lo, b.ul, b.last
  40568c:	b	40562c <__fxstatat@plt+0x369c>
  405690:	cmp	x23, #0x1
  405694:	b.eq	4056b8 <__fxstatat@plt+0x3728>  // b.none
  405698:	cmn	x23, #0x1
  40569c:	b.ne	4056bc <__fxstatat@plt+0x372c>  // b.any
  4056a0:	ldrb	w8, [x19, #1]
  4056a4:	cbz	w8, 4056b8 <__fxstatat@plt+0x3728>
  4056a8:	mov	w8, wzr
  4056ac:	mov	w26, wzr
  4056b0:	mov	x23, #0xffffffffffffffff    	// #-1
  4056b4:	b	4055bc <__fxstatat@plt+0x362c>
  4056b8:	cbz	x22, 4056c8 <__fxstatat@plt+0x3738>
  4056bc:	mov	w8, wzr
  4056c0:	mov	w26, wzr
  4056c4:	b	4055bc <__fxstatat@plt+0x362c>
  4056c8:	mov	w10, #0x1                   	// #1
  4056cc:	cmp	w20, #0x2
  4056d0:	b.ne	4056d8 <__fxstatat@plt+0x3748>  // b.any
  4056d4:	tbnz	w17, #0, 405eac <__fxstatat@plt+0x3f1c>
  4056d8:	mov	w8, wzr
  4056dc:	mov	w26, w10
  4056e0:	b	4055bc <__fxstatat@plt+0x362c>
  4056e4:	cmp	w20, #0x2
  4056e8:	b.ne	405808 <__fxstatat@plt+0x3878>  // b.any
  4056ec:	tbz	w17, #0, 405814 <__fxstatat@plt+0x3884>
  4056f0:	b	405eac <__fxstatat@plt+0x3f1c>
  4056f4:	mov	w9, #0x66                  	// #102
  4056f8:	b	405864 <__fxstatat@plt+0x38d4>
  4056fc:	mov	w11, #0x74                  	// #116
  405700:	b	405710 <__fxstatat@plt+0x3780>
  405704:	mov	w9, #0x62                  	// #98
  405708:	b	405864 <__fxstatat@plt+0x38d4>
  40570c:	mov	w11, #0x72                  	// #114
  405710:	ldr	w8, [sp, #92]
  405714:	mov	w9, w11
  405718:	tbnz	w8, #0, 405864 <__fxstatat@plt+0x38d4>
  40571c:	b	405eac <__fxstatat@plt+0x3f1c>
  405720:	ldur	w8, [x29, #-72]
  405724:	tbz	w8, #0, 405878 <__fxstatat@plt+0x38e8>
  405728:	cmp	w20, #0x2
  40572c:	tbnz	w17, #0, 405fbc <__fxstatat@plt+0x402c>
  405730:	cset	w8, ne  // ne = any
  405734:	orr	w8, w8, w15
  405738:	tbz	w8, #0, 405a4c <__fxstatat@plt+0x3abc>
  40573c:	mov	x8, x27
  405740:	cmp	x8, x24
  405744:	b.cc	405a8c <__fxstatat@plt+0x3afc>  // b.lo, b.ul, b.last
  405748:	b	405a94 <__fxstatat@plt+0x3b04>
  40574c:	cmp	w20, #0x5
  405750:	b.eq	4059ac <__fxstatat@plt+0x3a1c>  // b.none
  405754:	cmp	w20, #0x2
  405758:	b.ne	405a3c <__fxstatat@plt+0x3aac>  // b.any
  40575c:	tbz	w17, #0, 405a3c <__fxstatat@plt+0x3aac>
  405760:	b	405eac <__fxstatat@plt+0x3f1c>
  405764:	mov	w9, #0x76                  	// #118
  405768:	b	405864 <__fxstatat@plt+0x38d4>
  40576c:	cmp	w20, #0x2
  405770:	b.ne	405888 <__fxstatat@plt+0x38f8>  // b.any
  405774:	tbnz	w17, #0, 405eac <__fxstatat@plt+0x3f1c>
  405778:	ldr	x10, [sp, #72]
  40577c:	cmp	x24, #0x0
  405780:	cset	w8, eq  // eq = none
  405784:	cmp	x10, #0x0
  405788:	cset	w9, ne  // ne = any
  40578c:	orr	w8, w9, w8
  405790:	cmp	w8, #0x0
  405794:	csel	x10, x10, x24, ne  // ne = any
  405798:	csel	x24, x24, xzr, ne  // ne = any
  40579c:	cmp	x27, x24
  4057a0:	str	x10, [sp, #72]
  4057a4:	b.cs	405988 <__fxstatat@plt+0x39f8>  // b.hs, b.nlast
  4057a8:	mov	w8, #0x27                  	// #39
  4057ac:	strb	w8, [x28, x27]
  4057b0:	add	x8, x27, #0x1
  4057b4:	cmp	x8, x24
  4057b8:	b.cc	405994 <__fxstatat@plt+0x3a04>  // b.lo, b.ul, b.last
  4057bc:	add	x8, x27, #0x2
  4057c0:	cmp	x8, x24
  4057c4:	b.cs	4057d0 <__fxstatat@plt+0x3840>  // b.hs, b.nlast
  4057c8:	mov	w9, #0x27                  	// #39
  4057cc:	strb	w9, [x28, x8]
  4057d0:	mov	w15, wzr
  4057d4:	mov	w8, wzr
  4057d8:	add	x27, x27, #0x3
  4057dc:	b	40588c <__fxstatat@plt+0x38fc>
  4057e0:	ldr	x8, [sp, #32]
  4057e4:	stp	w15, w14, [sp, #24]
  4057e8:	cmp	x8, #0x1
  4057ec:	b.ne	4058a0 <__fxstatat@plt+0x3910>  // b.any
  4057f0:	bl	401dd0 <__ctype_b_loc@plt>
  4057f4:	ldr	x8, [x0]
  4057f8:	mov	w20, #0x1                   	// #1
  4057fc:	ldrh	w8, [x8, x21, lsl #1]
  405800:	ubfx	w26, w8, #14, #1
  405804:	b	405bfc <__fxstatat@plt+0x3c6c>
  405808:	ldr	w8, [sp, #64]
  40580c:	mov	w9, #0x5c                  	// #92
  405810:	tbz	w8, #0, 405864 <__fxstatat@plt+0x38d4>
  405814:	mov	w8, wzr
  405818:	mov	w26, wzr
  40581c:	mov	w21, #0x5c                  	// #92
  405820:	tbnz	w8, #0, 405854 <__fxstatat@plt+0x38c4>
  405824:	tbz	w15, #0, 405854 <__fxstatat@plt+0x38c4>
  405828:	cmp	x27, x24
  40582c:	b.cs	405838 <__fxstatat@plt+0x38a8>  // b.hs, b.nlast
  405830:	mov	w8, #0x27                  	// #39
  405834:	strb	w8, [x28, x27]
  405838:	add	x8, x27, #0x1
  40583c:	cmp	x8, x24
  405840:	b.cs	40584c <__fxstatat@plt+0x38bc>  // b.hs, b.nlast
  405844:	mov	w9, #0x27                  	// #39
  405848:	strb	w9, [x28, x8]
  40584c:	mov	w15, wzr
  405850:	add	x27, x27, #0x2
  405854:	mov	w9, w21
  405858:	cmp	x27, x24
  40585c:	b.cc	405650 <__fxstatat@plt+0x36c0>  // b.lo, b.ul, b.last
  405860:	b	405654 <__fxstatat@plt+0x36c4>
  405864:	ldur	w10, [x29, #-72]
  405868:	mov	w8, wzr
  40586c:	mov	w26, wzr
  405870:	tbz	w10, #0, 4055bc <__fxstatat@plt+0x362c>
  405874:	b	4055e8 <__fxstatat@plt+0x3658>
  405878:	ldr	w8, [sp, #88]
  40587c:	tbnz	w8, #0, 40565c <__fxstatat@plt+0x36cc>
  405880:	mov	w21, wzr
  405884:	b	4056bc <__fxstatat@plt+0x372c>
  405888:	mov	w8, wzr
  40588c:	mov	w9, #0x1                   	// #1
  405890:	mov	w21, #0x27                  	// #39
  405894:	str	w9, [sp, #84]
  405898:	mov	w26, #0x1                   	// #1
  40589c:	b	4055bc <__fxstatat@plt+0x362c>
  4058a0:	cmn	x23, #0x1
  4058a4:	stur	xzr, [x29, #-16]
  4058a8:	b.eq	405b20 <__fxstatat@plt+0x3b90>  // b.none
  4058ac:	ldr	w8, [sp, #60]
  4058b0:	stp	x23, x19, [sp, #40]
  4058b4:	tbz	w8, #0, 405b38 <__fxstatat@plt+0x3ba8>
  4058b8:	ldur	x8, [x29, #-80]
  4058bc:	mov	x20, xzr
  4058c0:	mov	w26, #0x1                   	// #1
  4058c4:	add	x8, x8, x22
  4058c8:	str	x8, [sp, #16]
  4058cc:	b	4058f8 <__fxstatat@plt+0x3968>
  4058d0:	ldur	w0, [x29, #-20]
  4058d4:	bl	401f20 <iswprint@plt>
  4058d8:	cmp	w0, #0x0
  4058dc:	cset	w8, ne  // ne = any
  4058e0:	sub	x0, x29, #0x10
  4058e4:	and	w26, w26, w8
  4058e8:	add	x20, x23, x20
  4058ec:	bl	401d60 <mbsinit@plt>
  4058f0:	ldr	x23, [sp, #40]
  4058f4:	cbnz	w0, 405bf8 <__fxstatat@plt+0x3c68>
  4058f8:	ldr	x8, [sp, #48]
  4058fc:	mov	x19, x28
  405900:	add	x28, x20, x22
  405904:	sub	x2, x23, x28
  405908:	add	x1, x8, x28
  40590c:	sub	x0, x29, #0x14
  405910:	sub	x3, x29, #0x10
  405914:	bl	4089b8 <__fxstatat@plt+0x6a28>
  405918:	cmn	x0, #0x2
  40591c:	b.eq	405bb8 <__fxstatat@plt+0x3c28>  // b.none
  405920:	mov	x23, x0
  405924:	cmn	x0, #0x1
  405928:	b.eq	405ba8 <__fxstatat@plt+0x3c18>  // b.none
  40592c:	mov	x28, x19
  405930:	cbz	x23, 405bb0 <__fxstatat@plt+0x3c20>
  405934:	ldr	x19, [sp, #48]
  405938:	cmp	x23, #0x2
  40593c:	b.cc	4058d0 <__fxstatat@plt+0x3940>  // b.lo, b.ul, b.last
  405940:	ldr	x9, [sp, #16]
  405944:	sub	x8, x23, #0x1
  405948:	add	x9, x9, x20
  40594c:	b	40595c <__fxstatat@plt+0x39cc>
  405950:	subs	x8, x8, #0x1
  405954:	add	x9, x9, #0x1
  405958:	b.eq	4058d0 <__fxstatat@plt+0x3940>  // b.none
  40595c:	ldrb	w10, [x9]
  405960:	sub	w10, w10, #0x5b
  405964:	cmp	w10, #0x21
  405968:	b.hi	405950 <__fxstatat@plt+0x39c0>  // b.pmore
  40596c:	mov	w11, #0x1                   	// #1
  405970:	lsl	x10, x11, x10
  405974:	mov	x11, #0x2b                  	// #43
  405978:	movk	x11, #0x2, lsl #32
  40597c:	tst	x10, x11
  405980:	b.eq	405950 <__fxstatat@plt+0x39c0>  // b.none
  405984:	b	405ed4 <__fxstatat@plt+0x3f44>
  405988:	add	x8, x27, #0x1
  40598c:	cmp	x8, x24
  405990:	b.cs	4057bc <__fxstatat@plt+0x382c>  // b.hs, b.nlast
  405994:	mov	w9, #0x5c                  	// #92
  405998:	strb	w9, [x28, x8]
  40599c:	add	x8, x27, #0x2
  4059a0:	cmp	x8, x24
  4059a4:	b.cc	4057c8 <__fxstatat@plt+0x3838>  // b.lo, b.ul, b.last
  4059a8:	b	4057d0 <__fxstatat@plt+0x3840>
  4059ac:	ldr	w8, [sp, #88]
  4059b0:	tbz	w8, #2, 405a3c <__fxstatat@plt+0x3aac>
  4059b4:	add	x9, x22, #0x2
  4059b8:	cmp	x9, x23
  4059bc:	b.cs	405a3c <__fxstatat@plt+0x3aac>  // b.hs, b.nlast
  4059c0:	add	x8, x22, x19
  4059c4:	ldrb	w8, [x8, #1]
  4059c8:	cmp	w8, #0x3f
  4059cc:	b.ne	405a3c <__fxstatat@plt+0x3aac>  // b.any
  4059d0:	ldrb	w21, [x19, x9]
  4059d4:	mov	w8, wzr
  4059d8:	cmp	w21, #0x3e
  4059dc:	b.hi	405e18 <__fxstatat@plt+0x3e88>  // b.pmore
  4059e0:	mov	w10, #0x1                   	// #1
  4059e4:	mov	x11, #0xa38200000000        	// #179778741075968
  4059e8:	lsl	x10, x10, x21
  4059ec:	movk	x11, #0x7000, lsl #48
  4059f0:	tst	x10, x11
  4059f4:	b.eq	405e18 <__fxstatat@plt+0x3e88>  // b.none
  4059f8:	tbnz	w17, #0, 405eac <__fxstatat@plt+0x3f1c>
  4059fc:	cmp	x27, x24
  405a00:	b.cs	405dd0 <__fxstatat@plt+0x3e40>  // b.hs, b.nlast
  405a04:	mov	w8, #0x3f                  	// #63
  405a08:	strb	w8, [x28, x27]
  405a0c:	add	x8, x27, #0x1
  405a10:	cmp	x8, x24
  405a14:	b.cc	405ddc <__fxstatat@plt+0x3e4c>  // b.lo, b.ul, b.last
  405a18:	add	x8, x27, #0x2
  405a1c:	cmp	x8, x24
  405a20:	b.cs	405df0 <__fxstatat@plt+0x3e60>  // b.hs, b.nlast
  405a24:	mov	w10, #0x22                  	// #34
  405a28:	strb	w10, [x28, x8]
  405a2c:	add	x8, x27, #0x3
  405a30:	cmp	x8, x24
  405a34:	b.cc	405dfc <__fxstatat@plt+0x3e6c>  // b.lo, b.ul, b.last
  405a38:	b	405e04 <__fxstatat@plt+0x3e74>
  405a3c:	mov	w8, wzr
  405a40:	mov	w26, wzr
  405a44:	mov	w21, #0x3f                  	// #63
  405a48:	b	4055bc <__fxstatat@plt+0x362c>
  405a4c:	cmp	x27, x24
  405a50:	b.cs	405afc <__fxstatat@plt+0x3b6c>  // b.hs, b.nlast
  405a54:	mov	w8, #0x27                  	// #39
  405a58:	strb	w8, [x28, x27]
  405a5c:	add	x8, x27, #0x1
  405a60:	cmp	x8, x24
  405a64:	b.cc	405b08 <__fxstatat@plt+0x3b78>  // b.lo, b.ul, b.last
  405a68:	add	x8, x27, #0x2
  405a6c:	cmp	x8, x24
  405a70:	b.cs	405a7c <__fxstatat@plt+0x3aec>  // b.hs, b.nlast
  405a74:	mov	w9, #0x27                  	// #39
  405a78:	strb	w9, [x28, x8]
  405a7c:	add	x8, x27, #0x3
  405a80:	mov	w15, #0x1                   	// #1
  405a84:	cmp	x8, x24
  405a88:	b.cs	405a94 <__fxstatat@plt+0x3b04>  // b.hs, b.nlast
  405a8c:	mov	w9, #0x5c                  	// #92
  405a90:	strb	w9, [x28, x8]
  405a94:	cmp	w20, #0x2
  405a98:	add	x27, x8, #0x1
  405a9c:	b.eq	405aec <__fxstatat@plt+0x3b5c>  // b.none
  405aa0:	add	x9, x22, #0x1
  405aa4:	cmp	x9, x23
  405aa8:	b.cs	405aec <__fxstatat@plt+0x3b5c>  // b.hs, b.nlast
  405aac:	ldrb	w9, [x19, x9]
  405ab0:	sub	w9, w9, #0x30
  405ab4:	cmp	w9, #0x9
  405ab8:	b.hi	405aec <__fxstatat@plt+0x3b5c>  // b.pmore
  405abc:	cmp	x27, x24
  405ac0:	b.cs	405acc <__fxstatat@plt+0x3b3c>  // b.hs, b.nlast
  405ac4:	mov	w9, #0x30                  	// #48
  405ac8:	strb	w9, [x28, x27]
  405acc:	add	x9, x8, #0x2
  405ad0:	cmp	x9, x24
  405ad4:	b.cs	405ae0 <__fxstatat@plt+0x3b50>  // b.hs, b.nlast
  405ad8:	mov	w10, #0x30                  	// #48
  405adc:	strb	w10, [x28, x9]
  405ae0:	mov	w26, wzr
  405ae4:	add	x27, x8, #0x3
  405ae8:	b	405af0 <__fxstatat@plt+0x3b60>
  405aec:	mov	w26, wzr
  405af0:	mov	w8, #0x1                   	// #1
  405af4:	mov	w21, #0x30                  	// #48
  405af8:	b	4055bc <__fxstatat@plt+0x362c>
  405afc:	add	x8, x27, #0x1
  405b00:	cmp	x8, x24
  405b04:	b.cs	405a68 <__fxstatat@plt+0x3ad8>  // b.hs, b.nlast
  405b08:	mov	w9, #0x24                  	// #36
  405b0c:	strb	w9, [x28, x8]
  405b10:	add	x8, x27, #0x2
  405b14:	cmp	x8, x24
  405b18:	b.cc	405a74 <__fxstatat@plt+0x3ae4>  // b.lo, b.ul, b.last
  405b1c:	b	405a7c <__fxstatat@plt+0x3aec>
  405b20:	mov	x0, x19
  405b24:	bl	401ad0 <strlen@plt>
  405b28:	mov	x23, x0
  405b2c:	ldr	w8, [sp, #60]
  405b30:	stp	x23, x19, [sp, #40]
  405b34:	tbnz	w8, #0, 4058b8 <__fxstatat@plt+0x3928>
  405b38:	mov	x20, xzr
  405b3c:	mov	w26, #0x1                   	// #1
  405b40:	ldr	x8, [sp, #48]
  405b44:	mov	x19, x28
  405b48:	add	x28, x20, x22
  405b4c:	sub	x2, x23, x28
  405b50:	add	x1, x8, x28
  405b54:	sub	x0, x29, #0x14
  405b58:	sub	x3, x29, #0x10
  405b5c:	bl	4089b8 <__fxstatat@plt+0x6a28>
  405b60:	cmn	x0, #0x2
  405b64:	b.eq	405bb8 <__fxstatat@plt+0x3c28>  // b.none
  405b68:	mov	x23, x0
  405b6c:	cmn	x0, #0x1
  405b70:	b.eq	405ba8 <__fxstatat@plt+0x3c18>  // b.none
  405b74:	mov	x28, x19
  405b78:	cbz	x23, 405bb0 <__fxstatat@plt+0x3c20>
  405b7c:	ldur	w0, [x29, #-20]
  405b80:	bl	401f20 <iswprint@plt>
  405b84:	cmp	w0, #0x0
  405b88:	cset	w8, ne  // ne = any
  405b8c:	sub	x0, x29, #0x10
  405b90:	and	w26, w26, w8
  405b94:	add	x20, x23, x20
  405b98:	bl	401d60 <mbsinit@plt>
  405b9c:	ldr	x23, [sp, #40]
  405ba0:	cbz	w0, 405b40 <__fxstatat@plt+0x3bb0>
  405ba4:	b	405bf8 <__fxstatat@plt+0x3c68>
  405ba8:	mov	w26, wzr
  405bac:	mov	x28, x19
  405bb0:	ldr	x23, [sp, #40]
  405bb4:	b	405bf8 <__fxstatat@plt+0x3c68>
  405bb8:	ldr	x23, [sp, #40]
  405bbc:	cmp	x28, x23
  405bc0:	b.cs	405bf0 <__fxstatat@plt+0x3c60>  // b.hs, b.nlast
  405bc4:	sub	x8, x23, x22
  405bc8:	ldr	x9, [sp, #48]
  405bcc:	ldrb	w9, [x9, x28]
  405bd0:	cbz	w9, 405bf0 <__fxstatat@plt+0x3c60>
  405bd4:	add	x20, x20, #0x1
  405bd8:	add	x28, x20, x22
  405bdc:	cmp	x28, x23
  405be0:	b.cc	405bc8 <__fxstatat@plt+0x3c38>  // b.lo, b.ul, b.last
  405be4:	mov	w26, wzr
  405be8:	mov	x20, x8
  405bec:	b	405bf4 <__fxstatat@plt+0x3c64>
  405bf0:	mov	w26, wzr
  405bf4:	mov	x28, x19
  405bf8:	ldr	x19, [sp, #48]
  405bfc:	ldr	w8, [sp, #68]
  405c00:	ldp	w15, w14, [sp, #24]
  405c04:	ldp	w18, w17, [x29, #-52]
  405c08:	cmp	x20, #0x1
  405c0c:	orr	w8, w26, w8
  405c10:	b.hi	405c24 <__fxstatat@plt+0x3c94>  // b.pmore
  405c14:	tbz	w8, #0, 405c24 <__fxstatat@plt+0x3c94>
  405c18:	ldur	w20, [x29, #-44]
  405c1c:	mov	w8, wzr
  405c20:	b	4055bc <__fxstatat@plt+0x362c>
  405c24:	add	x9, x20, x22
  405c28:	ldur	w20, [x29, #-44]
  405c2c:	mov	w10, wzr
  405c30:	b	405c44 <__fxstatat@plt+0x3cb4>
  405c34:	ldur	x12, [x29, #-80]
  405c38:	add	x27, x27, #0x1
  405c3c:	ldrb	w21, [x12, x22]
  405c40:	mov	x22, x11
  405c44:	tbz	w8, #0, 405c74 <__fxstatat@plt+0x3ce4>
  405c48:	tbz	w25, #0, 405ce0 <__fxstatat@plt+0x3d50>
  405c4c:	cmp	x27, x24
  405c50:	b.cs	405c5c <__fxstatat@plt+0x3ccc>  // b.hs, b.nlast
  405c54:	mov	w11, #0x5c                  	// #92
  405c58:	strb	w11, [x28, x27]
  405c5c:	mov	w25, wzr
  405c60:	add	x27, x27, #0x1
  405c64:	add	x11, x22, #0x1
  405c68:	cmp	x9, x11
  405c6c:	b.hi	405cf0 <__fxstatat@plt+0x3d60>  // b.pmore
  405c70:	b	405dc4 <__fxstatat@plt+0x3e34>
  405c74:	tbnz	w17, #0, 405eac <__fxstatat@plt+0x3f1c>
  405c78:	cmp	w20, #0x2
  405c7c:	cset	w10, ne  // ne = any
  405c80:	orr	w10, w10, w15
  405c84:	tbz	w10, #0, 405d38 <__fxstatat@plt+0x3da8>
  405c88:	cmp	x27, x24
  405c8c:	b.cs	405d78 <__fxstatat@plt+0x3de8>  // b.hs, b.nlast
  405c90:	mov	w10, #0x5c                  	// #92
  405c94:	strb	w10, [x28, x27]
  405c98:	add	x10, x27, #0x1
  405c9c:	cmp	x10, x24
  405ca0:	b.cc	405d84 <__fxstatat@plt+0x3df4>  // b.lo, b.ul, b.last
  405ca4:	add	x10, x27, #0x2
  405ca8:	cmp	x10, x24
  405cac:	b.cs	405cbc <__fxstatat@plt+0x3d2c>  // b.hs, b.nlast
  405cb0:	mov	w11, #0x30                  	// #48
  405cb4:	bfxil	w11, w21, #3, #3
  405cb8:	strb	w11, [x28, x10]
  405cbc:	mov	w11, #0x30                  	// #48
  405cc0:	bfxil	w11, w21, #0, #3
  405cc4:	add	x27, x27, #0x3
  405cc8:	mov	w10, #0x1                   	// #1
  405ccc:	mov	w21, w11
  405cd0:	add	x11, x22, #0x1
  405cd4:	cmp	x9, x11
  405cd8:	b.hi	405cf0 <__fxstatat@plt+0x3d60>  // b.pmore
  405cdc:	b	405dc4 <__fxstatat@plt+0x3e34>
  405ce0:	mov	w25, wzr
  405ce4:	add	x11, x22, #0x1
  405ce8:	cmp	x9, x11
  405cec:	b.ls	405dc4 <__fxstatat@plt+0x3e34>  // b.plast
  405cf0:	and	w12, w10, #0x1
  405cf4:	orn	w12, w12, w15
  405cf8:	tbnz	w12, #0, 405d28 <__fxstatat@plt+0x3d98>
  405cfc:	cmp	x27, x24
  405d00:	b.cs	405d0c <__fxstatat@plt+0x3d7c>  // b.hs, b.nlast
  405d04:	mov	w12, #0x27                  	// #39
  405d08:	strb	w12, [x28, x27]
  405d0c:	add	x12, x27, #0x1
  405d10:	cmp	x12, x24
  405d14:	b.cs	405d20 <__fxstatat@plt+0x3d90>  // b.hs, b.nlast
  405d18:	mov	w13, #0x27                  	// #39
  405d1c:	strb	w13, [x28, x12]
  405d20:	mov	w15, wzr
  405d24:	add	x27, x27, #0x2
  405d28:	cmp	x27, x24
  405d2c:	b.cs	405c34 <__fxstatat@plt+0x3ca4>  // b.hs, b.nlast
  405d30:	strb	w21, [x28, x27]
  405d34:	b	405c34 <__fxstatat@plt+0x3ca4>
  405d38:	cmp	x27, x24
  405d3c:	b.cs	405da0 <__fxstatat@plt+0x3e10>  // b.hs, b.nlast
  405d40:	mov	w10, #0x27                  	// #39
  405d44:	strb	w10, [x28, x27]
  405d48:	add	x10, x27, #0x1
  405d4c:	cmp	x10, x24
  405d50:	b.cc	405dac <__fxstatat@plt+0x3e1c>  // b.lo, b.ul, b.last
  405d54:	add	x10, x27, #0x2
  405d58:	cmp	x10, x24
  405d5c:	b.cs	405d68 <__fxstatat@plt+0x3dd8>  // b.hs, b.nlast
  405d60:	mov	w11, #0x27                  	// #39
  405d64:	strb	w11, [x28, x10]
  405d68:	add	x27, x27, #0x3
  405d6c:	mov	w15, #0x1                   	// #1
  405d70:	cmp	x27, x24
  405d74:	b.cc	405c90 <__fxstatat@plt+0x3d00>  // b.lo, b.ul, b.last
  405d78:	add	x10, x27, #0x1
  405d7c:	cmp	x10, x24
  405d80:	b.cs	405ca4 <__fxstatat@plt+0x3d14>  // b.hs, b.nlast
  405d84:	mov	w11, #0x30                  	// #48
  405d88:	bfxil	w11, w21, #6, #2
  405d8c:	strb	w11, [x28, x10]
  405d90:	add	x10, x27, #0x2
  405d94:	cmp	x10, x24
  405d98:	b.cc	405cb0 <__fxstatat@plt+0x3d20>  // b.lo, b.ul, b.last
  405d9c:	b	405cbc <__fxstatat@plt+0x3d2c>
  405da0:	add	x10, x27, #0x1
  405da4:	cmp	x10, x24
  405da8:	b.cs	405d54 <__fxstatat@plt+0x3dc4>  // b.hs, b.nlast
  405dac:	mov	w11, #0x24                  	// #36
  405db0:	strb	w11, [x28, x10]
  405db4:	add	x10, x27, #0x2
  405db8:	cmp	x10, x24
  405dbc:	b.cc	405d60 <__fxstatat@plt+0x3dd0>  // b.lo, b.ul, b.last
  405dc0:	b	405d68 <__fxstatat@plt+0x3dd8>
  405dc4:	and	w8, w10, #0x1
  405dc8:	tbz	w8, #0, 405824 <__fxstatat@plt+0x3894>
  405dcc:	b	405854 <__fxstatat@plt+0x38c4>
  405dd0:	add	x8, x27, #0x1
  405dd4:	cmp	x8, x24
  405dd8:	b.cs	405a18 <__fxstatat@plt+0x3a88>  // b.hs, b.nlast
  405ddc:	mov	w10, #0x22                  	// #34
  405de0:	strb	w10, [x28, x8]
  405de4:	add	x8, x27, #0x2
  405de8:	cmp	x8, x24
  405dec:	b.cc	405a24 <__fxstatat@plt+0x3a94>  // b.lo, b.ul, b.last
  405df0:	add	x8, x27, #0x3
  405df4:	cmp	x8, x24
  405df8:	b.cs	405e04 <__fxstatat@plt+0x3e74>  // b.hs, b.nlast
  405dfc:	mov	w10, #0x3f                  	// #63
  405e00:	strb	w10, [x28, x8]
  405e04:	mov	w8, wzr
  405e08:	mov	w26, wzr
  405e0c:	add	x27, x27, #0x4
  405e10:	mov	x22, x9
  405e14:	b	4055bc <__fxstatat@plt+0x362c>
  405e18:	mov	w21, #0x3f                  	// #63
  405e1c:	mov	w26, w8
  405e20:	b	4055bc <__fxstatat@plt+0x362c>
  405e24:	mov	x23, x22
  405e28:	b	405e30 <__fxstatat@plt+0x3ea0>
  405e2c:	mov	x23, #0xffffffffffffffff    	// #-1
  405e30:	cmp	w20, #0x2
  405e34:	cset	w8, eq  // eq = none
  405e38:	cmp	x27, #0x0
  405e3c:	cset	w9, eq  // eq = none
  405e40:	and	w8, w8, w9
  405e44:	and	w8, w17, w8
  405e48:	tbnz	w8, #0, 405eac <__fxstatat@plt+0x3f1c>
  405e4c:	cmp	w20, #0x2
  405e50:	cset	w8, ne  // ne = any
  405e54:	orr	w8, w17, w8
  405e58:	tbnz	w8, #0, 405f74 <__fxstatat@plt+0x3fe4>
  405e5c:	ldr	w8, [sp, #84]
  405e60:	eor	w8, w8, #0x1
  405e64:	tbnz	w8, #0, 405f74 <__fxstatat@plt+0x3fe4>
  405e68:	mov	x22, x23
  405e6c:	tbnz	w14, #0, 405f44 <__fxstatat@plt+0x3fb4>
  405e70:	ldr	x23, [sp, #72]
  405e74:	mov	w21, wzr
  405e78:	cbz	x23, 405f70 <__fxstatat@plt+0x3fe0>
  405e7c:	ldur	w8, [x29, #-72]
  405e80:	mov	w20, #0x2                   	// #2
  405e84:	mov	w14, w21
  405e88:	mov	w17, w21
  405e8c:	cbz	x24, 405098 <__fxstatat@plt+0x3108>
  405e90:	b	405f74 <__fxstatat@plt+0x3fe4>
  405e94:	adrp	x20, 40b000 <__fxstatat@plt+0x9070>
  405e98:	add	x20, x20, #0x8ca
  405e9c:	b	4052cc <__fxstatat@plt+0x333c>
  405ea0:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  405ea4:	add	x8, x8, #0x8ce
  405ea8:	b	405360 <__fxstatat@plt+0x33d0>
  405eac:	ldur	w8, [x29, #-72]
  405eb0:	ldr	x7, [sp, #96]
  405eb4:	mov	w9, #0x4                   	// #4
  405eb8:	tst	w8, #0x1
  405ebc:	mov	w8, #0x2                   	// #2
  405ec0:	csel	w8, w9, w8, ne  // ne = any
  405ec4:	cmp	w20, #0x2
  405ec8:	b.ne	405ef0 <__fxstatat@plt+0x3f60>  // b.any
  405ecc:	mov	w20, w8
  405ed0:	b	405ef0 <__fxstatat@plt+0x3f60>
  405ed4:	ldur	w8, [x29, #-72]
  405ed8:	ldr	x23, [sp, #40]
  405edc:	mov	w9, #0x4                   	// #4
  405ee0:	tst	w8, #0x1
  405ee4:	mov	w8, #0x2                   	// #2
  405ee8:	csel	w20, w9, w8, ne  // ne = any
  405eec:	ldr	x7, [sp, #96]
  405ef0:	ldr	w8, [sp, #88]
  405ef4:	mov	x0, x28
  405ef8:	mov	x1, x24
  405efc:	mov	x2, x19
  405f00:	and	w5, w8, #0xfffffffd
  405f04:	ldur	x8, [x29, #-88]
  405f08:	mov	x3, x23
  405f0c:	mov	w4, w20
  405f10:	mov	x6, xzr
  405f14:	str	x8, [sp]
  405f18:	bl	40501c <__fxstatat@plt+0x308c>
  405f1c:	mov	x27, x0
  405f20:	mov	x0, x27
  405f24:	ldp	x20, x19, [sp, #272]
  405f28:	ldp	x22, x21, [sp, #256]
  405f2c:	ldp	x24, x23, [sp, #240]
  405f30:	ldp	x26, x25, [sp, #224]
  405f34:	ldp	x28, x27, [sp, #208]
  405f38:	ldp	x29, x30, [sp, #192]
  405f3c:	add	sp, sp, #0x120
  405f40:	ret
  405f44:	ldur	x8, [x29, #-88]
  405f48:	ldr	x1, [sp, #72]
  405f4c:	ldr	w5, [sp, #88]
  405f50:	ldur	x6, [x29, #-40]
  405f54:	ldr	x7, [sp, #96]
  405f58:	mov	w4, #0x5                   	// #5
  405f5c:	str	x8, [sp]
  405f60:	mov	x0, x28
  405f64:	mov	x2, x19
  405f68:	mov	x3, x22
  405f6c:	b	405f18 <__fxstatat@plt+0x3f88>
  405f70:	mov	w17, w21
  405f74:	ldur	x8, [x29, #-64]
  405f78:	cbz	x8, 405fac <__fxstatat@plt+0x401c>
  405f7c:	tbnz	w17, #0, 405fac <__fxstatat@plt+0x401c>
  405f80:	ldrb	w9, [x8]
  405f84:	cbz	w9, 405fac <__fxstatat@plt+0x401c>
  405f88:	add	x8, x8, #0x1
  405f8c:	b	405f9c <__fxstatat@plt+0x400c>
  405f90:	ldrb	w9, [x8], #1
  405f94:	add	x27, x27, #0x1
  405f98:	cbz	w9, 405fac <__fxstatat@plt+0x401c>
  405f9c:	cmp	x27, x24
  405fa0:	b.cs	405f90 <__fxstatat@plt+0x4000>  // b.hs, b.nlast
  405fa4:	strb	w9, [x28, x27]
  405fa8:	b	405f90 <__fxstatat@plt+0x4000>
  405fac:	cmp	x27, x24
  405fb0:	b.cs	405f20 <__fxstatat@plt+0x3f90>  // b.hs, b.nlast
  405fb4:	strb	wzr, [x28, x27]
  405fb8:	b	405f20 <__fxstatat@plt+0x3f90>
  405fbc:	b.ne	405eec <__fxstatat@plt+0x3f5c>  // b.any
  405fc0:	mov	w20, #0x4                   	// #4
  405fc4:	b	405eec <__fxstatat@plt+0x3f5c>
  405fc8:	bl	401d50 <abort@plt>
  405fcc:	sub	sp, sp, #0x60
  405fd0:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  405fd4:	add	x8, x8, #0x360
  405fd8:	cmp	x2, #0x0
  405fdc:	stp	x29, x30, [sp, #16]
  405fe0:	stp	x26, x25, [sp, #32]
  405fe4:	stp	x24, x23, [sp, #48]
  405fe8:	stp	x22, x21, [sp, #64]
  405fec:	stp	x20, x19, [sp, #80]
  405ff0:	add	x29, sp, #0x10
  405ff4:	mov	x19, x1
  405ff8:	mov	x20, x0
  405ffc:	csel	x25, x8, x2, eq  // eq = none
  406000:	bl	401f40 <__errno_location@plt>
  406004:	ldp	w4, w8, [x25]
  406008:	ldp	x7, x9, [x25, #40]
  40600c:	ldr	w26, [x0]
  406010:	add	x23, x25, #0x8
  406014:	orr	w22, w8, #0x1
  406018:	mov	x21, x0
  40601c:	mov	x0, xzr
  406020:	mov	x1, xzr
  406024:	mov	x2, x20
  406028:	mov	x3, x19
  40602c:	mov	w5, w22
  406030:	mov	x6, x23
  406034:	str	x9, [sp]
  406038:	bl	40501c <__fxstatat@plt+0x308c>
  40603c:	add	x24, x0, #0x1
  406040:	mov	x0, x24
  406044:	bl	407d18 <__fxstatat@plt+0x5d88>
  406048:	ldr	w4, [x25]
  40604c:	ldp	x7, x8, [x25, #40]
  406050:	mov	x1, x24
  406054:	mov	x2, x20
  406058:	mov	x3, x19
  40605c:	mov	w5, w22
  406060:	mov	x6, x23
  406064:	mov	x25, x0
  406068:	str	x8, [sp]
  40606c:	bl	40501c <__fxstatat@plt+0x308c>
  406070:	str	w26, [x21]
  406074:	mov	x0, x25
  406078:	ldp	x20, x19, [sp, #80]
  40607c:	ldp	x22, x21, [sp, #64]
  406080:	ldp	x24, x23, [sp, #48]
  406084:	ldp	x26, x25, [sp, #32]
  406088:	ldp	x29, x30, [sp, #16]
  40608c:	add	sp, sp, #0x60
  406090:	ret
  406094:	sub	sp, sp, #0x70
  406098:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  40609c:	add	x8, x8, #0x360
  4060a0:	cmp	x3, #0x0
  4060a4:	stp	x29, x30, [sp, #16]
  4060a8:	stp	x28, x27, [sp, #32]
  4060ac:	stp	x26, x25, [sp, #48]
  4060b0:	stp	x24, x23, [sp, #64]
  4060b4:	stp	x22, x21, [sp, #80]
  4060b8:	stp	x20, x19, [sp, #96]
  4060bc:	add	x29, sp, #0x10
  4060c0:	mov	x19, x2
  4060c4:	mov	x22, x1
  4060c8:	mov	x23, x0
  4060cc:	csel	x21, x8, x3, eq  // eq = none
  4060d0:	bl	401f40 <__errno_location@plt>
  4060d4:	ldp	w4, w8, [x21]
  4060d8:	cmp	x19, #0x0
  4060dc:	ldp	x7, x9, [x21, #40]
  4060e0:	ldr	w28, [x0]
  4060e4:	cset	w10, eq  // eq = none
  4060e8:	orr	w25, w8, w10
  4060ec:	add	x26, x21, #0x8
  4060f0:	mov	x24, x0
  4060f4:	mov	x0, xzr
  4060f8:	mov	x1, xzr
  4060fc:	mov	x2, x23
  406100:	mov	x3, x22
  406104:	mov	w5, w25
  406108:	mov	x6, x26
  40610c:	str	x9, [sp]
  406110:	bl	40501c <__fxstatat@plt+0x308c>
  406114:	add	x27, x0, #0x1
  406118:	mov	x20, x0
  40611c:	mov	x0, x27
  406120:	bl	407d18 <__fxstatat@plt+0x5d88>
  406124:	ldr	w4, [x21]
  406128:	ldp	x7, x8, [x21, #40]
  40612c:	mov	x1, x27
  406130:	mov	x2, x23
  406134:	mov	x3, x22
  406138:	mov	w5, w25
  40613c:	mov	x6, x26
  406140:	mov	x21, x0
  406144:	str	x8, [sp]
  406148:	bl	40501c <__fxstatat@plt+0x308c>
  40614c:	str	w28, [x24]
  406150:	cbz	x19, 406158 <__fxstatat@plt+0x41c8>
  406154:	str	x20, [x19]
  406158:	mov	x0, x21
  40615c:	ldp	x20, x19, [sp, #96]
  406160:	ldp	x22, x21, [sp, #80]
  406164:	ldp	x24, x23, [sp, #64]
  406168:	ldp	x26, x25, [sp, #48]
  40616c:	ldp	x28, x27, [sp, #32]
  406170:	ldp	x29, x30, [sp, #16]
  406174:	add	sp, sp, #0x70
  406178:	ret
  40617c:	stp	x29, x30, [sp, #-48]!
  406180:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406184:	add	x8, x8, #0x2e8
  406188:	ldr	w9, [x8]
  40618c:	stp	x20, x19, [sp, #32]
  406190:	ldr	x19, [x8, #8]
  406194:	adrp	x20, 41d000 <__fxstatat@plt+0x1b070>
  406198:	cmp	w9, #0x2
  40619c:	stp	x22, x21, [sp, #16]
  4061a0:	mov	x29, sp
  4061a4:	b.lt	4061c8 <__fxstatat@plt+0x4238>  // b.tstop
  4061a8:	add	x21, x19, #0x18
  4061ac:	mov	w22, #0x1                   	// #1
  4061b0:	ldr	x0, [x21], #16
  4061b4:	bl	401df0 <free@plt>
  4061b8:	ldrsw	x8, [x20, #744]
  4061bc:	add	x22, x22, #0x1
  4061c0:	cmp	x22, x8
  4061c4:	b.lt	4061b0 <__fxstatat@plt+0x4220>  // b.tstop
  4061c8:	ldr	x0, [x19, #8]
  4061cc:	adrp	x21, 41d000 <__fxstatat@plt+0x1b070>
  4061d0:	add	x21, x21, #0x398
  4061d4:	adrp	x22, 41d000 <__fxstatat@plt+0x1b070>
  4061d8:	cmp	x0, x21
  4061dc:	add	x22, x22, #0x2f8
  4061e0:	b.eq	4061f0 <__fxstatat@plt+0x4260>  // b.none
  4061e4:	bl	401df0 <free@plt>
  4061e8:	mov	w8, #0x100                 	// #256
  4061ec:	stp	x8, x21, [x22]
  4061f0:	cmp	x19, x22
  4061f4:	b.eq	406210 <__fxstatat@plt+0x4280>  // b.none
  4061f8:	mov	x0, x19
  4061fc:	bl	401df0 <free@plt>
  406200:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406204:	add	x8, x8, #0x2f0
  406208:	add	x9, x8, #0x8
  40620c:	str	x9, [x8]
  406210:	mov	w8, #0x1                   	// #1
  406214:	str	w8, [x20, #744]
  406218:	ldp	x20, x19, [sp, #32]
  40621c:	ldp	x22, x21, [sp, #16]
  406220:	ldp	x29, x30, [sp], #48
  406224:	ret
  406228:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  40622c:	add	x3, x3, #0x360
  406230:	mov	x2, #0xffffffffffffffff    	// #-1
  406234:	b	406238 <__fxstatat@plt+0x42a8>
  406238:	sub	sp, sp, #0x80
  40623c:	stp	x29, x30, [sp, #32]
  406240:	add	x29, sp, #0x20
  406244:	stp	x28, x27, [sp, #48]
  406248:	stp	x26, x25, [sp, #64]
  40624c:	stp	x24, x23, [sp, #80]
  406250:	stp	x22, x21, [sp, #96]
  406254:	stp	x20, x19, [sp, #112]
  406258:	mov	x22, x3
  40625c:	stur	x2, [x29, #-8]
  406260:	mov	x21, x1
  406264:	mov	w23, w0
  406268:	bl	401f40 <__errno_location@plt>
  40626c:	tbnz	w23, #31, 4063c8 <__fxstatat@plt+0x4438>
  406270:	adrp	x25, 41d000 <__fxstatat@plt+0x1b070>
  406274:	ldr	w8, [x25, #744]
  406278:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  40627c:	ldr	w20, [x0]
  406280:	ldr	x27, [x9, #752]
  406284:	mov	x19, x0
  406288:	cmp	w8, w23
  40628c:	b.gt	406304 <__fxstatat@plt+0x4374>
  406290:	mov	w8, #0x7fffffff            	// #2147483647
  406294:	cmp	w23, w8
  406298:	stur	w20, [x29, #-12]
  40629c:	b.eq	4063cc <__fxstatat@plt+0x443c>  // b.none
  4062a0:	adrp	x28, 41d000 <__fxstatat@plt+0x1b070>
  4062a4:	add	x28, x28, #0x2f0
  4062a8:	add	x20, x28, #0x8
  4062ac:	add	w26, w23, #0x1
  4062b0:	cmp	x27, x20
  4062b4:	csel	x0, xzr, x27, eq  // eq = none
  4062b8:	sbfiz	x1, x26, #4, #32
  4062bc:	bl	407d98 <__fxstatat@plt+0x5e08>
  4062c0:	mov	x24, x0
  4062c4:	cmp	x27, x20
  4062c8:	str	x0, [x28]
  4062cc:	b.ne	4062e0 <__fxstatat@plt+0x4350>  // b.any
  4062d0:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  4062d4:	add	x8, x8, #0x2f8
  4062d8:	ldr	q0, [x8]
  4062dc:	str	q0, [x24]
  4062e0:	ldrsw	x8, [x25, #744]
  4062e4:	mov	w1, wzr
  4062e8:	add	x0, x24, x8, lsl #4
  4062ec:	sub	w8, w26, w8
  4062f0:	sbfiz	x2, x8, #4, #32
  4062f4:	bl	401c90 <memset@plt>
  4062f8:	ldur	w20, [x29, #-12]
  4062fc:	mov	x27, x24
  406300:	str	w26, [x25, #744]
  406304:	add	x28, x27, w23, uxtw #4
  406308:	mov	x27, x28
  40630c:	ldr	x26, [x28]
  406310:	ldr	x23, [x27, #8]!
  406314:	ldp	w4, w8, [x22]
  406318:	ldp	x7, x9, [x22, #40]
  40631c:	ldur	x3, [x29, #-8]
  406320:	add	x24, x22, #0x8
  406324:	orr	w25, w8, #0x1
  406328:	mov	x0, x23
  40632c:	mov	x1, x26
  406330:	mov	x2, x21
  406334:	mov	w5, w25
  406338:	mov	x6, x24
  40633c:	str	x9, [sp]
  406340:	bl	40501c <__fxstatat@plt+0x308c>
  406344:	cmp	x26, x0
  406348:	b.hi	4063a0 <__fxstatat@plt+0x4410>  // b.pmore
  40634c:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406350:	add	x8, x8, #0x398
  406354:	add	x26, x0, #0x1
  406358:	cmp	x23, x8
  40635c:	str	x26, [x28]
  406360:	b.eq	40636c <__fxstatat@plt+0x43dc>  // b.none
  406364:	mov	x0, x23
  406368:	bl	401df0 <free@plt>
  40636c:	mov	x0, x26
  406370:	bl	407d18 <__fxstatat@plt+0x5d88>
  406374:	str	x0, [x27]
  406378:	ldr	w4, [x22]
  40637c:	ldp	x7, x8, [x22, #40]
  406380:	ldur	x3, [x29, #-8]
  406384:	mov	x1, x26
  406388:	mov	x2, x21
  40638c:	mov	w5, w25
  406390:	mov	x6, x24
  406394:	mov	x23, x0
  406398:	str	x8, [sp]
  40639c:	bl	40501c <__fxstatat@plt+0x308c>
  4063a0:	str	w20, [x19]
  4063a4:	mov	x0, x23
  4063a8:	ldp	x20, x19, [sp, #112]
  4063ac:	ldp	x22, x21, [sp, #96]
  4063b0:	ldp	x24, x23, [sp, #80]
  4063b4:	ldp	x26, x25, [sp, #64]
  4063b8:	ldp	x28, x27, [sp, #48]
  4063bc:	ldp	x29, x30, [sp, #32]
  4063c0:	add	sp, sp, #0x80
  4063c4:	ret
  4063c8:	bl	401d50 <abort@plt>
  4063cc:	bl	408054 <__fxstatat@plt+0x60c4>
  4063d0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4063d4:	add	x3, x3, #0x360
  4063d8:	b	406238 <__fxstatat@plt+0x42a8>
  4063dc:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4063e0:	add	x3, x3, #0x360
  4063e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4063e8:	mov	x1, x0
  4063ec:	mov	w0, wzr
  4063f0:	b	406238 <__fxstatat@plt+0x42a8>
  4063f4:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4063f8:	mov	x2, x1
  4063fc:	add	x3, x3, #0x360
  406400:	mov	x1, x0
  406404:	mov	w0, wzr
  406408:	b	406238 <__fxstatat@plt+0x42a8>
  40640c:	sub	sp, sp, #0x50
  406410:	movi	v0.2d, #0x0
  406414:	cmp	w1, #0xa
  406418:	stp	x29, x30, [sp, #64]
  40641c:	add	x29, sp, #0x40
  406420:	str	xzr, [sp, #48]
  406424:	stp	q0, q0, [sp, #16]
  406428:	str	q0, [sp]
  40642c:	b.eq	406454 <__fxstatat@plt+0x44c4>  // b.none
  406430:	mov	x8, x2
  406434:	str	w1, [sp]
  406438:	mov	x3, sp
  40643c:	mov	x2, #0xffffffffffffffff    	// #-1
  406440:	mov	x1, x8
  406444:	bl	406238 <__fxstatat@plt+0x42a8>
  406448:	ldp	x29, x30, [sp, #64]
  40644c:	add	sp, sp, #0x50
  406450:	ret
  406454:	bl	401d50 <abort@plt>
  406458:	sub	sp, sp, #0x50
  40645c:	movi	v0.2d, #0x0
  406460:	cmp	w1, #0xa
  406464:	stp	x29, x30, [sp, #64]
  406468:	add	x29, sp, #0x40
  40646c:	str	xzr, [sp, #48]
  406470:	stp	q0, q0, [sp, #16]
  406474:	str	q0, [sp]
  406478:	b.eq	4064a0 <__fxstatat@plt+0x4510>  // b.none
  40647c:	mov	x8, x3
  406480:	str	w1, [sp]
  406484:	mov	x3, sp
  406488:	mov	x1, x2
  40648c:	mov	x2, x8
  406490:	bl	406238 <__fxstatat@plt+0x42a8>
  406494:	ldp	x29, x30, [sp, #64]
  406498:	add	sp, sp, #0x50
  40649c:	ret
  4064a0:	bl	401d50 <abort@plt>
  4064a4:	sub	sp, sp, #0x50
  4064a8:	movi	v0.2d, #0x0
  4064ac:	cmp	w0, #0xa
  4064b0:	stp	x29, x30, [sp, #64]
  4064b4:	add	x29, sp, #0x40
  4064b8:	str	xzr, [sp, #48]
  4064bc:	stp	q0, q0, [sp, #16]
  4064c0:	str	q0, [sp]
  4064c4:	b.eq	4064e8 <__fxstatat@plt+0x4558>  // b.none
  4064c8:	str	w0, [sp]
  4064cc:	mov	x3, sp
  4064d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4064d4:	mov	w0, wzr
  4064d8:	bl	406238 <__fxstatat@plt+0x42a8>
  4064dc:	ldp	x29, x30, [sp, #64]
  4064e0:	add	sp, sp, #0x50
  4064e4:	ret
  4064e8:	bl	401d50 <abort@plt>
  4064ec:	sub	sp, sp, #0x50
  4064f0:	movi	v0.2d, #0x0
  4064f4:	cmp	w0, #0xa
  4064f8:	stp	x29, x30, [sp, #64]
  4064fc:	add	x29, sp, #0x40
  406500:	str	xzr, [sp, #48]
  406504:	stp	q0, q0, [sp, #16]
  406508:	str	q0, [sp]
  40650c:	b.eq	40652c <__fxstatat@plt+0x459c>  // b.none
  406510:	str	w0, [sp]
  406514:	mov	x3, sp
  406518:	mov	w0, wzr
  40651c:	bl	406238 <__fxstatat@plt+0x42a8>
  406520:	ldp	x29, x30, [sp, #64]
  406524:	add	sp, sp, #0x50
  406528:	ret
  40652c:	bl	401d50 <abort@plt>
  406530:	sub	sp, sp, #0x50
  406534:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  406538:	add	x9, x9, #0x360
  40653c:	ldp	q0, q1, [x9]
  406540:	ubfx	w10, w2, #5, #3
  406544:	mov	x11, sp
  406548:	mov	x8, x1
  40654c:	stp	q0, q1, [sp]
  406550:	ldr	q0, [x9, #32]
  406554:	ldr	x9, [x9, #48]
  406558:	mov	x1, x0
  40655c:	mov	x3, sp
  406560:	str	q0, [sp, #32]
  406564:	str	x9, [sp, #48]
  406568:	add	x9, x11, w10, uxtw #2
  40656c:	ldr	w10, [x9, #8]
  406570:	mov	w0, wzr
  406574:	stp	x29, x30, [sp, #64]
  406578:	add	x29, sp, #0x40
  40657c:	lsr	w11, w10, w2
  406580:	mvn	w11, w11
  406584:	and	w11, w11, #0x1
  406588:	lsl	w11, w11, w2
  40658c:	eor	w10, w11, w10
  406590:	mov	x2, x8
  406594:	str	w10, [x9, #8]
  406598:	bl	406238 <__fxstatat@plt+0x42a8>
  40659c:	ldp	x29, x30, [sp, #64]
  4065a0:	add	sp, sp, #0x50
  4065a4:	ret
  4065a8:	sub	sp, sp, #0x50
  4065ac:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  4065b0:	add	x9, x9, #0x360
  4065b4:	ldp	q0, q1, [x9]
  4065b8:	ubfx	w10, w1, #5, #3
  4065bc:	mov	x11, sp
  4065c0:	mov	x8, x0
  4065c4:	stp	q0, q1, [sp]
  4065c8:	ldr	q0, [x9, #32]
  4065cc:	ldr	x9, [x9, #48]
  4065d0:	mov	x3, sp
  4065d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4065d8:	str	q0, [sp, #32]
  4065dc:	str	x9, [sp, #48]
  4065e0:	add	x9, x11, w10, uxtw #2
  4065e4:	ldr	w10, [x9, #8]
  4065e8:	mov	w0, wzr
  4065ec:	stp	x29, x30, [sp, #64]
  4065f0:	add	x29, sp, #0x40
  4065f4:	lsr	w11, w10, w1
  4065f8:	mvn	w11, w11
  4065fc:	and	w11, w11, #0x1
  406600:	lsl	w11, w11, w1
  406604:	eor	w10, w11, w10
  406608:	mov	x1, x8
  40660c:	str	w10, [x9, #8]
  406610:	bl	406238 <__fxstatat@plt+0x42a8>
  406614:	ldp	x29, x30, [sp, #64]
  406618:	add	sp, sp, #0x50
  40661c:	ret
  406620:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406624:	add	x8, x8, #0x360
  406628:	ldp	q0, q1, [x8]
  40662c:	ldr	q2, [x8, #32]
  406630:	ldr	x8, [x8, #48]
  406634:	mov	x1, x0
  406638:	stp	q0, q1, [sp, #-80]!
  40663c:	ldr	w9, [sp, #12]
  406640:	str	x8, [sp, #48]
  406644:	mov	x3, sp
  406648:	mov	x2, #0xffffffffffffffff    	// #-1
  40664c:	orr	w8, w9, #0x4000000
  406650:	mov	w0, wzr
  406654:	stp	x29, x30, [sp, #64]
  406658:	add	x29, sp, #0x40
  40665c:	str	q2, [sp, #32]
  406660:	str	w8, [sp, #12]
  406664:	bl	406238 <__fxstatat@plt+0x42a8>
  406668:	ldp	x29, x30, [sp, #64]
  40666c:	add	sp, sp, #0x50
  406670:	ret
  406674:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406678:	add	x8, x8, #0x360
  40667c:	ldp	q0, q1, [x8]
  406680:	ldr	q2, [x8, #32]
  406684:	ldr	x8, [x8, #48]
  406688:	mov	x2, x1
  40668c:	stp	q0, q1, [sp, #-80]!
  406690:	ldr	w9, [sp, #12]
  406694:	mov	x1, x0
  406698:	str	x8, [sp, #48]
  40669c:	mov	x3, sp
  4066a0:	orr	w8, w9, #0x4000000
  4066a4:	mov	w0, wzr
  4066a8:	stp	x29, x30, [sp, #64]
  4066ac:	add	x29, sp, #0x40
  4066b0:	str	q2, [sp, #32]
  4066b4:	str	w8, [sp, #12]
  4066b8:	bl	406238 <__fxstatat@plt+0x42a8>
  4066bc:	ldp	x29, x30, [sp, #64]
  4066c0:	add	sp, sp, #0x50
  4066c4:	ret
  4066c8:	sub	sp, sp, #0x80
  4066cc:	movi	v0.2d, #0x0
  4066d0:	cmp	w1, #0xa
  4066d4:	stp	x29, x30, [sp, #112]
  4066d8:	add	x29, sp, #0x70
  4066dc:	str	wzr, [sp, #48]
  4066e0:	stp	q0, q0, [sp, #16]
  4066e4:	str	q0, [sp]
  4066e8:	b.eq	406738 <__fxstatat@plt+0x47a8>  // b.none
  4066ec:	ldp	q0, q1, [sp]
  4066f0:	ldr	w9, [sp, #48]
  4066f4:	ldr	q2, [sp, #32]
  4066f8:	mov	x8, x2
  4066fc:	stur	q0, [sp, #60]
  406700:	ldr	w10, [sp, #68]
  406704:	str	w1, [sp, #56]
  406708:	str	w9, [sp, #108]
  40670c:	add	x3, sp, #0x38
  406710:	orr	w9, w10, #0x4000000
  406714:	mov	x2, #0xffffffffffffffff    	// #-1
  406718:	mov	x1, x8
  40671c:	stur	q1, [sp, #76]
  406720:	stur	q2, [sp, #92]
  406724:	str	w9, [sp, #68]
  406728:	bl	406238 <__fxstatat@plt+0x42a8>
  40672c:	ldp	x29, x30, [sp, #112]
  406730:	add	sp, sp, #0x80
  406734:	ret
  406738:	bl	401d50 <abort@plt>
  40673c:	sub	sp, sp, #0x50
  406740:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  406744:	add	x9, x9, #0x360
  406748:	ldp	q0, q1, [x9]
  40674c:	ldr	q2, [x9, #32]
  406750:	ldr	x9, [x9, #48]
  406754:	mov	w10, #0xa                   	// #10
  406758:	stp	x29, x30, [sp, #64]
  40675c:	add	x29, sp, #0x40
  406760:	stp	q0, q1, [sp]
  406764:	str	q2, [sp, #32]
  406768:	str	x9, [sp, #48]
  40676c:	str	w10, [sp]
  406770:	cbz	x1, 40679c <__fxstatat@plt+0x480c>
  406774:	cbz	x2, 40679c <__fxstatat@plt+0x480c>
  406778:	mov	x8, x3
  40677c:	stp	x1, x2, [sp, #40]
  406780:	mov	x3, sp
  406784:	mov	x2, #0xffffffffffffffff    	// #-1
  406788:	mov	x1, x8
  40678c:	bl	406238 <__fxstatat@plt+0x42a8>
  406790:	ldp	x29, x30, [sp, #64]
  406794:	add	sp, sp, #0x50
  406798:	ret
  40679c:	bl	401d50 <abort@plt>
  4067a0:	sub	sp, sp, #0x50
  4067a4:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  4067a8:	add	x9, x9, #0x360
  4067ac:	ldp	q0, q1, [x9]
  4067b0:	ldr	x10, [x9, #48]
  4067b4:	stp	x29, x30, [sp, #64]
  4067b8:	add	x29, sp, #0x40
  4067bc:	stp	q0, q1, [sp]
  4067c0:	ldr	q0, [x9, #32]
  4067c4:	mov	w9, #0xa                   	// #10
  4067c8:	str	x10, [sp, #48]
  4067cc:	str	w9, [sp]
  4067d0:	str	q0, [sp, #32]
  4067d4:	cbz	x1, 406800 <__fxstatat@plt+0x4870>
  4067d8:	cbz	x2, 406800 <__fxstatat@plt+0x4870>
  4067dc:	mov	x8, x3
  4067e0:	stp	x1, x2, [sp, #40]
  4067e4:	mov	x3, sp
  4067e8:	mov	x1, x8
  4067ec:	mov	x2, x4
  4067f0:	bl	406238 <__fxstatat@plt+0x42a8>
  4067f4:	ldp	x29, x30, [sp, #64]
  4067f8:	add	sp, sp, #0x50
  4067fc:	ret
  406800:	bl	401d50 <abort@plt>
  406804:	sub	sp, sp, #0x50
  406808:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  40680c:	add	x9, x9, #0x360
  406810:	ldp	q0, q1, [x9]
  406814:	ldr	q2, [x9, #32]
  406818:	ldr	x9, [x9, #48]
  40681c:	mov	w10, #0xa                   	// #10
  406820:	stp	x29, x30, [sp, #64]
  406824:	add	x29, sp, #0x40
  406828:	stp	q0, q1, [sp]
  40682c:	str	q2, [sp, #32]
  406830:	str	x9, [sp, #48]
  406834:	str	w10, [sp]
  406838:	cbz	x0, 406868 <__fxstatat@plt+0x48d8>
  40683c:	cbz	x1, 406868 <__fxstatat@plt+0x48d8>
  406840:	mov	x8, x2
  406844:	stp	x0, x1, [sp, #40]
  406848:	mov	x3, sp
  40684c:	mov	x2, #0xffffffffffffffff    	// #-1
  406850:	mov	w0, wzr
  406854:	mov	x1, x8
  406858:	bl	406238 <__fxstatat@plt+0x42a8>
  40685c:	ldp	x29, x30, [sp, #64]
  406860:	add	sp, sp, #0x50
  406864:	ret
  406868:	bl	401d50 <abort@plt>
  40686c:	sub	sp, sp, #0x50
  406870:	adrp	x9, 41d000 <__fxstatat@plt+0x1b070>
  406874:	add	x9, x9, #0x360
  406878:	ldp	q0, q1, [x9]
  40687c:	ldr	q2, [x9, #32]
  406880:	ldr	x9, [x9, #48]
  406884:	mov	w10, #0xa                   	// #10
  406888:	stp	x29, x30, [sp, #64]
  40688c:	add	x29, sp, #0x40
  406890:	stp	q0, q1, [sp]
  406894:	str	q2, [sp, #32]
  406898:	str	x9, [sp, #48]
  40689c:	str	w10, [sp]
  4068a0:	cbz	x0, 4068d0 <__fxstatat@plt+0x4940>
  4068a4:	cbz	x1, 4068d0 <__fxstatat@plt+0x4940>
  4068a8:	mov	x8, x3
  4068ac:	stp	x0, x1, [sp, #40]
  4068b0:	mov	x3, sp
  4068b4:	mov	w0, wzr
  4068b8:	mov	x1, x2
  4068bc:	mov	x2, x8
  4068c0:	bl	406238 <__fxstatat@plt+0x42a8>
  4068c4:	ldp	x29, x30, [sp, #64]
  4068c8:	add	sp, sp, #0x50
  4068cc:	ret
  4068d0:	bl	401d50 <abort@plt>
  4068d4:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4068d8:	add	x3, x3, #0x2b0
  4068dc:	b	406238 <__fxstatat@plt+0x42a8>
  4068e0:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4068e4:	mov	x2, x1
  4068e8:	add	x3, x3, #0x2b0
  4068ec:	mov	x1, x0
  4068f0:	mov	w0, wzr
  4068f4:	b	406238 <__fxstatat@plt+0x42a8>
  4068f8:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  4068fc:	add	x3, x3, #0x2b0
  406900:	mov	x2, #0xffffffffffffffff    	// #-1
  406904:	b	406238 <__fxstatat@plt+0x42a8>
  406908:	adrp	x3, 41d000 <__fxstatat@plt+0x1b070>
  40690c:	add	x3, x3, #0x2b0
  406910:	mov	x2, #0xffffffffffffffff    	// #-1
  406914:	mov	x1, x0
  406918:	mov	w0, wzr
  40691c:	b	406238 <__fxstatat@plt+0x42a8>
  406920:	stp	x29, x30, [sp, #-32]!
  406924:	str	x19, [sp, #16]
  406928:	mov	x19, x0
  40692c:	mov	w0, #0x18                  	// #24
  406930:	mov	x29, sp
  406934:	bl	407d18 <__fxstatat@plt+0x5d88>
  406938:	str	x19, [x0]
  40693c:	ldr	x19, [sp, #16]
  406940:	stp	xzr, xzr, [x0, #8]
  406944:	ldp	x29, x30, [sp], #32
  406948:	ret
  40694c:	stp	x29, x30, [sp, #-32]!
  406950:	str	x19, [sp, #16]
  406954:	mov	x29, sp
  406958:	bl	406af8 <__fxstatat@plt+0x4b68>
  40695c:	cbz	x0, 406974 <__fxstatat@plt+0x49e4>
  406960:	mov	x19, x0
  406964:	mov	w0, #0x18                  	// #24
  406968:	bl	407d18 <__fxstatat@plt+0x5d88>
  40696c:	stp	xzr, xzr, [x0, #8]
  406970:	str	x19, [x0]
  406974:	ldr	x19, [sp, #16]
  406978:	ldp	x29, x30, [sp], #32
  40697c:	ret
  406980:	ldr	x0, [x0]
  406984:	ret
  406988:	sub	sp, sp, #0x60
  40698c:	stp	x29, x30, [sp, #16]
  406990:	stp	x26, x25, [sp, #32]
  406994:	stp	x24, x23, [sp, #48]
  406998:	stp	x22, x21, [sp, #64]
  40699c:	stp	x20, x19, [sp, #80]
  4069a0:	mov	x22, x0
  4069a4:	ldr	x20, [x0]
  4069a8:	ldr	x25, [x22, #8]!
  4069ac:	ldr	x24, [x0, #16]
  4069b0:	mov	x19, x0
  4069b4:	mov	x21, x1
  4069b8:	add	x23, x1, #0x1
  4069bc:	add	x29, sp, #0x10
  4069c0:	cmp	x24, x21
  4069c4:	b.cs	406a18 <__fxstatat@plt+0x4a88>  // b.hs, b.nlast
  4069c8:	mov	x2, xzr
  4069cc:	mov	x8, x24
  4069d0:	mov	w9, #0xff                  	// #255
  4069d4:	bfi	x9, x8, #8, #56
  4069d8:	cmp	x9, x21
  4069dc:	add	x2, x2, #0x1
  4069e0:	mov	x8, x9
  4069e4:	b.cc	4069d0 <__fxstatat@plt+0x4a40>  // b.lo, b.ul, b.last
  4069e8:	add	x1, sp, #0x8
  4069ec:	mov	x0, x20
  4069f0:	add	x26, sp, #0x8
  4069f4:	bl	406d48 <__fxstatat@plt+0x4db8>
  4069f8:	ldrb	w8, [x26], #1
  4069fc:	mov	w9, #0xff                  	// #255
  406a00:	bfi	x9, x24, #8, #56
  406a04:	cmp	x9, x21
  406a08:	bfi	x8, x25, #8, #56
  406a0c:	mov	x25, x8
  406a10:	mov	x24, x9
  406a14:	b.cc	4069f8 <__fxstatat@plt+0x4a68>  // b.lo, b.ul, b.last
  406a18:	mov	x0, x25
  406a1c:	subs	x10, x24, x21
  406a20:	b.eq	406a50 <__fxstatat@plt+0x4ac0>  // b.none
  406a24:	udiv	x8, x10, x23
  406a28:	msub	x10, x8, x23, x10
  406a2c:	udiv	x9, x0, x23
  406a30:	sub	x11, x24, x10
  406a34:	msub	x25, x9, x23, x0
  406a38:	cmp	x0, x11
  406a3c:	sub	x24, x10, #0x1
  406a40:	b.hi	4069c0 <__fxstatat@plt+0x4a30>  // b.pmore
  406a44:	mov	x0, x25
  406a48:	stp	x9, x8, [x19, #8]
  406a4c:	b	406a54 <__fxstatat@plt+0x4ac4>
  406a50:	stp	xzr, xzr, [x22]
  406a54:	ldp	x20, x19, [sp, #80]
  406a58:	ldp	x22, x21, [sp, #64]
  406a5c:	ldp	x24, x23, [sp, #48]
  406a60:	ldp	x26, x25, [sp, #32]
  406a64:	ldp	x29, x30, [sp, #16]
  406a68:	add	sp, sp, #0x60
  406a6c:	ret
  406a70:	stp	x29, x30, [sp, #-32]!
  406a74:	mov	w1, #0x18                  	// #24
  406a78:	mov	x2, #0xffffffffffffffff    	// #-1
  406a7c:	str	x19, [sp, #16]
  406a80:	mov	x29, sp
  406a84:	mov	x19, x0
  406a88:	bl	401e90 <__explicit_bzero_chk@plt>
  406a8c:	mov	x0, x19
  406a90:	ldr	x19, [sp, #16]
  406a94:	ldp	x29, x30, [sp], #32
  406a98:	b	401df0 <free@plt>
  406a9c:	stp	x29, x30, [sp, #-48]!
  406aa0:	stp	x22, x21, [sp, #16]
  406aa4:	stp	x20, x19, [sp, #32]
  406aa8:	mov	x19, x0
  406aac:	ldr	x0, [x0]
  406ab0:	mov	x29, sp
  406ab4:	bl	406e9c <__fxstatat@plt+0x4f0c>
  406ab8:	mov	w20, w0
  406abc:	bl	401f40 <__errno_location@plt>
  406ac0:	ldr	w22, [x0]
  406ac4:	mov	x21, x0
  406ac8:	mov	w1, #0x18                  	// #24
  406acc:	mov	x2, #0xffffffffffffffff    	// #-1
  406ad0:	mov	x0, x19
  406ad4:	bl	401e90 <__explicit_bzero_chk@plt>
  406ad8:	mov	x0, x19
  406adc:	bl	401df0 <free@plt>
  406ae0:	str	w22, [x21]
  406ae4:	mov	w0, w20
  406ae8:	ldp	x20, x19, [sp, #32]
  406aec:	ldp	x22, x21, [sp, #16]
  406af0:	ldp	x29, x30, [sp], #48
  406af4:	ret
  406af8:	sub	sp, sp, #0x40
  406afc:	stp	x29, x30, [sp, #16]
  406b00:	stp	x22, x21, [sp, #32]
  406b04:	stp	x20, x19, [sp, #48]
  406b08:	add	x29, sp, #0x10
  406b0c:	cbz	x1, 406b70 <__fxstatat@plt+0x4be0>
  406b10:	mov	x21, x1
  406b14:	mov	x20, x0
  406b18:	cbz	x0, 406b90 <__fxstatat@plt+0x4c00>
  406b1c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  406b20:	add	x1, x1, #0x8d1
  406b24:	mov	x0, x20
  406b28:	bl	408aa8 <__fxstatat@plt+0x6b18>
  406b2c:	cbz	x0, 406bfc <__fxstatat@plt+0x4c6c>
  406b30:	mov	x22, x0
  406b34:	mov	w0, #0x1038                	// #4152
  406b38:	bl	407d18 <__fxstatat@plt+0x5d88>
  406b3c:	adrp	x8, 406000 <__fxstatat@plt+0x4070>
  406b40:	add	x8, x8, #0xee8
  406b44:	cmp	x21, #0x1, lsl #12
  406b48:	mov	w9, #0x1000                	// #4096
  406b4c:	mov	x19, x0
  406b50:	stp	x8, x20, [x0, #8]
  406b54:	add	x1, x0, #0x18
  406b58:	str	x22, [x0]
  406b5c:	csel	x3, x21, x9, cc  // cc = lo, ul, last
  406b60:	mov	x0, x22
  406b64:	mov	w2, wzr
  406b68:	bl	401b40 <setvbuf@plt>
  406b6c:	b	406d20 <__fxstatat@plt+0x4d90>
  406b70:	mov	w0, #0x1038                	// #4152
  406b74:	bl	407d18 <__fxstatat@plt+0x5d88>
  406b78:	adrp	x8, 406000 <__fxstatat@plt+0x4070>
  406b7c:	add	x8, x8, #0xee8
  406b80:	mov	x19, x0
  406b84:	stp	xzr, x8, [x0]
  406b88:	str	xzr, [x0, #16]
  406b8c:	b	406d20 <__fxstatat@plt+0x4d90>
  406b90:	mov	w0, #0x1038                	// #4152
  406b94:	bl	407d18 <__fxstatat@plt+0x5d88>
  406b98:	adrp	x8, 406000 <__fxstatat@plt+0x4070>
  406b9c:	add	x8, x8, #0xee8
  406ba0:	mov	x19, x0
  406ba4:	add	x20, x0, #0x20
  406ba8:	stp	xzr, x8, [x0]
  406bac:	stp	xzr, xzr, [x0, #16]
  406bb0:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  406bb4:	add	x0, x0, #0x8f3
  406bb8:	mov	w1, wzr
  406bbc:	bl	401c20 <open@plt>
  406bc0:	tbnz	w0, #31, 406c04 <__fxstatat@plt+0x4c74>
  406bc4:	cmp	x21, #0x800
  406bc8:	mov	w8, #0x800                 	// #2048
  406bcc:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  406bd0:	mov	x1, x20
  406bd4:	mov	w22, w0
  406bd8:	bl	401ea0 <read@plt>
  406bdc:	mov	x21, x0
  406be0:	mov	w0, w22
  406be4:	bl	401d10 <close@plt>
  406be8:	cmp	x21, #0x1
  406bec:	b.lt	406c04 <__fxstatat@plt+0x4c74>  // b.tstop
  406bf0:	cmp	x21, #0x7ff
  406bf4:	b.ls	406c08 <__fxstatat@plt+0x4c78>  // b.plast
  406bf8:	b	406d18 <__fxstatat@plt+0x4d88>
  406bfc:	mov	x19, xzr
  406c00:	b	406d20 <__fxstatat@plt+0x4d90>
  406c04:	mov	x21, xzr
  406c08:	mov	w8, #0x800                 	// #2048
  406c0c:	sub	x8, x8, x21
  406c10:	cmp	x8, #0x10
  406c14:	mov	w9, #0x10                  	// #16
  406c18:	mov	x0, sp
  406c1c:	mov	x1, xzr
  406c20:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  406c24:	bl	401cb0 <gettimeofday@plt>
  406c28:	add	x0, x20, x21
  406c2c:	mov	x1, sp
  406c30:	mov	x2, x22
  406c34:	bl	401aa0 <memcpy@plt>
  406c38:	add	x22, x22, x21
  406c3c:	cmp	x22, #0x7ff
  406c40:	b.hi	406d18 <__fxstatat@plt+0x4d88>  // b.pmore
  406c44:	mov	w8, #0x800                 	// #2048
  406c48:	sub	x8, x8, x22
  406c4c:	cmp	x8, #0x4
  406c50:	mov	w9, #0x4                   	// #4
  406c54:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406c58:	bl	401bc0 <getpid@plt>
  406c5c:	str	w0, [sp]
  406c60:	add	x0, x20, x22
  406c64:	mov	x1, sp
  406c68:	mov	x2, x21
  406c6c:	bl	401aa0 <memcpy@plt>
  406c70:	add	x22, x21, x22
  406c74:	cmp	x22, #0x7ff
  406c78:	b.hi	406d18 <__fxstatat@plt+0x4d88>  // b.pmore
  406c7c:	mov	w8, #0x800                 	// #2048
  406c80:	sub	x8, x8, x22
  406c84:	cmp	x8, #0x4
  406c88:	mov	w9, #0x4                   	// #4
  406c8c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406c90:	bl	401c40 <getppid@plt>
  406c94:	str	w0, [sp]
  406c98:	add	x0, x20, x22
  406c9c:	mov	x1, sp
  406ca0:	mov	x2, x21
  406ca4:	bl	401aa0 <memcpy@plt>
  406ca8:	add	x22, x21, x22
  406cac:	cmp	x22, #0x7ff
  406cb0:	b.hi	406d18 <__fxstatat@plt+0x4d88>  // b.pmore
  406cb4:	mov	w8, #0x800                 	// #2048
  406cb8:	sub	x8, x8, x22
  406cbc:	cmp	x8, #0x4
  406cc0:	mov	w9, #0x4                   	// #4
  406cc4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406cc8:	bl	401b20 <getuid@plt>
  406ccc:	str	w0, [sp]
  406cd0:	add	x0, x20, x22
  406cd4:	mov	x1, sp
  406cd8:	mov	x2, x21
  406cdc:	bl	401aa0 <memcpy@plt>
  406ce0:	add	x22, x21, x22
  406ce4:	cmp	x22, #0x7ff
  406ce8:	b.hi	406d18 <__fxstatat@plt+0x4d88>  // b.pmore
  406cec:	mov	w8, #0x800                 	// #2048
  406cf0:	sub	x8, x8, x22
  406cf4:	cmp	x8, #0x4
  406cf8:	mov	w9, #0x4                   	// #4
  406cfc:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  406d00:	bl	401e30 <getgid@plt>
  406d04:	str	w0, [sp]
  406d08:	add	x0, x20, x22
  406d0c:	mov	x1, sp
  406d10:	mov	x2, x21
  406d14:	bl	401aa0 <memcpy@plt>
  406d18:	mov	x0, x20
  406d1c:	bl	4071a0 <__fxstatat@plt+0x5210>
  406d20:	mov	x0, x19
  406d24:	ldp	x20, x19, [sp, #48]
  406d28:	ldp	x22, x21, [sp, #32]
  406d2c:	ldp	x29, x30, [sp, #16]
  406d30:	add	sp, sp, #0x40
  406d34:	ret
  406d38:	str	x1, [x0, #8]
  406d3c:	ret
  406d40:	str	x1, [x0, #16]
  406d44:	ret
  406d48:	stp	x29, x30, [sp, #-80]!
  406d4c:	stp	x24, x23, [sp, #32]
  406d50:	stp	x22, x21, [sp, #48]
  406d54:	stp	x20, x19, [sp, #64]
  406d58:	ldr	x3, [x0]
  406d5c:	mov	x21, x2
  406d60:	mov	x19, x0
  406d64:	mov	x20, x1
  406d68:	str	x25, [sp, #16]
  406d6c:	mov	x29, sp
  406d70:	cbz	x3, 406de0 <__fxstatat@plt+0x4e50>
  406d74:	mov	w1, #0x1                   	// #1
  406d78:	mov	x0, x20
  406d7c:	mov	x2, x21
  406d80:	bl	401d80 <fread_unlocked@plt>
  406d84:	mov	x23, x0
  406d88:	bl	401f40 <__errno_location@plt>
  406d8c:	subs	x21, x21, x23
  406d90:	b.eq	406e84 <__fxstatat@plt+0x4ef4>  // b.none
  406d94:	mov	x22, x0
  406d98:	ldr	x8, [x19]
  406d9c:	ldr	w9, [x22]
  406da0:	add	x20, x20, x23
  406da4:	ldr	w8, [x8]
  406da8:	lsl	w8, w8, #26
  406dac:	and	w8, w9, w8, asr #31
  406db0:	str	w8, [x22]
  406db4:	ldp	x8, x0, [x19, #8]
  406db8:	blr	x8
  406dbc:	ldr	x3, [x19]
  406dc0:	mov	w1, #0x1                   	// #1
  406dc4:	mov	x0, x20
  406dc8:	mov	x2, x21
  406dcc:	bl	401d80 <fread_unlocked@plt>
  406dd0:	mov	x23, x0
  406dd4:	subs	x21, x21, x0
  406dd8:	b.ne	406d98 <__fxstatat@plt+0x4e08>  // b.any
  406ddc:	b	406e84 <__fxstatat@plt+0x4ef4>
  406de0:	ldr	x24, [x19, #24]
  406de4:	add	x22, x19, #0x838
  406de8:	sub	x8, x22, x24
  406dec:	cmp	x24, x21
  406df0:	add	x1, x8, #0x800
  406df4:	b.cs	406e64 <__fxstatat@plt+0x4ed4>  // b.hs, b.nlast
  406df8:	add	x23, x19, #0x20
  406dfc:	mov	w25, #0x800                 	// #2048
  406e00:	b	406e20 <__fxstatat@plt+0x4e90>
  406e04:	mov	x0, x23
  406e08:	mov	x1, x22
  406e0c:	bl	406f58 <__fxstatat@plt+0x4fc8>
  406e10:	cmp	x21, #0x800
  406e14:	mov	x1, x22
  406e18:	mov	w24, #0x800                 	// #2048
  406e1c:	b.ls	406e6c <__fxstatat@plt+0x4edc>  // b.plast
  406e20:	mov	x0, x20
  406e24:	mov	x2, x24
  406e28:	bl	401aa0 <memcpy@plt>
  406e2c:	add	x20, x20, x24
  406e30:	tst	x20, #0x7
  406e34:	sub	x21, x21, x24
  406e38:	b.ne	406e04 <__fxstatat@plt+0x4e74>  // b.any
  406e3c:	cmp	x21, #0x800
  406e40:	b.cc	406e04 <__fxstatat@plt+0x4e74>  // b.lo, b.ul, b.last
  406e44:	mov	x0, x23
  406e48:	mov	x1, x20
  406e4c:	bl	406f58 <__fxstatat@plt+0x4fc8>
  406e50:	subs	x21, x21, #0x800
  406e54:	add	x20, x20, #0x800
  406e58:	b.ne	406e3c <__fxstatat@plt+0x4eac>  // b.any
  406e5c:	mov	x8, xzr
  406e60:	b	406e80 <__fxstatat@plt+0x4ef0>
  406e64:	mov	x25, x24
  406e68:	mov	x22, x1
  406e6c:	mov	x0, x20
  406e70:	mov	x1, x22
  406e74:	mov	x2, x21
  406e78:	bl	401aa0 <memcpy@plt>
  406e7c:	sub	x8, x25, x21
  406e80:	str	x8, [x19, #24]
  406e84:	ldp	x20, x19, [sp, #64]
  406e88:	ldp	x22, x21, [sp, #48]
  406e8c:	ldp	x24, x23, [sp, #32]
  406e90:	ldr	x25, [sp, #16]
  406e94:	ldp	x29, x30, [sp], #80
  406e98:	ret
  406e9c:	stp	x29, x30, [sp, #-32]!
  406ea0:	stp	x20, x19, [sp, #16]
  406ea4:	ldr	x19, [x0]
  406ea8:	mov	w1, #0x1038                	// #4152
  406eac:	mov	x2, #0xffffffffffffffff    	// #-1
  406eb0:	mov	x29, sp
  406eb4:	mov	x20, x0
  406eb8:	bl	401e90 <__explicit_bzero_chk@plt>
  406ebc:	mov	x0, x20
  406ec0:	bl	401df0 <free@plt>
  406ec4:	cbz	x19, 406ed8 <__fxstatat@plt+0x4f48>
  406ec8:	mov	x0, x19
  406ecc:	ldp	x20, x19, [sp, #16]
  406ed0:	ldp	x29, x30, [sp], #32
  406ed4:	b	408594 <__fxstatat@plt+0x6604>
  406ed8:	ldp	x20, x19, [sp, #16]
  406edc:	mov	w0, wzr
  406ee0:	ldp	x29, x30, [sp], #32
  406ee4:	ret
  406ee8:	stp	x29, x30, [sp, #-48]!
  406eec:	stp	x22, x21, [sp, #16]
  406ef0:	stp	x20, x19, [sp, #32]
  406ef4:	mov	x29, sp
  406ef8:	cbz	x0, 406f54 <__fxstatat@plt+0x4fc4>
  406efc:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  406f00:	ldr	w20, [x8, #680]
  406f04:	mov	x19, x0
  406f08:	bl	401f40 <__errno_location@plt>
  406f0c:	ldr	w21, [x0]
  406f10:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  406f14:	adrp	x9, 40b000 <__fxstatat@plt+0x9070>
  406f18:	add	x8, x8, #0x8e4
  406f1c:	add	x9, x9, #0x8d4
  406f20:	cmp	w21, #0x0
  406f24:	csel	x1, x9, x8, eq  // eq = none
  406f28:	mov	w2, #0x5                   	// #5
  406f2c:	mov	x0, xzr
  406f30:	bl	401ee0 <dcgettext@plt>
  406f34:	mov	x22, x0
  406f38:	mov	x0, x19
  406f3c:	bl	406908 <__fxstatat@plt+0x4978>
  406f40:	mov	x3, x0
  406f44:	mov	w0, w20
  406f48:	mov	w1, w21
  406f4c:	mov	x2, x22
  406f50:	bl	401b00 <error@plt>
  406f54:	bl	401d50 <abort@plt>
  406f58:	ldr	x9, [x0, #2064]
  406f5c:	ldr	x10, [x0, #2056]
  406f60:	ldr	x13, [x0, #2048]
  406f64:	mov	x8, xzr
  406f68:	add	x9, x9, #0x1
  406f6c:	add	x15, x9, x10
  406f70:	add	x10, x0, #0x400
  406f74:	str	x9, [x0, #2064]
  406f78:	add	x9, x0, x8
  406f7c:	ldr	x11, [x9]
  406f80:	ldr	x12, [x9, #1024]
  406f84:	eon	x13, x13, x13, lsl #21
  406f88:	and	x14, x11, #0x7f8
  406f8c:	ldr	x14, [x0, x14]
  406f90:	add	x12, x13, x12
  406f94:	add	x13, x12, x15
  406f98:	eor	x12, x12, x12, lsr #5
  406f9c:	add	x13, x13, x14
  406fa0:	str	x13, [x9]
  406fa4:	lsr	x13, x13, #8
  406fa8:	and	x13, x13, #0x7f8
  406fac:	ldr	x13, [x0, x13]
  406fb0:	add	x14, x1, x8
  406fb4:	add	x8, x8, #0x20
  406fb8:	add	x11, x13, x11
  406fbc:	str	x11, [x14]
  406fc0:	ldr	x13, [x9, #8]
  406fc4:	ldr	x15, [x9, #1032]
  406fc8:	and	x16, x13, #0x7f8
  406fcc:	ldr	x16, [x0, x16]
  406fd0:	add	x12, x15, x12
  406fd4:	add	x11, x12, x11
  406fd8:	eor	x12, x12, x12, lsl #12
  406fdc:	add	x11, x11, x16
  406fe0:	str	x11, [x9, #8]
  406fe4:	lsr	x11, x11, #8
  406fe8:	and	x11, x11, #0x7f8
  406fec:	ldr	x11, [x0, x11]
  406ff0:	add	x11, x11, x13
  406ff4:	str	x11, [x14, #8]
  406ff8:	ldr	x13, [x9, #16]
  406ffc:	ldr	x15, [x9, #1040]
  407000:	and	x16, x13, #0x7f8
  407004:	ldr	x16, [x0, x16]
  407008:	add	x12, x15, x12
  40700c:	add	x11, x12, x11
  407010:	eor	x12, x12, x12, lsr #33
  407014:	add	x11, x11, x16
  407018:	str	x11, [x9, #16]
  40701c:	lsr	x11, x11, #8
  407020:	and	x11, x11, #0x7f8
  407024:	ldr	x11, [x0, x11]
  407028:	add	x11, x11, x13
  40702c:	str	x11, [x14, #16]
  407030:	ldr	x15, [x9, #24]
  407034:	ldr	x13, [x9, #1048]
  407038:	and	x16, x15, #0x7f8
  40703c:	ldr	x16, [x0, x16]
  407040:	add	x13, x13, x12
  407044:	add	x11, x13, x11
  407048:	add	x11, x11, x16
  40704c:	str	x11, [x9, #24]
  407050:	lsr	x9, x11, #8
  407054:	and	x9, x9, #0x7f8
  407058:	ldr	x11, [x0, x9]
  40705c:	add	x9, x0, x8
  407060:	cmp	x9, x10
  407064:	add	x15, x11, x15
  407068:	str	x15, [x14, #24]
  40706c:	b.cc	406f78 <__fxstatat@plt+0x4fe8>  // b.lo, b.ul, b.last
  407070:	mov	x10, xzr
  407074:	add	x11, x0, #0x800
  407078:	add	x12, x1, x8
  40707c:	ldr	x16, [x9, x10]
  407080:	add	x14, x9, x10
  407084:	sub	x17, x14, #0x400
  407088:	ldr	x17, [x17]
  40708c:	and	x18, x16, #0x7f8
  407090:	ldr	x18, [x0, x18]
  407094:	eon	x13, x13, x13, lsl #21
  407098:	add	x13, x13, x17
  40709c:	add	x15, x13, x15
  4070a0:	add	x15, x15, x18
  4070a4:	str	x15, [x9, x10]
  4070a8:	lsr	x15, x15, #8
  4070ac:	and	x15, x15, #0x7f8
  4070b0:	ldr	x15, [x0, x15]
  4070b4:	add	x17, x0, x10
  4070b8:	add	x17, x17, x8
  4070bc:	sub	x18, x14, #0x3f8
  4070c0:	add	x15, x15, x16
  4070c4:	str	x15, [x12, x10]
  4070c8:	ldr	x16, [x17, #8]
  4070cc:	ldr	x18, [x18]
  4070d0:	eor	x13, x13, x13, lsr #5
  4070d4:	and	x2, x16, #0x7f8
  4070d8:	ldr	x2, [x0, x2]
  4070dc:	add	x13, x18, x13
  4070e0:	add	x15, x13, x15
  4070e4:	add	x18, x1, x10
  4070e8:	add	x15, x15, x2
  4070ec:	str	x15, [x17, #8]
  4070f0:	lsr	x15, x15, #8
  4070f4:	and	x15, x15, #0x7f8
  4070f8:	ldr	x15, [x0, x15]
  4070fc:	add	x18, x18, x8
  407100:	sub	x2, x14, #0x3f0
  407104:	eor	x13, x13, x13, lsl #12
  407108:	add	x15, x15, x16
  40710c:	str	x15, [x18, #8]
  407110:	ldr	x16, [x17, #16]
  407114:	ldr	x2, [x2]
  407118:	and	x3, x16, #0x7f8
  40711c:	ldr	x3, [x0, x3]
  407120:	add	x13, x2, x13
  407124:	add	x15, x13, x15
  407128:	eor	x13, x13, x13, lsr #33
  40712c:	add	x15, x15, x3
  407130:	str	x15, [x17, #16]
  407134:	lsr	x15, x15, #8
  407138:	and	x15, x15, #0x7f8
  40713c:	ldr	x15, [x0, x15]
  407140:	add	x15, x15, x16
  407144:	str	x15, [x18, #16]
  407148:	ldr	x16, [x17, #24]
  40714c:	sub	x18, x14, #0x3e8
  407150:	ldr	x18, [x18]
  407154:	add	x14, x14, #0x20
  407158:	and	x2, x16, #0x7f8
  40715c:	ldr	x2, [x0, x2]
  407160:	add	x13, x18, x13
  407164:	add	x15, x13, x15
  407168:	cmp	x14, x11
  40716c:	add	x15, x15, x2
  407170:	str	x15, [x17, #24]
  407174:	lsr	x15, x15, #8
  407178:	and	x15, x15, #0x7f8
  40717c:	ldr	x15, [x0, x15]
  407180:	add	x17, x12, x10
  407184:	add	x10, x10, #0x20
  407188:	add	x15, x15, x16
  40718c:	str	x15, [x17, #24]
  407190:	b.cc	40707c <__fxstatat@plt+0x50ec>  // b.lo, b.ul, b.last
  407194:	str	x13, [x0, #2048]
  407198:	str	x15, [x0, #2056]
  40719c:	ret
  4071a0:	mov	x11, #0x4b7c                	// #19324
  4071a4:	mov	x12, #0xc862                	// #51298
  4071a8:	mov	x15, #0x12a0                	// #4768
  4071ac:	mov	x13, #0x5524                	// #21796
  4071b0:	mov	x16, #0xe0ce                	// #57550
  4071b4:	mov	x14, #0x9315                	// #37653
  4071b8:	mov	x17, #0x89ed                	// #35309
  4071bc:	mov	x8, #0xc0ab                	// #49323
  4071c0:	movk	x11, #0xa288, lsl #16
  4071c4:	movk	x12, #0xc73a, lsl #16
  4071c8:	movk	x15, #0x3d47, lsl #16
  4071cc:	movk	x13, #0x4a59, lsl #16
  4071d0:	movk	x16, #0x8355, lsl #16
  4071d4:	movk	x14, #0xa5a0, lsl #16
  4071d8:	movk	x17, #0xcbfc, lsl #16
  4071dc:	movk	x8, #0x6c44, lsl #16
  4071e0:	movk	x11, #0x4677, lsl #32
  4071e4:	movk	x12, #0xb322, lsl #32
  4071e8:	movk	x15, #0xa505, lsl #32
  4071ec:	movk	x13, #0x2e82, lsl #32
  4071f0:	movk	x16, #0x53db, lsl #32
  4071f4:	movk	x14, #0x4a0f, lsl #32
  4071f8:	movk	x17, #0x5bf2, lsl #32
  4071fc:	movk	x8, #0x704f, lsl #32
  407200:	add	x9, x0, #0x20
  407204:	movk	x11, #0x647c, lsl #48
  407208:	movk	x12, #0xb9f8, lsl #48
  40720c:	movk	x15, #0x8c0e, lsl #48
  407210:	movk	x13, #0xb29b, lsl #48
  407214:	movk	x16, #0x82f0, lsl #48
  407218:	movk	x14, #0x48fe, lsl #48
  40721c:	movk	x17, #0xae98, lsl #48
  407220:	movk	x8, #0x98f5, lsl #48
  407224:	mov	x10, #0xfffffffffffffff8    	// #-8
  407228:	ldp	x18, x1, [x9, #-32]
  40722c:	add	x10, x10, #0x8
  407230:	cmp	x10, #0xf8
  407234:	add	x11, x18, x11
  407238:	ldp	x2, x18, [x9, #-16]
  40723c:	add	x12, x1, x12
  407240:	add	x15, x2, x15
  407244:	ldp	x1, x2, [x9]
  407248:	add	x13, x18, x13
  40724c:	add	x16, x1, x16
  407250:	ldp	x18, x1, [x9, #16]
  407254:	add	x14, x2, x14
  407258:	sub	x11, x11, x16
  40725c:	add	x8, x1, x8
  407260:	add	x17, x18, x17
  407264:	eor	x14, x14, x8, lsr #9
  407268:	add	x8, x8, x11
  40726c:	sub	x12, x12, x14
  407270:	eor	x17, x17, x11, lsl #9
  407274:	add	x11, x12, x11
  407278:	sub	x15, x15, x17
  40727c:	eor	x8, x8, x12, lsr #23
  407280:	add	x12, x12, x15
  407284:	sub	x13, x13, x8
  407288:	eor	x11, x11, x15, lsl #15
  40728c:	sub	x16, x16, x11
  407290:	eor	x12, x12, x13, lsr #14
  407294:	add	x15, x13, x15
  407298:	add	x13, x13, x16
  40729c:	sub	x14, x14, x12
  4072a0:	eor	x15, x15, x16, lsl #20
  4072a4:	eor	x13, x13, x14, lsr #17
  4072a8:	add	x16, x14, x16
  4072ac:	sub	x17, x17, x15
  4072b0:	sub	x8, x8, x13
  4072b4:	add	x14, x14, x17
  4072b8:	eor	x16, x16, x17, lsl #14
  4072bc:	add	x17, x8, x17
  4072c0:	stp	x11, x12, [x9, #-32]
  4072c4:	stp	x15, x13, [x9, #-16]
  4072c8:	stp	x16, x14, [x9]
  4072cc:	stp	x17, x8, [x9, #16]
  4072d0:	add	x9, x9, #0x40
  4072d4:	b.cc	407228 <__fxstatat@plt+0x5298>  // b.lo, b.ul, b.last
  4072d8:	add	x9, x0, #0x20
  4072dc:	mov	x10, #0xfffffffffffffff8    	// #-8
  4072e0:	ldp	x18, x1, [x9, #-32]
  4072e4:	add	x10, x10, #0x8
  4072e8:	cmp	x10, #0xf8
  4072ec:	add	x11, x18, x11
  4072f0:	ldp	x2, x18, [x9, #-16]
  4072f4:	add	x12, x1, x12
  4072f8:	add	x15, x2, x15
  4072fc:	ldp	x1, x2, [x9]
  407300:	add	x13, x18, x13
  407304:	add	x16, x1, x16
  407308:	ldp	x18, x1, [x9, #16]
  40730c:	add	x14, x2, x14
  407310:	sub	x11, x11, x16
  407314:	add	x8, x1, x8
  407318:	add	x17, x18, x17
  40731c:	eor	x14, x14, x8, lsr #9
  407320:	add	x8, x8, x11
  407324:	sub	x12, x12, x14
  407328:	eor	x17, x17, x11, lsl #9
  40732c:	add	x11, x12, x11
  407330:	sub	x15, x15, x17
  407334:	eor	x8, x8, x12, lsr #23
  407338:	add	x12, x12, x15
  40733c:	sub	x13, x13, x8
  407340:	eor	x11, x11, x15, lsl #15
  407344:	sub	x16, x16, x11
  407348:	eor	x12, x12, x13, lsr #14
  40734c:	add	x15, x13, x15
  407350:	add	x13, x13, x16
  407354:	sub	x14, x14, x12
  407358:	eor	x15, x15, x16, lsl #20
  40735c:	eor	x13, x13, x14, lsr #17
  407360:	add	x16, x14, x16
  407364:	sub	x17, x17, x15
  407368:	sub	x8, x8, x13
  40736c:	add	x14, x14, x17
  407370:	eor	x16, x16, x17, lsl #14
  407374:	add	x17, x8, x17
  407378:	stp	x11, x12, [x9, #-32]
  40737c:	stp	x15, x13, [x9, #-16]
  407380:	stp	x16, x14, [x9]
  407384:	stp	x17, x8, [x9, #16]
  407388:	add	x9, x9, #0x40
  40738c:	b.cc	4072e0 <__fxstatat@plt+0x5350>  // b.lo, b.ul, b.last
  407390:	movi	v0.2d, #0x0
  407394:	str	xzr, [x0, #2064]
  407398:	str	q0, [x0, #2048]
  40739c:	ret
  4073a0:	sub	sp, sp, #0x150
  4073a4:	stp	x29, x30, [sp, #256]
  4073a8:	stp	x28, x25, [sp, #272]
  4073ac:	stp	x24, x23, [sp, #288]
  4073b0:	stp	x22, x21, [sp, #304]
  4073b4:	stp	x20, x19, [sp, #320]
  4073b8:	add	x29, sp, #0x100
  4073bc:	mov	w25, w4
  4073c0:	mov	x19, x3
  4073c4:	mov	w20, w2
  4073c8:	mov	x21, x1
  4073cc:	mov	w22, w0
  4073d0:	bl	401e10 <renameat2@plt>
  4073d4:	mov	w24, w0
  4073d8:	bl	401f40 <__errno_location@plt>
  4073dc:	tbz	w24, #31, 407540 <__fxstatat@plt+0x55b0>
  4073e0:	ldr	w8, [x0]
  4073e4:	mov	x23, x0
  4073e8:	cmp	w8, #0x16
  4073ec:	b.eq	407400 <__fxstatat@plt+0x5470>  // b.none
  4073f0:	cmp	w8, #0x5f
  4073f4:	b.eq	407400 <__fxstatat@plt+0x5470>  // b.none
  4073f8:	cmp	w8, #0x26
  4073fc:	b.ne	407540 <__fxstatat@plt+0x55b0>  // b.any
  407400:	cbz	w25, 407458 <__fxstatat@plt+0x54c8>
  407404:	cmp	w25, #0x1
  407408:	b.ne	407444 <__fxstatat@plt+0x54b4>  // b.any
  40740c:	mov	x3, sp
  407410:	mov	w4, #0x100                 	// #256
  407414:	mov	w0, wzr
  407418:	mov	w1, w20
  40741c:	mov	x2, x19
  407420:	bl	401f90 <__fxstatat@plt>
  407424:	cbz	w0, 40743c <__fxstatat@plt+0x54ac>
  407428:	ldr	w8, [x23]
  40742c:	cmp	w8, #0x2
  407430:	b.eq	407454 <__fxstatat@plt+0x54c4>  // b.none
  407434:	cmp	w8, #0x4b
  407438:	b.ne	40744c <__fxstatat@plt+0x54bc>  // b.any
  40743c:	mov	w8, #0x11                  	// #17
  407440:	b	407448 <__fxstatat@plt+0x54b8>
  407444:	mov	w8, #0x5f                  	// #95
  407448:	str	w8, [x23]
  40744c:	mov	w24, #0xffffffff            	// #-1
  407450:	b	407540 <__fxstatat@plt+0x55b0>
  407454:	mov	w25, #0x1                   	// #1
  407458:	mov	x0, x21
  40745c:	bl	401ad0 <strlen@plt>
  407460:	mov	x24, x0
  407464:	mov	x0, x19
  407468:	bl	401ad0 <strlen@plt>
  40746c:	cbz	x24, 407528 <__fxstatat@plt+0x5598>
  407470:	cbz	x0, 407528 <__fxstatat@plt+0x5598>
  407474:	add	x8, x24, x21
  407478:	ldurb	w8, [x8, #-1]
  40747c:	cmp	w8, #0x2f
  407480:	b.eq	407494 <__fxstatat@plt+0x5504>  // b.none
  407484:	add	x8, x0, x19
  407488:	ldurb	w8, [x8, #-1]
  40748c:	cmp	w8, #0x2f
  407490:	b.ne	407528 <__fxstatat@plt+0x5598>  // b.any
  407494:	add	x3, sp, #0x80
  407498:	mov	w4, #0x100                 	// #256
  40749c:	mov	w0, wzr
  4074a0:	mov	w1, w22
  4074a4:	mov	x2, x21
  4074a8:	bl	401f90 <__fxstatat@plt>
  4074ac:	cbnz	w0, 40744c <__fxstatat@plt+0x54bc>
  4074b0:	cbz	w25, 4074cc <__fxstatat@plt+0x553c>
  4074b4:	ldr	w8, [sp, #144]
  4074b8:	and	w8, w8, #0xf000
  4074bc:	cmp	w8, #0x4, lsl #12
  4074c0:	b.eq	407528 <__fxstatat@plt+0x5598>  // b.none
  4074c4:	mov	w8, #0x2                   	// #2
  4074c8:	b	407448 <__fxstatat@plt+0x54b8>
  4074cc:	mov	x3, sp
  4074d0:	mov	w4, #0x100                 	// #256
  4074d4:	mov	w0, wzr
  4074d8:	mov	w1, w20
  4074dc:	mov	x2, x19
  4074e0:	bl	401f90 <__fxstatat@plt>
  4074e4:	cbz	w0, 407508 <__fxstatat@plt+0x5578>
  4074e8:	ldr	w8, [x23]
  4074ec:	cmp	w8, #0x2
  4074f0:	b.ne	40744c <__fxstatat@plt+0x54bc>  // b.any
  4074f4:	ldr	w8, [sp, #144]
  4074f8:	and	w8, w8, #0xf000
  4074fc:	cmp	w8, #0x4, lsl #12
  407500:	b.ne	40744c <__fxstatat@plt+0x54bc>  // b.any
  407504:	b	407528 <__fxstatat@plt+0x5598>
  407508:	ldr	w8, [sp, #16]
  40750c:	and	w8, w8, #0xf000
  407510:	cmp	w8, #0x4, lsl #12
  407514:	b.ne	407560 <__fxstatat@plt+0x55d0>  // b.any
  407518:	ldr	w8, [sp, #144]
  40751c:	and	w8, w8, #0xf000
  407520:	cmp	w8, #0x4, lsl #12
  407524:	b.ne	407568 <__fxstatat@plt+0x55d8>  // b.any
  407528:	mov	w0, w22
  40752c:	mov	x1, x21
  407530:	mov	w2, w20
  407534:	mov	x3, x19
  407538:	bl	401e40 <renameat@plt>
  40753c:	mov	w24, w0
  407540:	mov	w0, w24
  407544:	ldp	x20, x19, [sp, #320]
  407548:	ldp	x22, x21, [sp, #304]
  40754c:	ldp	x24, x23, [sp, #288]
  407550:	ldp	x28, x25, [sp, #272]
  407554:	ldp	x29, x30, [sp, #256]
  407558:	add	sp, sp, #0x150
  40755c:	ret
  407560:	mov	w8, #0x14                  	// #20
  407564:	b	407448 <__fxstatat@plt+0x54b8>
  407568:	mov	w8, #0x15                  	// #21
  40756c:	b	407448 <__fxstatat@plt+0x54b8>
  407570:	stp	x29, x30, [sp, #-48]!
  407574:	stp	x20, x19, [sp, #32]
  407578:	mov	w19, w0
  40757c:	cmp	w0, #0x2
  407580:	stp	x22, x21, [sp, #16]
  407584:	mov	x29, sp
  407588:	b.hi	4075c4 <__fxstatat@plt+0x5634>  // b.pmore
  40758c:	mov	w0, w19
  407590:	bl	408bf0 <__fxstatat@plt+0x6c60>
  407594:	mov	w20, w0
  407598:	bl	401f40 <__errno_location@plt>
  40759c:	ldr	w22, [x0]
  4075a0:	mov	x21, x0
  4075a4:	mov	w0, w19
  4075a8:	bl	401d10 <close@plt>
  4075ac:	str	w22, [x21]
  4075b0:	mov	w0, w20
  4075b4:	ldp	x20, x19, [sp, #32]
  4075b8:	ldp	x22, x21, [sp, #16]
  4075bc:	ldp	x29, x30, [sp], #48
  4075c0:	ret
  4075c4:	mov	w0, w19
  4075c8:	ldp	x20, x19, [sp, #32]
  4075cc:	ldp	x22, x21, [sp, #16]
  4075d0:	ldp	x29, x30, [sp], #48
  4075d4:	ret
  4075d8:	sub	sp, sp, #0x50
  4075dc:	str	x21, [sp, #48]
  4075e0:	stp	x20, x19, [sp, #64]
  4075e4:	mov	x21, x5
  4075e8:	mov	x20, x4
  4075ec:	mov	x5, x3
  4075f0:	mov	x4, x2
  4075f4:	mov	x19, x0
  4075f8:	stp	x29, x30, [sp, #32]
  4075fc:	add	x29, sp, #0x20
  407600:	cbz	x1, 407620 <__fxstatat@plt+0x5690>
  407604:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  407608:	mov	x3, x1
  40760c:	add	x2, x2, #0x90a
  407610:	mov	w1, #0x1                   	// #1
  407614:	mov	x0, x19
  407618:	bl	401db0 <__fprintf_chk@plt>
  40761c:	b	40763c <__fxstatat@plt+0x56ac>
  407620:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  407624:	add	x2, x2, #0x916
  407628:	mov	w1, #0x1                   	// #1
  40762c:	mov	x0, x19
  407630:	mov	x3, x4
  407634:	mov	x4, x5
  407638:	bl	401db0 <__fprintf_chk@plt>
  40763c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407640:	add	x1, x1, #0x91d
  407644:	mov	w2, #0x5                   	// #5
  407648:	mov	x0, xzr
  40764c:	bl	401ee0 <dcgettext@plt>
  407650:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  407654:	mov	x3, x0
  407658:	add	x2, x2, #0xbe8
  40765c:	mov	w1, #0x1                   	// #1
  407660:	mov	w4, #0x7e3                 	// #2019
  407664:	mov	x0, x19
  407668:	bl	401db0 <__fprintf_chk@plt>
  40766c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407670:	add	x1, x1, #0x921
  407674:	mov	w2, #0x5                   	// #5
  407678:	mov	x0, xzr
  40767c:	bl	401ee0 <dcgettext@plt>
  407680:	mov	x1, x19
  407684:	bl	401ef0 <fputs_unlocked@plt>
  407688:	cmp	x21, #0x9
  40768c:	b.hi	4076e0 <__fxstatat@plt+0x5750>  // b.pmore
  407690:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  407694:	add	x8, x8, #0x900
  407698:	adr	x9, 4076a8 <__fxstatat@plt+0x5718>
  40769c:	ldrb	w10, [x8, x21]
  4076a0:	add	x9, x9, x10, lsl #2
  4076a4:	br	x9
  4076a8:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4076ac:	add	x1, x1, #0x9ed
  4076b0:	mov	w2, #0x5                   	// #5
  4076b4:	mov	x0, xzr
  4076b8:	bl	401ee0 <dcgettext@plt>
  4076bc:	ldr	x3, [x20]
  4076c0:	mov	x2, x0
  4076c4:	mov	x0, x19
  4076c8:	ldp	x20, x19, [sp, #64]
  4076cc:	ldr	x21, [sp, #48]
  4076d0:	ldp	x29, x30, [sp, #32]
  4076d4:	mov	w1, #0x1                   	// #1
  4076d8:	add	sp, sp, #0x50
  4076dc:	b	401db0 <__fprintf_chk@plt>
  4076e0:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4076e4:	add	x1, x1, #0xb2c
  4076e8:	b	407844 <__fxstatat@plt+0x58b4>
  4076ec:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4076f0:	add	x1, x1, #0x9fd
  4076f4:	mov	w2, #0x5                   	// #5
  4076f8:	mov	x0, xzr
  4076fc:	bl	401ee0 <dcgettext@plt>
  407700:	ldp	x3, x4, [x20]
  407704:	mov	x2, x0
  407708:	mov	x0, x19
  40770c:	ldp	x20, x19, [sp, #64]
  407710:	ldr	x21, [sp, #48]
  407714:	ldp	x29, x30, [sp, #32]
  407718:	mov	w1, #0x1                   	// #1
  40771c:	add	sp, sp, #0x50
  407720:	b	401db0 <__fprintf_chk@plt>
  407724:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407728:	add	x1, x1, #0xa14
  40772c:	mov	w2, #0x5                   	// #5
  407730:	mov	x0, xzr
  407734:	bl	401ee0 <dcgettext@plt>
  407738:	ldp	x3, x4, [x20]
  40773c:	ldr	x5, [x20, #16]
  407740:	mov	x2, x0
  407744:	mov	x0, x19
  407748:	ldp	x20, x19, [sp, #64]
  40774c:	ldr	x21, [sp, #48]
  407750:	ldp	x29, x30, [sp, #32]
  407754:	mov	w1, #0x1                   	// #1
  407758:	add	sp, sp, #0x50
  40775c:	b	401db0 <__fprintf_chk@plt>
  407760:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407764:	add	x1, x1, #0xa30
  407768:	mov	w2, #0x5                   	// #5
  40776c:	mov	x0, xzr
  407770:	bl	401ee0 <dcgettext@plt>
  407774:	ldp	x3, x4, [x20]
  407778:	ldp	x5, x6, [x20, #16]
  40777c:	mov	x2, x0
  407780:	mov	x0, x19
  407784:	ldp	x20, x19, [sp, #64]
  407788:	ldr	x21, [sp, #48]
  40778c:	ldp	x29, x30, [sp, #32]
  407790:	mov	w1, #0x1                   	// #1
  407794:	add	sp, sp, #0x50
  407798:	b	401db0 <__fprintf_chk@plt>
  40779c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4077a0:	add	x1, x1, #0xa50
  4077a4:	mov	w2, #0x5                   	// #5
  4077a8:	mov	x0, xzr
  4077ac:	bl	401ee0 <dcgettext@plt>
  4077b0:	ldp	x3, x4, [x20]
  4077b4:	ldp	x5, x6, [x20, #16]
  4077b8:	ldr	x7, [x20, #32]
  4077bc:	mov	x2, x0
  4077c0:	mov	x0, x19
  4077c4:	ldp	x20, x19, [sp, #64]
  4077c8:	ldr	x21, [sp, #48]
  4077cc:	ldp	x29, x30, [sp, #32]
  4077d0:	mov	w1, #0x1                   	// #1
  4077d4:	add	sp, sp, #0x50
  4077d8:	b	401db0 <__fprintf_chk@plt>
  4077dc:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  4077e0:	add	x1, x1, #0xa74
  4077e4:	mov	w2, #0x5                   	// #5
  4077e8:	mov	x0, xzr
  4077ec:	bl	401ee0 <dcgettext@plt>
  4077f0:	ldp	x3, x4, [x20]
  4077f4:	ldp	x5, x6, [x20, #16]
  4077f8:	ldp	x7, x8, [x20, #32]
  4077fc:	mov	x2, x0
  407800:	b	407830 <__fxstatat@plt+0x58a0>
  407804:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407808:	add	x1, x1, #0xa9c
  40780c:	mov	w2, #0x5                   	// #5
  407810:	mov	x0, xzr
  407814:	bl	401ee0 <dcgettext@plt>
  407818:	ldr	x9, [x20, #48]
  40781c:	ldp	x3, x4, [x20]
  407820:	ldp	x5, x6, [x20, #16]
  407824:	ldp	x7, x8, [x20, #32]
  407828:	mov	x2, x0
  40782c:	str	x9, [sp, #8]
  407830:	mov	w1, #0x1                   	// #1
  407834:	str	x8, [sp]
  407838:	b	4078a8 <__fxstatat@plt+0x5918>
  40783c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407840:	add	x1, x1, #0xaf8
  407844:	mov	w2, #0x5                   	// #5
  407848:	mov	x0, xzr
  40784c:	bl	401ee0 <dcgettext@plt>
  407850:	ldp	x8, x9, [x20, #56]
  407854:	ldp	x3, x4, [x20]
  407858:	ldp	x5, x6, [x20, #16]
  40785c:	ldr	x7, [x20, #32]
  407860:	ldur	q0, [x20, #40]
  407864:	mov	x2, x0
  407868:	str	x9, [sp, #24]
  40786c:	b	40789c <__fxstatat@plt+0x590c>
  407870:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407874:	add	x1, x1, #0xac8
  407878:	mov	w2, #0x5                   	// #5
  40787c:	mov	x0, xzr
  407880:	bl	401ee0 <dcgettext@plt>
  407884:	ldp	x3, x4, [x20]
  407888:	ldp	x5, x6, [x20, #16]
  40788c:	ldr	x7, [x20, #32]
  407890:	ldur	q0, [x20, #40]
  407894:	ldr	x8, [x20, #56]
  407898:	mov	x2, x0
  40789c:	str	x8, [sp, #16]
  4078a0:	mov	w1, #0x1                   	// #1
  4078a4:	str	q0, [sp]
  4078a8:	mov	x0, x19
  4078ac:	bl	401db0 <__fprintf_chk@plt>
  4078b0:	ldp	x20, x19, [sp, #64]
  4078b4:	ldr	x21, [sp, #48]
  4078b8:	ldp	x29, x30, [sp, #32]
  4078bc:	add	sp, sp, #0x50
  4078c0:	ret
  4078c4:	mov	x8, xzr
  4078c8:	ldr	x9, [x4, x8, lsl #3]
  4078cc:	add	x8, x8, #0x1
  4078d0:	cbnz	x9, 4078c8 <__fxstatat@plt+0x5938>
  4078d4:	sub	x5, x8, #0x1
  4078d8:	b	4075d8 <__fxstatat@plt+0x5648>
  4078dc:	sub	sp, sp, #0x60
  4078e0:	stp	x29, x30, [sp, #80]
  4078e4:	ldr	w9, [x4, #24]
  4078e8:	add	x29, sp, #0x50
  4078ec:	mov	w8, w9
  4078f0:	tbz	w9, #31, 407924 <__fxstatat@plt+0x5994>
  4078f4:	add	w8, w9, #0x8
  4078f8:	cmn	w9, #0x8
  4078fc:	str	w8, [x4, #24]
  407900:	b.gt	407924 <__fxstatat@plt+0x5994>
  407904:	ldr	x10, [x4, #8]
  407908:	sxtw	x9, w9
  40790c:	add	x9, x10, x9
  407910:	ldr	x9, [x9]
  407914:	str	x9, [sp]
  407918:	cbnz	x9, 40793c <__fxstatat@plt+0x59ac>
  40791c:	mov	x5, xzr
  407920:	b	407bdc <__fxstatat@plt+0x5c4c>
  407924:	ldr	x9, [x4]
  407928:	add	x10, x9, #0x8
  40792c:	str	x10, [x4]
  407930:	ldr	x9, [x9]
  407934:	str	x9, [sp]
  407938:	cbz	x9, 40791c <__fxstatat@plt+0x598c>
  40793c:	tbnz	w8, #31, 407948 <__fxstatat@plt+0x59b8>
  407940:	mov	w9, w8
  407944:	b	407974 <__fxstatat@plt+0x59e4>
  407948:	add	w9, w8, #0x8
  40794c:	cmn	w8, #0x8
  407950:	str	w9, [x4, #24]
  407954:	b.gt	407974 <__fxstatat@plt+0x59e4>
  407958:	ldr	x10, [x4, #8]
  40795c:	add	x8, x10, w8, sxtw
  407960:	ldr	x8, [x8]
  407964:	str	x8, [sp, #8]
  407968:	cbnz	x8, 40798c <__fxstatat@plt+0x59fc>
  40796c:	mov	w5, #0x1                   	// #1
  407970:	b	407bdc <__fxstatat@plt+0x5c4c>
  407974:	ldr	x8, [x4]
  407978:	add	x10, x8, #0x8
  40797c:	str	x10, [x4]
  407980:	ldr	x8, [x8]
  407984:	str	x8, [sp, #8]
  407988:	cbz	x8, 40796c <__fxstatat@plt+0x59dc>
  40798c:	tbnz	w9, #31, 407998 <__fxstatat@plt+0x5a08>
  407990:	mov	w8, w9
  407994:	b	4079c4 <__fxstatat@plt+0x5a34>
  407998:	add	w8, w9, #0x8
  40799c:	cmn	w9, #0x8
  4079a0:	str	w8, [x4, #24]
  4079a4:	b.gt	4079c4 <__fxstatat@plt+0x5a34>
  4079a8:	ldr	x10, [x4, #8]
  4079ac:	add	x9, x10, w9, sxtw
  4079b0:	ldr	x9, [x9]
  4079b4:	str	x9, [sp, #16]
  4079b8:	cbnz	x9, 4079dc <__fxstatat@plt+0x5a4c>
  4079bc:	mov	w5, #0x2                   	// #2
  4079c0:	b	407bdc <__fxstatat@plt+0x5c4c>
  4079c4:	ldr	x9, [x4]
  4079c8:	add	x10, x9, #0x8
  4079cc:	str	x10, [x4]
  4079d0:	ldr	x9, [x9]
  4079d4:	str	x9, [sp, #16]
  4079d8:	cbz	x9, 4079bc <__fxstatat@plt+0x5a2c>
  4079dc:	tbnz	w8, #31, 4079e8 <__fxstatat@plt+0x5a58>
  4079e0:	mov	w9, w8
  4079e4:	b	407a14 <__fxstatat@plt+0x5a84>
  4079e8:	add	w9, w8, #0x8
  4079ec:	cmn	w8, #0x8
  4079f0:	str	w9, [x4, #24]
  4079f4:	b.gt	407a14 <__fxstatat@plt+0x5a84>
  4079f8:	ldr	x10, [x4, #8]
  4079fc:	add	x8, x10, w8, sxtw
  407a00:	ldr	x8, [x8]
  407a04:	str	x8, [sp, #24]
  407a08:	cbnz	x8, 407a2c <__fxstatat@plt+0x5a9c>
  407a0c:	mov	w5, #0x3                   	// #3
  407a10:	b	407bdc <__fxstatat@plt+0x5c4c>
  407a14:	ldr	x8, [x4]
  407a18:	add	x10, x8, #0x8
  407a1c:	str	x10, [x4]
  407a20:	ldr	x8, [x8]
  407a24:	str	x8, [sp, #24]
  407a28:	cbz	x8, 407a0c <__fxstatat@plt+0x5a7c>
  407a2c:	tbnz	w9, #31, 407a38 <__fxstatat@plt+0x5aa8>
  407a30:	mov	w8, w9
  407a34:	b	407a64 <__fxstatat@plt+0x5ad4>
  407a38:	add	w8, w9, #0x8
  407a3c:	cmn	w9, #0x8
  407a40:	str	w8, [x4, #24]
  407a44:	b.gt	407a64 <__fxstatat@plt+0x5ad4>
  407a48:	ldr	x10, [x4, #8]
  407a4c:	add	x9, x10, w9, sxtw
  407a50:	ldr	x9, [x9]
  407a54:	str	x9, [sp, #32]
  407a58:	cbnz	x9, 407a7c <__fxstatat@plt+0x5aec>
  407a5c:	mov	w5, #0x4                   	// #4
  407a60:	b	407bdc <__fxstatat@plt+0x5c4c>
  407a64:	ldr	x9, [x4]
  407a68:	add	x10, x9, #0x8
  407a6c:	str	x10, [x4]
  407a70:	ldr	x9, [x9]
  407a74:	str	x9, [sp, #32]
  407a78:	cbz	x9, 407a5c <__fxstatat@plt+0x5acc>
  407a7c:	tbnz	w8, #31, 407a88 <__fxstatat@plt+0x5af8>
  407a80:	mov	w9, w8
  407a84:	b	407aa4 <__fxstatat@plt+0x5b14>
  407a88:	add	w9, w8, #0x8
  407a8c:	cmn	w8, #0x8
  407a90:	str	w9, [x4, #24]
  407a94:	b.gt	407aa4 <__fxstatat@plt+0x5b14>
  407a98:	ldr	x10, [x4, #8]
  407a9c:	add	x8, x10, w8, sxtw
  407aa0:	b	407ab0 <__fxstatat@plt+0x5b20>
  407aa4:	ldr	x8, [x4]
  407aa8:	add	x10, x8, #0x8
  407aac:	str	x10, [x4]
  407ab0:	ldr	x8, [x8]
  407ab4:	str	x8, [sp, #40]
  407ab8:	cbz	x8, 407ac8 <__fxstatat@plt+0x5b38>
  407abc:	tbnz	w9, #31, 407ad0 <__fxstatat@plt+0x5b40>
  407ac0:	mov	w8, w9
  407ac4:	b	407aec <__fxstatat@plt+0x5b5c>
  407ac8:	mov	w5, #0x5                   	// #5
  407acc:	b	407bdc <__fxstatat@plt+0x5c4c>
  407ad0:	add	w8, w9, #0x8
  407ad4:	cmn	w9, #0x8
  407ad8:	str	w8, [x4, #24]
  407adc:	b.gt	407aec <__fxstatat@plt+0x5b5c>
  407ae0:	ldr	x10, [x4, #8]
  407ae4:	add	x9, x10, w9, sxtw
  407ae8:	b	407af8 <__fxstatat@plt+0x5b68>
  407aec:	ldr	x9, [x4]
  407af0:	add	x10, x9, #0x8
  407af4:	str	x10, [x4]
  407af8:	ldr	x9, [x9]
  407afc:	str	x9, [sp, #48]
  407b00:	cbz	x9, 407b10 <__fxstatat@plt+0x5b80>
  407b04:	tbnz	w8, #31, 407b18 <__fxstatat@plt+0x5b88>
  407b08:	mov	w9, w8
  407b0c:	b	407b34 <__fxstatat@plt+0x5ba4>
  407b10:	mov	w5, #0x6                   	// #6
  407b14:	b	407bdc <__fxstatat@plt+0x5c4c>
  407b18:	add	w9, w8, #0x8
  407b1c:	cmn	w8, #0x8
  407b20:	str	w9, [x4, #24]
  407b24:	b.gt	407b34 <__fxstatat@plt+0x5ba4>
  407b28:	ldr	x10, [x4, #8]
  407b2c:	add	x8, x10, w8, sxtw
  407b30:	b	407b40 <__fxstatat@plt+0x5bb0>
  407b34:	ldr	x8, [x4]
  407b38:	add	x10, x8, #0x8
  407b3c:	str	x10, [x4]
  407b40:	ldr	x8, [x8]
  407b44:	str	x8, [sp, #56]
  407b48:	cbz	x8, 407b58 <__fxstatat@plt+0x5bc8>
  407b4c:	tbnz	w9, #31, 407b60 <__fxstatat@plt+0x5bd0>
  407b50:	mov	w8, w9
  407b54:	b	407b7c <__fxstatat@plt+0x5bec>
  407b58:	mov	w5, #0x7                   	// #7
  407b5c:	b	407bdc <__fxstatat@plt+0x5c4c>
  407b60:	add	w8, w9, #0x8
  407b64:	cmn	w9, #0x8
  407b68:	str	w8, [x4, #24]
  407b6c:	b.gt	407b7c <__fxstatat@plt+0x5bec>
  407b70:	ldr	x10, [x4, #8]
  407b74:	add	x9, x10, w9, sxtw
  407b78:	b	407b88 <__fxstatat@plt+0x5bf8>
  407b7c:	ldr	x9, [x4]
  407b80:	add	x10, x9, #0x8
  407b84:	str	x10, [x4]
  407b88:	ldr	x9, [x9]
  407b8c:	str	x9, [sp, #64]
  407b90:	cbz	x9, 407bd8 <__fxstatat@plt+0x5c48>
  407b94:	tbz	w8, #31, 407bb4 <__fxstatat@plt+0x5c24>
  407b98:	add	w9, w8, #0x8
  407b9c:	cmn	w8, #0x8
  407ba0:	str	w9, [x4, #24]
  407ba4:	b.gt	407bb4 <__fxstatat@plt+0x5c24>
  407ba8:	ldr	x9, [x4, #8]
  407bac:	add	x8, x9, w8, sxtw
  407bb0:	b	407bc0 <__fxstatat@plt+0x5c30>
  407bb4:	ldr	x8, [x4]
  407bb8:	add	x9, x8, #0x8
  407bbc:	str	x9, [x4]
  407bc0:	ldr	x8, [x8]
  407bc4:	str	x8, [sp, #72]
  407bc8:	cmp	x8, #0x0
  407bcc:	mov	w8, #0x9                   	// #9
  407bd0:	cinc	x5, x8, ne  // ne = any
  407bd4:	b	407bdc <__fxstatat@plt+0x5c4c>
  407bd8:	mov	w5, #0x8                   	// #8
  407bdc:	mov	x4, sp
  407be0:	bl	4075d8 <__fxstatat@plt+0x5648>
  407be4:	ldp	x29, x30, [sp, #80]
  407be8:	add	sp, sp, #0x60
  407bec:	ret
  407bf0:	sub	sp, sp, #0xf0
  407bf4:	stp	x29, x30, [sp, #224]
  407bf8:	add	x29, sp, #0xe0
  407bfc:	mov	x8, #0xffffffffffffffe0    	// #-32
  407c00:	mov	x9, sp
  407c04:	sub	x10, x29, #0x60
  407c08:	movk	x8, #0xff80, lsl #32
  407c0c:	add	x11, x29, #0x10
  407c10:	add	x9, x9, #0x80
  407c14:	add	x10, x10, #0x20
  407c18:	stp	x9, x8, [x29, #-16]
  407c1c:	stp	x11, x10, [x29, #-32]
  407c20:	stp	x4, x5, [x29, #-96]
  407c24:	stp	x6, x7, [x29, #-80]
  407c28:	stp	q0, q1, [sp]
  407c2c:	ldp	q0, q1, [x29, #-32]
  407c30:	sub	x4, x29, #0x40
  407c34:	stp	q2, q3, [sp, #32]
  407c38:	stp	q4, q5, [sp, #64]
  407c3c:	stp	q6, q7, [sp, #96]
  407c40:	stp	q0, q1, [x29, #-64]
  407c44:	bl	4078dc <__fxstatat@plt+0x594c>
  407c48:	ldp	x29, x30, [sp, #224]
  407c4c:	add	sp, sp, #0xf0
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-16]!
  407c58:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407c5c:	add	x1, x1, #0xb68
  407c60:	mov	w2, #0x5                   	// #5
  407c64:	mov	x0, xzr
  407c68:	mov	x29, sp
  407c6c:	bl	401ee0 <dcgettext@plt>
  407c70:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  407c74:	mov	x1, x0
  407c78:	add	x2, x2, #0xb7d
  407c7c:	mov	w0, #0x1                   	// #1
  407c80:	bl	401c80 <__printf_chk@plt>
  407c84:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407c88:	add	x1, x1, #0xb93
  407c8c:	mov	w2, #0x5                   	// #5
  407c90:	mov	x0, xzr
  407c94:	bl	401ee0 <dcgettext@plt>
  407c98:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  407c9c:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  407ca0:	mov	x1, x0
  407ca4:	add	x2, x2, #0x1cd
  407ca8:	add	x3, x3, #0x2bd
  407cac:	mov	w0, #0x1                   	// #1
  407cb0:	bl	401c80 <__printf_chk@plt>
  407cb4:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  407cb8:	add	x1, x1, #0xba7
  407cbc:	mov	w2, #0x5                   	// #5
  407cc0:	mov	x0, xzr
  407cc4:	bl	401ee0 <dcgettext@plt>
  407cc8:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  407ccc:	ldr	x1, [x8, #808]
  407cd0:	ldp	x29, x30, [sp], #16
  407cd4:	b	401ef0 <fputs_unlocked@plt>
  407cd8:	stp	x29, x30, [sp, #-32]!
  407cdc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407ce0:	udiv	x8, x8, x1
  407ce4:	cmp	x8, x0
  407ce8:	str	x19, [sp, #16]
  407cec:	mov	x29, sp
  407cf0:	b.cc	407d14 <__fxstatat@plt+0x5d84>  // b.lo, b.ul, b.last
  407cf4:	mul	x19, x1, x0
  407cf8:	mov	x0, x19
  407cfc:	bl	401c00 <malloc@plt>
  407d00:	cbz	x19, 407d08 <__fxstatat@plt+0x5d78>
  407d04:	cbz	x0, 407d14 <__fxstatat@plt+0x5d84>
  407d08:	ldr	x19, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #32
  407d10:	ret
  407d14:	bl	408054 <__fxstatat@plt+0x60c4>
  407d18:	stp	x29, x30, [sp, #-32]!
  407d1c:	str	x19, [sp, #16]
  407d20:	mov	x29, sp
  407d24:	mov	x19, x0
  407d28:	bl	401c00 <malloc@plt>
  407d2c:	cbz	x19, 407d34 <__fxstatat@plt+0x5da4>
  407d30:	cbz	x0, 407d40 <__fxstatat@plt+0x5db0>
  407d34:	ldr	x19, [sp, #16]
  407d38:	ldp	x29, x30, [sp], #32
  407d3c:	ret
  407d40:	bl	408054 <__fxstatat@plt+0x60c4>
  407d44:	stp	x29, x30, [sp, #-32]!
  407d48:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407d4c:	udiv	x8, x8, x2
  407d50:	cmp	x8, x1
  407d54:	str	x19, [sp, #16]
  407d58:	mov	x29, sp
  407d5c:	b.cc	407d94 <__fxstatat@plt+0x5e04>  // b.lo, b.ul, b.last
  407d60:	mul	x19, x2, x1
  407d64:	cbz	x0, 407d78 <__fxstatat@plt+0x5de8>
  407d68:	cbnz	x19, 407d78 <__fxstatat@plt+0x5de8>
  407d6c:	bl	401df0 <free@plt>
  407d70:	mov	x0, xzr
  407d74:	b	407d88 <__fxstatat@plt+0x5df8>
  407d78:	mov	x1, x19
  407d7c:	bl	401cf0 <realloc@plt>
  407d80:	cbz	x19, 407d88 <__fxstatat@plt+0x5df8>
  407d84:	cbz	x0, 407d94 <__fxstatat@plt+0x5e04>
  407d88:	ldr	x19, [sp, #16]
  407d8c:	ldp	x29, x30, [sp], #32
  407d90:	ret
  407d94:	bl	408054 <__fxstatat@plt+0x60c4>
  407d98:	stp	x29, x30, [sp, #-32]!
  407d9c:	str	x19, [sp, #16]
  407da0:	mov	x19, x1
  407da4:	mov	x29, sp
  407da8:	cbz	x0, 407dbc <__fxstatat@plt+0x5e2c>
  407dac:	cbnz	x19, 407dbc <__fxstatat@plt+0x5e2c>
  407db0:	bl	401df0 <free@plt>
  407db4:	mov	x0, xzr
  407db8:	b	407dcc <__fxstatat@plt+0x5e3c>
  407dbc:	mov	x1, x19
  407dc0:	bl	401cf0 <realloc@plt>
  407dc4:	cbz	x19, 407dcc <__fxstatat@plt+0x5e3c>
  407dc8:	cbz	x0, 407dd8 <__fxstatat@plt+0x5e48>
  407dcc:	ldr	x19, [sp, #16]
  407dd0:	ldp	x29, x30, [sp], #32
  407dd4:	ret
  407dd8:	bl	408054 <__fxstatat@plt+0x60c4>
  407ddc:	stp	x29, x30, [sp, #-32]!
  407de0:	ldr	x8, [x1]
  407de4:	str	x19, [sp, #16]
  407de8:	mov	x29, sp
  407dec:	cbz	x0, 407e30 <__fxstatat@plt+0x5ea0>
  407df0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407df4:	movk	x9, #0x5554
  407df8:	udiv	x9, x9, x2
  407dfc:	cmp	x9, x8
  407e00:	b.ls	407e6c <__fxstatat@plt+0x5edc>  // b.plast
  407e04:	add	x8, x8, x8, lsr #1
  407e08:	add	x9, x8, #0x1
  407e0c:	mul	x8, x9, x2
  407e10:	str	x9, [x1]
  407e14:	cbz	x8, 407e70 <__fxstatat@plt+0x5ee0>
  407e18:	mov	x1, x8
  407e1c:	bl	401cf0 <realloc@plt>
  407e20:	cbz	x0, 407e6c <__fxstatat@plt+0x5edc>
  407e24:	ldr	x19, [sp, #16]
  407e28:	ldp	x29, x30, [sp], #32
  407e2c:	ret
  407e30:	cbnz	x8, 407e44 <__fxstatat@plt+0x5eb4>
  407e34:	mov	w8, #0x80                  	// #128
  407e38:	udiv	x8, x8, x2
  407e3c:	cmp	x2, #0x80
  407e40:	cinc	x8, x8, hi  // hi = pmore
  407e44:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407e48:	udiv	x9, x9, x2
  407e4c:	cmp	x9, x8
  407e50:	b.cc	407e6c <__fxstatat@plt+0x5edc>  // b.lo, b.ul, b.last
  407e54:	mul	x19, x8, x2
  407e58:	mov	x0, x19
  407e5c:	str	x8, [x1]
  407e60:	bl	401c00 <malloc@plt>
  407e64:	cbz	x19, 407e24 <__fxstatat@plt+0x5e94>
  407e68:	cbnz	x0, 407e24 <__fxstatat@plt+0x5e94>
  407e6c:	bl	408054 <__fxstatat@plt+0x60c4>
  407e70:	bl	401df0 <free@plt>
  407e74:	mov	x0, xzr
  407e78:	ldr	x19, [sp, #16]
  407e7c:	ldp	x29, x30, [sp], #32
  407e80:	ret
  407e84:	stp	x29, x30, [sp, #-32]!
  407e88:	str	x19, [sp, #16]
  407e8c:	mov	x29, sp
  407e90:	mov	x19, x0
  407e94:	bl	401c00 <malloc@plt>
  407e98:	cbz	x19, 407ea0 <__fxstatat@plt+0x5f10>
  407e9c:	cbz	x0, 407eac <__fxstatat@plt+0x5f1c>
  407ea0:	ldr	x19, [sp, #16]
  407ea4:	ldp	x29, x30, [sp], #32
  407ea8:	ret
  407eac:	bl	408054 <__fxstatat@plt+0x60c4>
  407eb0:	stp	x29, x30, [sp, #-16]!
  407eb4:	ldr	x8, [x1]
  407eb8:	mov	x29, sp
  407ebc:	cbz	x0, 407ef0 <__fxstatat@plt+0x5f60>
  407ec0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407ec4:	movk	x9, #0x5554
  407ec8:	cmp	x8, x9
  407ecc:	b.cs	407f34 <__fxstatat@plt+0x5fa4>  // b.hs, b.nlast
  407ed0:	add	x8, x8, x8, lsr #1
  407ed4:	adds	x8, x8, #0x1
  407ed8:	str	x8, [x1]
  407edc:	b.eq	407f10 <__fxstatat@plt+0x5f80>  // b.none
  407ee0:	mov	x1, x8
  407ee4:	bl	401cf0 <realloc@plt>
  407ee8:	cbnz	x0, 407f08 <__fxstatat@plt+0x5f78>
  407eec:	b	407f34 <__fxstatat@plt+0x5fa4>
  407ef0:	cbz	x8, 407f20 <__fxstatat@plt+0x5f90>
  407ef4:	tbnz	x8, #63, 407f34 <__fxstatat@plt+0x5fa4>
  407ef8:	mov	x0, x8
  407efc:	str	x8, [x1]
  407f00:	bl	401c00 <malloc@plt>
  407f04:	cbz	x0, 407f34 <__fxstatat@plt+0x5fa4>
  407f08:	ldp	x29, x30, [sp], #16
  407f0c:	ret
  407f10:	bl	401df0 <free@plt>
  407f14:	mov	x0, xzr
  407f18:	ldp	x29, x30, [sp], #16
  407f1c:	ret
  407f20:	mov	w8, #0x80                  	// #128
  407f24:	mov	x0, x8
  407f28:	str	x8, [x1]
  407f2c:	bl	401c00 <malloc@plt>
  407f30:	cbnz	x0, 407f08 <__fxstatat@plt+0x5f78>
  407f34:	bl	408054 <__fxstatat@plt+0x60c4>
  407f38:	stp	x29, x30, [sp, #-32]!
  407f3c:	stp	x20, x19, [sp, #16]
  407f40:	mov	x29, sp
  407f44:	mov	x19, x0
  407f48:	bl	401c00 <malloc@plt>
  407f4c:	mov	x20, x0
  407f50:	cbz	x19, 407f58 <__fxstatat@plt+0x5fc8>
  407f54:	cbz	x20, 407f78 <__fxstatat@plt+0x5fe8>
  407f58:	mov	x0, x20
  407f5c:	mov	w1, wzr
  407f60:	mov	x2, x19
  407f64:	bl	401c90 <memset@plt>
  407f68:	mov	x0, x20
  407f6c:	ldp	x20, x19, [sp, #16]
  407f70:	ldp	x29, x30, [sp], #32
  407f74:	ret
  407f78:	bl	408054 <__fxstatat@plt+0x60c4>
  407f7c:	stp	x29, x30, [sp, #-16]!
  407f80:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407f84:	udiv	x8, x8, x1
  407f88:	cmp	x8, x0
  407f8c:	mov	x29, sp
  407f90:	b.cc	407fa4 <__fxstatat@plt+0x6014>  // b.lo, b.ul, b.last
  407f94:	bl	408548 <__fxstatat@plt+0x65b8>
  407f98:	cbz	x0, 407fa4 <__fxstatat@plt+0x6014>
  407f9c:	ldp	x29, x30, [sp], #16
  407fa0:	ret
  407fa4:	bl	408054 <__fxstatat@plt+0x60c4>
  407fa8:	stp	x29, x30, [sp, #-48]!
  407fac:	stp	x20, x19, [sp, #32]
  407fb0:	mov	x20, x0
  407fb4:	mov	x0, x1
  407fb8:	str	x21, [sp, #16]
  407fbc:	mov	x29, sp
  407fc0:	mov	x19, x1
  407fc4:	bl	401c00 <malloc@plt>
  407fc8:	mov	x21, x0
  407fcc:	cbz	x19, 407fd4 <__fxstatat@plt+0x6044>
  407fd0:	cbz	x21, 407ff8 <__fxstatat@plt+0x6068>
  407fd4:	mov	x0, x21
  407fd8:	mov	x1, x20
  407fdc:	mov	x2, x19
  407fe0:	bl	401aa0 <memcpy@plt>
  407fe4:	mov	x0, x21
  407fe8:	ldp	x20, x19, [sp, #32]
  407fec:	ldr	x21, [sp, #16]
  407ff0:	ldp	x29, x30, [sp], #48
  407ff4:	ret
  407ff8:	bl	408054 <__fxstatat@plt+0x60c4>
  407ffc:	stp	x29, x30, [sp, #-48]!
  408000:	str	x21, [sp, #16]
  408004:	stp	x20, x19, [sp, #32]
  408008:	mov	x29, sp
  40800c:	mov	x19, x0
  408010:	bl	401ad0 <strlen@plt>
  408014:	add	x20, x0, #0x1
  408018:	mov	x0, x20
  40801c:	bl	401c00 <malloc@plt>
  408020:	mov	x21, x0
  408024:	cbz	x20, 40802c <__fxstatat@plt+0x609c>
  408028:	cbz	x21, 408050 <__fxstatat@plt+0x60c0>
  40802c:	mov	x0, x21
  408030:	mov	x1, x19
  408034:	mov	x2, x20
  408038:	bl	401aa0 <memcpy@plt>
  40803c:	mov	x0, x21
  408040:	ldp	x20, x19, [sp, #32]
  408044:	ldr	x21, [sp, #16]
  408048:	ldp	x29, x30, [sp], #48
  40804c:	ret
  408050:	bl	408054 <__fxstatat@plt+0x60c4>
  408054:	stp	x29, x30, [sp, #-32]!
  408058:	str	x19, [sp, #16]
  40805c:	adrp	x8, 41d000 <__fxstatat@plt+0x1b070>
  408060:	ldr	w19, [x8, #680]
  408064:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  408068:	add	x1, x1, #0xc17
  40806c:	mov	w2, #0x5                   	// #5
  408070:	mov	x0, xzr
  408074:	mov	x29, sp
  408078:	bl	401ee0 <dcgettext@plt>
  40807c:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  408080:	mov	x3, x0
  408084:	add	x2, x2, #0x63f
  408088:	mov	w0, w19
  40808c:	mov	w1, wzr
  408090:	bl	401b00 <error@plt>
  408094:	bl	401d50 <abort@plt>
  408098:	sub	sp, sp, #0x50
  40809c:	stp	x24, x23, [sp, #32]
  4080a0:	stp	x22, x21, [sp, #48]
  4080a4:	mov	x22, x3
  4080a8:	mov	x24, x2
  4080ac:	mov	w2, w1
  4080b0:	add	x3, sp, #0x8
  4080b4:	mov	x1, xzr
  4080b8:	stp	x29, x30, [sp, #16]
  4080bc:	stp	x20, x19, [sp, #64]
  4080c0:	add	x29, sp, #0x10
  4080c4:	mov	w20, w6
  4080c8:	mov	x19, x5
  4080cc:	mov	x21, x0
  4080d0:	bl	4081a8 <__fxstatat@plt+0x6218>
  4080d4:	cbz	w0, 408104 <__fxstatat@plt+0x6174>
  4080d8:	cmp	w0, #0x1
  4080dc:	b.eq	4080f4 <__fxstatat@plt+0x6164>  // b.none
  4080e0:	cmp	w0, #0x3
  4080e4:	b.ne	408130 <__fxstatat@plt+0x61a0>  // b.any
  4080e8:	bl	401f40 <__errno_location@plt>
  4080ec:	str	wzr, [x0]
  4080f0:	b	408134 <__fxstatat@plt+0x61a4>
  4080f4:	bl	401f40 <__errno_location@plt>
  4080f8:	mov	w8, #0x4b                  	// #75
  4080fc:	str	w8, [x0]
  408100:	b	408134 <__fxstatat@plt+0x61a4>
  408104:	ldr	x23, [sp, #8]
  408108:	cmp	x23, x24
  40810c:	b.cc	408118 <__fxstatat@plt+0x6188>  // b.lo, b.ul, b.last
  408110:	cmp	x23, x22
  408114:	b.ls	408170 <__fxstatat@plt+0x61e0>  // b.plast
  408118:	bl	401f40 <__errno_location@plt>
  40811c:	lsr	x8, x23, #30
  408120:	cbnz	x8, 4080f8 <__fxstatat@plt+0x6168>
  408124:	mov	w8, #0x22                  	// #34
  408128:	str	w8, [x0]
  40812c:	b	408134 <__fxstatat@plt+0x61a4>
  408130:	bl	401f40 <__errno_location@plt>
  408134:	ldr	w8, [x0]
  408138:	cmp	w20, #0x0
  40813c:	csinc	w20, w20, wzr, ne  // ne = any
  408140:	mov	x0, x21
  408144:	cmp	w8, #0x16
  408148:	csel	w22, wzr, w8, eq  // eq = none
  40814c:	bl	406908 <__fxstatat@plt+0x4978>
  408150:	adrp	x2, 40b000 <__fxstatat@plt+0x9070>
  408154:	mov	x4, x0
  408158:	add	x2, x2, #0x64e
  40815c:	mov	w0, w20
  408160:	mov	w1, w22
  408164:	mov	x3, x19
  408168:	bl	401b00 <error@plt>
  40816c:	ldr	x23, [sp, #8]
  408170:	mov	x0, x23
  408174:	ldp	x20, x19, [sp, #64]
  408178:	ldp	x22, x21, [sp, #48]
  40817c:	ldp	x24, x23, [sp, #32]
  408180:	ldp	x29, x30, [sp, #16]
  408184:	add	sp, sp, #0x50
  408188:	ret
  40818c:	mov	w6, w5
  408190:	mov	x5, x4
  408194:	mov	x4, x3
  408198:	mov	x3, x2
  40819c:	mov	x2, x1
  4081a0:	mov	w1, #0xa                   	// #10
  4081a4:	b	408098 <__fxstatat@plt+0x6108>
  4081a8:	stp	x29, x30, [sp, #-80]!
  4081ac:	cmp	w2, #0x25
  4081b0:	str	x25, [sp, #16]
  4081b4:	stp	x24, x23, [sp, #32]
  4081b8:	stp	x22, x21, [sp, #48]
  4081bc:	stp	x20, x19, [sp, #64]
  4081c0:	mov	x29, sp
  4081c4:	b.cs	408528 <__fxstatat@plt+0x6598>  // b.hs, b.nlast
  4081c8:	mov	x23, x4
  4081cc:	mov	x19, x3
  4081d0:	mov	w22, w2
  4081d4:	mov	x21, x1
  4081d8:	mov	x20, x0
  4081dc:	bl	401f40 <__errno_location@plt>
  4081e0:	mov	x24, x0
  4081e4:	str	wzr, [x0]
  4081e8:	bl	401dd0 <__ctype_b_loc@plt>
  4081ec:	ldr	x8, [x0]
  4081f0:	mov	x10, x20
  4081f4:	ldrb	w9, [x10], #1
  4081f8:	ldrh	w11, [x8, x9, lsl #1]
  4081fc:	tbnz	w11, #13, 4081f4 <__fxstatat@plt+0x6264>
  408200:	cmp	x21, #0x0
  408204:	add	x8, x29, #0x18
  408208:	csel	x21, x8, x21, eq  // eq = none
  40820c:	cmp	w9, #0x2d
  408210:	b.ne	40821c <__fxstatat@plt+0x628c>  // b.any
  408214:	mov	w20, #0x4                   	// #4
  408218:	b	4084f8 <__fxstatat@plt+0x6568>
  40821c:	mov	x0, x20
  408220:	mov	x1, x21
  408224:	mov	w2, w22
  408228:	mov	w3, wzr
  40822c:	bl	401cc0 <__strtoul_internal@plt>
  408230:	ldr	x25, [x21]
  408234:	cmp	x25, x20
  408238:	b.eq	408264 <__fxstatat@plt+0x62d4>  // b.none
  40823c:	ldr	w20, [x24]
  408240:	mov	x22, x0
  408244:	cbz	w20, 408254 <__fxstatat@plt+0x62c4>
  408248:	cmp	w20, #0x22
  40824c:	b.ne	408214 <__fxstatat@plt+0x6284>  // b.any
  408250:	mov	w20, #0x1                   	// #1
  408254:	cbz	x23, 4084f4 <__fxstatat@plt+0x6564>
  408258:	ldrb	w24, [x25]
  40825c:	cbnz	w24, 40828c <__fxstatat@plt+0x62fc>
  408260:	b	4084f4 <__fxstatat@plt+0x6564>
  408264:	cbz	x23, 408214 <__fxstatat@plt+0x6284>
  408268:	ldrb	w1, [x20]
  40826c:	cbz	w1, 408214 <__fxstatat@plt+0x6284>
  408270:	mov	x0, x23
  408274:	bl	401e50 <strchr@plt>
  408278:	cbz	x0, 408214 <__fxstatat@plt+0x6284>
  40827c:	mov	w20, wzr
  408280:	mov	w22, #0x1                   	// #1
  408284:	ldrb	w24, [x25]
  408288:	cbz	w24, 4084f4 <__fxstatat@plt+0x6564>
  40828c:	mov	x0, x23
  408290:	mov	w1, w24
  408294:	bl	401e50 <strchr@plt>
  408298:	cbz	x0, 408364 <__fxstatat@plt+0x63d4>
  40829c:	sub	w10, w24, #0x45
  4082a0:	mov	w8, #0x1                   	// #1
  4082a4:	cmp	w10, #0x2f
  4082a8:	mov	w9, #0x400                 	// #1024
  4082ac:	b.hi	408324 <__fxstatat@plt+0x6394>  // b.pmore
  4082b0:	mov	w11, #0x1                   	// #1
  4082b4:	lsl	x10, x11, x10
  4082b8:	mov	x11, #0x8945                	// #35141
  4082bc:	movk	x11, #0x30, lsl #16
  4082c0:	movk	x11, #0x8144, lsl #32
  4082c4:	tst	x10, x11
  4082c8:	b.eq	408324 <__fxstatat@plt+0x6394>  // b.none
  4082cc:	mov	w1, #0x30                  	// #48
  4082d0:	mov	x0, x23
  4082d4:	bl	401e50 <strchr@plt>
  4082d8:	cbz	x0, 408310 <__fxstatat@plt+0x6380>
  4082dc:	ldrb	w8, [x25, #1]
  4082e0:	cmp	w8, #0x42
  4082e4:	b.eq	40831c <__fxstatat@plt+0x638c>  // b.none
  4082e8:	cmp	w8, #0x44
  4082ec:	b.eq	40831c <__fxstatat@plt+0x638c>  // b.none
  4082f0:	cmp	w8, #0x69
  4082f4:	b.ne	408310 <__fxstatat@plt+0x6380>  // b.any
  4082f8:	ldrb	w8, [x25, #2]
  4082fc:	mov	w9, #0x3                   	// #3
  408300:	cmp	w8, #0x42
  408304:	csinc	x8, x9, xzr, eq  // eq = none
  408308:	mov	w9, #0x400                 	// #1024
  40830c:	b	408324 <__fxstatat@plt+0x6394>
  408310:	mov	w8, #0x1                   	// #1
  408314:	mov	w9, #0x400                 	// #1024
  408318:	b	408324 <__fxstatat@plt+0x6394>
  40831c:	mov	w8, #0x2                   	// #2
  408320:	mov	w9, #0x3e8                 	// #1000
  408324:	sub	w10, w24, #0x42
  408328:	cmp	w10, #0x35
  40832c:	b.hi	408364 <__fxstatat@plt+0x63d4>  // b.pmore
  408330:	adrp	x11, 40b000 <__fxstatat@plt+0x9070>
  408334:	add	x11, x11, #0xc28
  408338:	adr	x12, 40834c <__fxstatat@plt+0x63bc>
  40833c:	ldrb	w13, [x11, x10]
  408340:	add	x12, x12, x13, lsl #2
  408344:	mov	w10, wzr
  408348:	br	x12
  40834c:	umulh	x10, x9, x22
  408350:	mul	x11, x22, x9
  408354:	cmp	xzr, x10
  408358:	cset	w10, ne  // ne = any
  40835c:	csinv	x11, x11, xzr, eq  // eq = none
  408360:	b	408490 <__fxstatat@plt+0x6500>
  408364:	str	x22, [x19]
  408368:	orr	w20, w20, #0x2
  40836c:	b	4084f8 <__fxstatat@plt+0x6568>
  408370:	umulh	x10, x9, x22
  408374:	mul	x9, x22, x9
  408378:	cmp	xzr, x10
  40837c:	b	4084cc <__fxstatat@plt+0x653c>
  408380:	umulh	x10, x9, x22
  408384:	mul	x11, x22, x9
  408388:	cmp	xzr, x10
  40838c:	cset	w10, ne  // ne = any
  408390:	csinv	x11, x11, xzr, eq  // eq = none
  408394:	b	4084a8 <__fxstatat@plt+0x6518>
  408398:	umulh	x10, x9, x22
  40839c:	mul	x11, x22, x9
  4083a0:	cmp	xzr, x10
  4083a4:	cset	w10, ne  // ne = any
  4083a8:	csinv	x11, x11, xzr, eq  // eq = none
  4083ac:	b	408478 <__fxstatat@plt+0x64e8>
  4083b0:	umulh	x10, x9, x22
  4083b4:	mul	x11, x22, x9
  4083b8:	cmp	xzr, x10
  4083bc:	cset	w10, ne  // ne = any
  4083c0:	csinv	x11, x11, xzr, eq  // eq = none
  4083c4:	b	408430 <__fxstatat@plt+0x64a0>
  4083c8:	cmp	xzr, x22, lsr #54
  4083cc:	lsl	x9, x22, #10
  4083d0:	b	4084cc <__fxstatat@plt+0x653c>
  4083d4:	umulh	x10, x9, x22
  4083d8:	mul	x11, x22, x9
  4083dc:	cmp	xzr, x10
  4083e0:	cset	w10, ne  // ne = any
  4083e4:	csinv	x11, x11, xzr, eq  // eq = none
  4083e8:	b	408448 <__fxstatat@plt+0x64b8>
  4083ec:	umulh	x10, x9, x22
  4083f0:	mul	x11, x22, x9
  4083f4:	cmp	xzr, x10
  4083f8:	cset	w10, ne  // ne = any
  4083fc:	csinv	x11, x11, xzr, eq  // eq = none
  408400:	b	408460 <__fxstatat@plt+0x64d0>
  408404:	umulh	x10, x9, x22
  408408:	mul	x11, x22, x9
  40840c:	cmp	xzr, x10
  408410:	csinv	x11, x11, xzr, eq  // eq = none
  408414:	umulh	x12, x9, x11
  408418:	cset	w10, ne  // ne = any
  40841c:	cmp	xzr, x12
  408420:	mul	x11, x11, x9
  408424:	cset	w12, ne  // ne = any
  408428:	csinv	x11, x11, xzr, eq  // eq = none
  40842c:	orr	w10, w10, w12
  408430:	umulh	x12, x9, x11
  408434:	cmp	xzr, x12
  408438:	mul	x11, x11, x9
  40843c:	cset	w12, ne  // ne = any
  408440:	csinv	x11, x11, xzr, eq  // eq = none
  408444:	orr	w10, w10, w12
  408448:	umulh	x12, x9, x11
  40844c:	cmp	xzr, x12
  408450:	mul	x11, x11, x9
  408454:	cset	w12, ne  // ne = any
  408458:	csinv	x11, x11, xzr, eq  // eq = none
  40845c:	orr	w10, w10, w12
  408460:	umulh	x12, x9, x11
  408464:	cmp	xzr, x12
  408468:	mul	x11, x11, x9
  40846c:	cset	w12, ne  // ne = any
  408470:	csinv	x11, x11, xzr, eq  // eq = none
  408474:	orr	w10, w10, w12
  408478:	umulh	x12, x9, x11
  40847c:	cmp	xzr, x12
  408480:	mul	x11, x11, x9
  408484:	cset	w12, ne  // ne = any
  408488:	csinv	x11, x11, xzr, eq  // eq = none
  40848c:	orr	w10, w10, w12
  408490:	umulh	x12, x9, x11
  408494:	cmp	xzr, x12
  408498:	mul	x11, x11, x9
  40849c:	cset	w12, ne  // ne = any
  4084a0:	csinv	x11, x11, xzr, eq  // eq = none
  4084a4:	orr	w10, w10, w12
  4084a8:	umulh	x12, x9, x11
  4084ac:	cmp	xzr, x12
  4084b0:	mul	x9, x11, x9
  4084b4:	cset	w11, ne  // ne = any
  4084b8:	csinv	x22, x9, xzr, eq  // eq = none
  4084bc:	orr	w10, w10, w11
  4084c0:	b	4084d4 <__fxstatat@plt+0x6544>
  4084c4:	cmp	xzr, x22, lsr #55
  4084c8:	lsl	x9, x22, #9
  4084cc:	cset	w10, ne  // ne = any
  4084d0:	csinv	x22, x9, xzr, eq  // eq = none
  4084d4:	add	x9, x25, x8
  4084d8:	str	x9, [x21]
  4084dc:	ldrb	w8, [x25, x8]
  4084e0:	and	w9, w10, #0x1
  4084e4:	orr	w9, w20, w9
  4084e8:	orr	w10, w9, #0x2
  4084ec:	cmp	w8, #0x0
  4084f0:	csel	w20, w9, w10, eq  // eq = none
  4084f4:	str	x22, [x19]
  4084f8:	mov	w0, w20
  4084fc:	ldp	x20, x19, [sp, #64]
  408500:	ldp	x22, x21, [sp, #48]
  408504:	ldp	x24, x23, [sp, #32]
  408508:	ldr	x25, [sp, #16]
  40850c:	ldp	x29, x30, [sp], #80
  408510:	ret
  408514:	cmn	x22, x22
  408518:	lsl	x9, x22, #1
  40851c:	cset	w10, cs  // cs = hs, nlast
  408520:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  408524:	b	4084d4 <__fxstatat@plt+0x6544>
  408528:	adrp	x0, 40b000 <__fxstatat@plt+0x9070>
  40852c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  408530:	adrp	x3, 40b000 <__fxstatat@plt+0x9070>
  408534:	add	x0, x0, #0xc5e
  408538:	add	x1, x1, #0xc84
  40853c:	add	x3, x3, #0xc94
  408540:	mov	w2, #0x54                  	// #84
  408544:	bl	401f30 <__assert_fail@plt>
  408548:	mov	x8, x1
  40854c:	mov	w1, #0x1                   	// #1
  408550:	mov	w9, #0x1                   	// #1
  408554:	cbz	x0, 40858c <__fxstatat@plt+0x65fc>
  408558:	cbz	x8, 40858c <__fxstatat@plt+0x65fc>
  40855c:	umulh	x10, x8, x0
  408560:	mov	x1, x8
  408564:	mov	x9, x0
  408568:	cbz	x10, 40858c <__fxstatat@plt+0x65fc>
  40856c:	stp	x29, x30, [sp, #-16]!
  408570:	mov	x29, sp
  408574:	bl	401f40 <__errno_location@plt>
  408578:	mov	w8, #0xc                   	// #12
  40857c:	str	w8, [x0]
  408580:	mov	x0, xzr
  408584:	ldp	x29, x30, [sp], #16
  408588:	ret
  40858c:	mov	x0, x9
  408590:	b	401cd0 <calloc@plt>
  408594:	stp	x29, x30, [sp, #-48]!
  408598:	str	x21, [sp, #16]
  40859c:	stp	x20, x19, [sp, #32]
  4085a0:	mov	x29, sp
  4085a4:	mov	x19, x0
  4085a8:	bl	401b80 <fileno@plt>
  4085ac:	tbnz	w0, #31, 408614 <__fxstatat@plt+0x6684>
  4085b0:	mov	x0, x19
  4085b4:	bl	401f00 <__freading@plt>
  4085b8:	cbz	w0, 4085d8 <__fxstatat@plt+0x6648>
  4085bc:	mov	x0, x19
  4085c0:	bl	401b80 <fileno@plt>
  4085c4:	mov	w2, #0x1                   	// #1
  4085c8:	mov	x1, xzr
  4085cc:	bl	401b50 <lseek@plt>
  4085d0:	cmn	x0, #0x1
  4085d4:	b.eq	408614 <__fxstatat@plt+0x6684>  // b.none
  4085d8:	mov	x0, x19
  4085dc:	bl	4088d4 <__fxstatat@plt+0x6944>
  4085e0:	cbz	w0, 408614 <__fxstatat@plt+0x6684>
  4085e4:	bl	401f40 <__errno_location@plt>
  4085e8:	ldr	w21, [x0]
  4085ec:	mov	x20, x0
  4085f0:	mov	x0, x19
  4085f4:	bl	401ba0 <fclose@plt>
  4085f8:	cbz	w21, 408604 <__fxstatat@plt+0x6674>
  4085fc:	mov	w0, #0xffffffff            	// #-1
  408600:	str	w21, [x20]
  408604:	ldp	x20, x19, [sp, #32]
  408608:	ldr	x21, [sp, #16]
  40860c:	ldp	x29, x30, [sp], #48
  408610:	ret
  408614:	mov	x0, x19
  408618:	ldp	x20, x19, [sp, #32]
  40861c:	ldr	x21, [sp, #16]
  408620:	ldp	x29, x30, [sp], #48
  408624:	b	401ba0 <fclose@plt>
  408628:	sub	sp, sp, #0x100
  40862c:	stp	x29, x30, [sp, #208]
  408630:	add	x29, sp, #0xd0
  408634:	mov	x8, #0xffffffffffffffd0    	// #-48
  408638:	mov	x9, sp
  40863c:	sub	x10, x29, #0x50
  408640:	stp	x20, x19, [sp, #240]
  408644:	mov	w19, w0
  408648:	movk	x8, #0xff80, lsl #32
  40864c:	add	x11, x29, #0x30
  408650:	cmp	w1, #0xb
  408654:	add	x9, x9, #0x80
  408658:	add	x10, x10, #0x30
  40865c:	stp	x22, x21, [sp, #224]
  408660:	stp	x2, x3, [x29, #-80]
  408664:	stp	x4, x5, [x29, #-64]
  408668:	stp	x6, x7, [x29, #-48]
  40866c:	stp	q1, q2, [sp, #16]
  408670:	stp	q3, q4, [sp, #48]
  408674:	str	q0, [sp]
  408678:	stp	q5, q6, [sp, #80]
  40867c:	str	q7, [sp, #112]
  408680:	stp	x9, x8, [x29, #-16]
  408684:	stp	x11, x10, [x29, #-32]
  408688:	b.hi	4086d4 <__fxstatat@plt+0x6744>  // b.pmore
  40868c:	mov	w8, #0x1                   	// #1
  408690:	lsl	w8, w8, w1
  408694:	mov	w9, #0x514                 	// #1300
  408698:	tst	w8, w9
  40869c:	b.ne	40870c <__fxstatat@plt+0x677c>  // b.any
  4086a0:	mov	w9, #0xa0a                 	// #2570
  4086a4:	tst	w8, w9
  4086a8:	b.ne	408700 <__fxstatat@plt+0x6770>  // b.any
  4086ac:	cbnz	w1, 4086d4 <__fxstatat@plt+0x6744>
  4086b0:	ldursw	x8, [x29, #-8]
  4086b4:	tbz	w8, #31, 4087b4 <__fxstatat@plt+0x6824>
  4086b8:	add	w9, w8, #0x8
  4086bc:	cmn	w8, #0x8
  4086c0:	stur	w9, [x29, #-8]
  4086c4:	b.gt	4087b4 <__fxstatat@plt+0x6824>
  4086c8:	ldur	x9, [x29, #-24]
  4086cc:	add	x8, x9, x8
  4086d0:	b	4087c0 <__fxstatat@plt+0x6830>
  4086d4:	sub	w8, w1, #0x400
  4086d8:	cmp	w8, #0xa
  4086dc:	b.hi	408790 <__fxstatat@plt+0x6800>  // b.pmore
  4086e0:	mov	w9, #0x1                   	// #1
  4086e4:	lsl	w9, w9, w8
  4086e8:	mov	w10, #0x285                 	// #645
  4086ec:	tst	w9, w10
  4086f0:	b.ne	40870c <__fxstatat@plt+0x677c>  // b.any
  4086f4:	mov	w10, #0x502                 	// #1282
  4086f8:	tst	w9, w10
  4086fc:	b.eq	408764 <__fxstatat@plt+0x67d4>  // b.none
  408700:	mov	w0, w19
  408704:	bl	401e70 <fcntl@plt>
  408708:	b	408748 <__fxstatat@plt+0x67b8>
  40870c:	ldursw	x8, [x29, #-8]
  408710:	tbz	w8, #31, 408730 <__fxstatat@plt+0x67a0>
  408714:	add	w9, w8, #0x8
  408718:	cmn	w8, #0x8
  40871c:	stur	w9, [x29, #-8]
  408720:	b.gt	408730 <__fxstatat@plt+0x67a0>
  408724:	ldur	x9, [x29, #-24]
  408728:	add	x8, x9, x8
  40872c:	b	40873c <__fxstatat@plt+0x67ac>
  408730:	ldur	x8, [x29, #-32]
  408734:	add	x9, x8, #0x8
  408738:	stur	x9, [x29, #-32]
  40873c:	ldr	w2, [x8]
  408740:	mov	w0, w19
  408744:	bl	401e70 <fcntl@plt>
  408748:	mov	w20, w0
  40874c:	mov	w0, w20
  408750:	ldp	x20, x19, [sp, #240]
  408754:	ldp	x22, x21, [sp, #224]
  408758:	ldp	x29, x30, [sp, #208]
  40875c:	add	sp, sp, #0x100
  408760:	ret
  408764:	cmp	w8, #0x6
  408768:	b.ne	408790 <__fxstatat@plt+0x6800>  // b.any
  40876c:	ldursw	x8, [x29, #-8]
  408770:	tbz	w8, #31, 4087d0 <__fxstatat@plt+0x6840>
  408774:	add	w9, w8, #0x8
  408778:	cmn	w8, #0x8
  40877c:	stur	w9, [x29, #-8]
  408780:	b.gt	4087d0 <__fxstatat@plt+0x6840>
  408784:	ldur	x9, [x29, #-24]
  408788:	add	x8, x9, x8
  40878c:	b	4087dc <__fxstatat@plt+0x684c>
  408790:	ldursw	x8, [x29, #-8]
  408794:	tbz	w8, #31, 40883c <__fxstatat@plt+0x68ac>
  408798:	add	w9, w8, #0x8
  40879c:	cmn	w8, #0x8
  4087a0:	stur	w9, [x29, #-8]
  4087a4:	b.gt	40883c <__fxstatat@plt+0x68ac>
  4087a8:	ldur	x9, [x29, #-24]
  4087ac:	add	x8, x9, x8
  4087b0:	b	408848 <__fxstatat@plt+0x68b8>
  4087b4:	ldur	x8, [x29, #-32]
  4087b8:	add	x9, x8, #0x8
  4087bc:	stur	x9, [x29, #-32]
  4087c0:	ldr	w2, [x8]
  4087c4:	mov	w0, w19
  4087c8:	mov	w1, wzr
  4087cc:	b	408744 <__fxstatat@plt+0x67b4>
  4087d0:	ldur	x8, [x29, #-32]
  4087d4:	add	x9, x8, #0x8
  4087d8:	stur	x9, [x29, #-32]
  4087dc:	adrp	x22, 41d000 <__fxstatat@plt+0x1b070>
  4087e0:	ldr	w9, [x22, #1176]
  4087e4:	ldr	w21, [x8]
  4087e8:	tbnz	w9, #31, 408864 <__fxstatat@plt+0x68d4>
  4087ec:	mov	w1, #0x406                 	// #1030
  4087f0:	mov	w0, w19
  4087f4:	mov	w2, w21
  4087f8:	bl	401e70 <fcntl@plt>
  4087fc:	mov	w20, w0
  408800:	tbz	w0, #31, 408858 <__fxstatat@plt+0x68c8>
  408804:	bl	401f40 <__errno_location@plt>
  408808:	ldr	w8, [x0]
  40880c:	cmp	w8, #0x16
  408810:	b.ne	408858 <__fxstatat@plt+0x68c8>  // b.any
  408814:	mov	w0, w19
  408818:	mov	w1, wzr
  40881c:	mov	w2, w21
  408820:	bl	401e70 <fcntl@plt>
  408824:	mov	w20, w0
  408828:	tbnz	w0, #31, 40874c <__fxstatat@plt+0x67bc>
  40882c:	mov	w8, #0xffffffff            	// #-1
  408830:	str	w8, [x22, #1176]
  408834:	mov	w8, #0x1                   	// #1
  408838:	b	408884 <__fxstatat@plt+0x68f4>
  40883c:	ldur	x8, [x29, #-32]
  408840:	add	x9, x8, #0x8
  408844:	stur	x9, [x29, #-32]
  408848:	ldr	x2, [x8]
  40884c:	mov	w0, w19
  408850:	bl	401e70 <fcntl@plt>
  408854:	b	408748 <__fxstatat@plt+0x67b8>
  408858:	mov	w8, #0x1                   	// #1
  40885c:	str	w8, [x22, #1176]
  408860:	b	40874c <__fxstatat@plt+0x67bc>
  408864:	mov	w0, w19
  408868:	mov	w1, wzr
  40886c:	mov	w2, w21
  408870:	bl	401e70 <fcntl@plt>
  408874:	ldr	w8, [x22, #1176]
  408878:	mov	w20, w0
  40887c:	cmn	w8, #0x1
  408880:	cset	w8, eq  // eq = none
  408884:	cbz	w8, 40874c <__fxstatat@plt+0x67bc>
  408888:	tbnz	w20, #31, 40874c <__fxstatat@plt+0x67bc>
  40888c:	mov	w1, #0x1                   	// #1
  408890:	mov	w0, w20
  408894:	bl	401e70 <fcntl@plt>
  408898:	tbnz	w0, #31, 4088b4 <__fxstatat@plt+0x6924>
  40889c:	orr	w2, w0, #0x1
  4088a0:	mov	w1, #0x2                   	// #2
  4088a4:	mov	w0, w20
  4088a8:	bl	401e70 <fcntl@plt>
  4088ac:	cmn	w0, #0x1
  4088b0:	b.ne	40874c <__fxstatat@plt+0x67bc>  // b.any
  4088b4:	bl	401f40 <__errno_location@plt>
  4088b8:	ldr	w21, [x0]
  4088bc:	mov	x19, x0
  4088c0:	mov	w0, w20
  4088c4:	bl	401d10 <close@plt>
  4088c8:	str	w21, [x19]
  4088cc:	mov	w20, #0xffffffff            	// #-1
  4088d0:	b	40874c <__fxstatat@plt+0x67bc>
  4088d4:	stp	x29, x30, [sp, #-32]!
  4088d8:	str	x19, [sp, #16]
  4088dc:	mov	x19, x0
  4088e0:	mov	x29, sp
  4088e4:	cbz	x0, 40890c <__fxstatat@plt+0x697c>
  4088e8:	mov	x0, x19
  4088ec:	bl	401f00 <__freading@plt>
  4088f0:	cbz	w0, 40890c <__fxstatat@plt+0x697c>
  4088f4:	ldrb	w8, [x19, #1]
  4088f8:	tbz	w8, #0, 40890c <__fxstatat@plt+0x697c>
  4088fc:	mov	w2, #0x1                   	// #1
  408900:	mov	x0, x19
  408904:	mov	x1, xzr
  408908:	bl	40891c <__fxstatat@plt+0x698c>
  40890c:	mov	x0, x19
  408910:	ldr	x19, [sp, #16]
  408914:	ldp	x29, x30, [sp], #32
  408918:	b	401e80 <fflush@plt>
  40891c:	stp	x29, x30, [sp, #-48]!
  408920:	str	x21, [sp, #16]
  408924:	stp	x20, x19, [sp, #32]
  408928:	ldp	x9, x8, [x0, #8]
  40892c:	mov	w20, w2
  408930:	mov	x19, x0
  408934:	mov	x21, x1
  408938:	cmp	x8, x9
  40893c:	mov	x29, sp
  408940:	b.ne	408958 <__fxstatat@plt+0x69c8>  // b.any
  408944:	ldp	x9, x8, [x19, #32]
  408948:	cmp	x8, x9
  40894c:	b.ne	408958 <__fxstatat@plt+0x69c8>  // b.any
  408950:	ldr	x8, [x19, #72]
  408954:	cbz	x8, 408974 <__fxstatat@plt+0x69e4>
  408958:	mov	x0, x19
  40895c:	mov	x1, x21
  408960:	mov	w2, w20
  408964:	ldp	x20, x19, [sp, #32]
  408968:	ldr	x21, [sp, #16]
  40896c:	ldp	x29, x30, [sp], #48
  408970:	b	401de0 <fseeko@plt>
  408974:	mov	x0, x19
  408978:	bl	401b80 <fileno@plt>
  40897c:	mov	x1, x21
  408980:	mov	w2, w20
  408984:	bl	401b50 <lseek@plt>
  408988:	cmn	x0, #0x1
  40898c:	b.eq	4089a8 <__fxstatat@plt+0x6a18>  // b.none
  408990:	ldr	w9, [x19]
  408994:	mov	x8, x0
  408998:	mov	w0, wzr
  40899c:	str	x8, [x19, #144]
  4089a0:	and	w9, w9, #0xffffffef
  4089a4:	str	w9, [x19]
  4089a8:	ldp	x20, x19, [sp, #32]
  4089ac:	ldr	x21, [sp, #16]
  4089b0:	ldp	x29, x30, [sp], #48
  4089b4:	ret
  4089b8:	sub	sp, sp, #0x40
  4089bc:	stp	x29, x30, [sp, #16]
  4089c0:	add	x29, sp, #0x10
  4089c4:	cmp	x0, #0x0
  4089c8:	sub	x8, x29, #0x4
  4089cc:	stp	x20, x19, [sp, #48]
  4089d0:	csel	x20, x8, x0, eq  // eq = none
  4089d4:	mov	x0, x20
  4089d8:	stp	x22, x21, [sp, #32]
  4089dc:	mov	x22, x2
  4089e0:	mov	x19, x1
  4089e4:	bl	401a90 <mbrtowc@plt>
  4089e8:	mov	x21, x0
  4089ec:	cbz	x22, 408a10 <__fxstatat@plt+0x6a80>
  4089f0:	cmn	x21, #0x2
  4089f4:	b.cc	408a10 <__fxstatat@plt+0x6a80>  // b.lo, b.ul, b.last
  4089f8:	mov	w0, wzr
  4089fc:	bl	408b54 <__fxstatat@plt+0x6bc4>
  408a00:	tbnz	w0, #0, 408a10 <__fxstatat@plt+0x6a80>
  408a04:	ldrb	w8, [x19]
  408a08:	mov	w21, #0x1                   	// #1
  408a0c:	str	w8, [x20]
  408a10:	mov	x0, x21
  408a14:	ldp	x20, x19, [sp, #48]
  408a18:	ldp	x22, x21, [sp, #32]
  408a1c:	ldp	x29, x30, [sp, #16]
  408a20:	add	sp, sp, #0x40
  408a24:	ret
  408a28:	stp	x29, x30, [sp, #-48]!
  408a2c:	str	x21, [sp, #16]
  408a30:	stp	x20, x19, [sp, #32]
  408a34:	mov	x29, sp
  408a38:	mov	x20, x0
  408a3c:	bl	401b60 <__fpending@plt>
  408a40:	ldr	w21, [x20]
  408a44:	mov	x19, x0
  408a48:	mov	x0, x20
  408a4c:	bl	408594 <__fxstatat@plt+0x6604>
  408a50:	mov	w8, w0
  408a54:	tbnz	w21, #5, 408a88 <__fxstatat@plt+0x6af8>
  408a58:	cmp	w8, #0x0
  408a5c:	csetm	w0, ne  // ne = any
  408a60:	cbnz	x19, 408a78 <__fxstatat@plt+0x6ae8>
  408a64:	cbz	w8, 408a78 <__fxstatat@plt+0x6ae8>
  408a68:	bl	401f40 <__errno_location@plt>
  408a6c:	ldr	w8, [x0]
  408a70:	cmp	w8, #0x9
  408a74:	csetm	w0, ne  // ne = any
  408a78:	ldp	x20, x19, [sp, #32]
  408a7c:	ldr	x21, [sp, #16]
  408a80:	ldp	x29, x30, [sp], #48
  408a84:	ret
  408a88:	cbnz	w8, 408a94 <__fxstatat@plt+0x6b04>
  408a8c:	bl	401f40 <__errno_location@plt>
  408a90:	str	wzr, [x0]
  408a94:	mov	w0, #0xffffffff            	// #-1
  408a98:	ldp	x20, x19, [sp, #32]
  408a9c:	ldr	x21, [sp, #16]
  408aa0:	ldp	x29, x30, [sp], #48
  408aa4:	ret
  408aa8:	stp	x29, x30, [sp, #-48]!
  408aac:	stp	x22, x21, [sp, #16]
  408ab0:	stp	x20, x19, [sp, #32]
  408ab4:	mov	x29, sp
  408ab8:	mov	x20, x1
  408abc:	bl	401be0 <fopen@plt>
  408ac0:	mov	x19, x0
  408ac4:	cbz	x0, 408b40 <__fxstatat@plt+0x6bb0>
  408ac8:	mov	x0, x19
  408acc:	bl	401b80 <fileno@plt>
  408ad0:	cmp	w0, #0x2
  408ad4:	b.hi	408b40 <__fxstatat@plt+0x6bb0>  // b.pmore
  408ad8:	bl	408bf0 <__fxstatat@plt+0x6c60>
  408adc:	tbnz	w0, #31, 408b24 <__fxstatat@plt+0x6b94>
  408ae0:	mov	w21, w0
  408ae4:	mov	x0, x19
  408ae8:	bl	408594 <__fxstatat@plt+0x6604>
  408aec:	cbnz	w0, 408b04 <__fxstatat@plt+0x6b74>
  408af0:	mov	w0, w21
  408af4:	mov	x1, x20
  408af8:	bl	401ca0 <fdopen@plt>
  408afc:	mov	x19, x0
  408b00:	cbnz	x0, 408b40 <__fxstatat@plt+0x6bb0>
  408b04:	bl	401f40 <__errno_location@plt>
  408b08:	ldr	w22, [x0]
  408b0c:	mov	x20, x0
  408b10:	mov	w0, w21
  408b14:	bl	401d10 <close@plt>
  408b18:	mov	x19, xzr
  408b1c:	str	w22, [x20]
  408b20:	b	408b40 <__fxstatat@plt+0x6bb0>
  408b24:	bl	401f40 <__errno_location@plt>
  408b28:	ldr	w21, [x0]
  408b2c:	mov	x20, x0
  408b30:	mov	x0, x19
  408b34:	bl	408594 <__fxstatat@plt+0x6604>
  408b38:	mov	x19, xzr
  408b3c:	str	w21, [x20]
  408b40:	mov	x0, x19
  408b44:	ldp	x20, x19, [sp, #32]
  408b48:	ldp	x22, x21, [sp, #16]
  408b4c:	ldp	x29, x30, [sp], #48
  408b50:	ret
  408b54:	stp	x29, x30, [sp, #-32]!
  408b58:	mov	x1, xzr
  408b5c:	str	x19, [sp, #16]
  408b60:	mov	x29, sp
  408b64:	bl	401f80 <setlocale@plt>
  408b68:	cbz	x0, 408b94 <__fxstatat@plt+0x6c04>
  408b6c:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  408b70:	add	x1, x1, #0xce3
  408b74:	mov	x19, x0
  408b78:	bl	401dc0 <strcmp@plt>
  408b7c:	cbz	w0, 408ba4 <__fxstatat@plt+0x6c14>
  408b80:	adrp	x1, 40b000 <__fxstatat@plt+0x9070>
  408b84:	add	x1, x1, #0xce5
  408b88:	mov	x0, x19
  408b8c:	bl	401dc0 <strcmp@plt>
  408b90:	cbz	w0, 408ba4 <__fxstatat@plt+0x6c14>
  408b94:	mov	w0, #0x1                   	// #1
  408b98:	ldr	x19, [sp, #16]
  408b9c:	ldp	x29, x30, [sp], #32
  408ba0:	ret
  408ba4:	mov	w0, wzr
  408ba8:	ldr	x19, [sp, #16]
  408bac:	ldp	x29, x30, [sp], #32
  408bb0:	ret
  408bb4:	stp	x29, x30, [sp, #-16]!
  408bb8:	mov	w0, #0xe                   	// #14
  408bbc:	mov	x29, sp
  408bc0:	bl	401bd0 <nl_langinfo@plt>
  408bc4:	adrp	x8, 40b000 <__fxstatat@plt+0x9070>
  408bc8:	add	x8, x8, #0x9f
  408bcc:	cmp	x0, #0x0
  408bd0:	csel	x8, x8, x0, eq  // eq = none
  408bd4:	ldrb	w9, [x8]
  408bd8:	adrp	x10, 40b000 <__fxstatat@plt+0x9070>
  408bdc:	add	x10, x10, #0xceb
  408be0:	cmp	w9, #0x0
  408be4:	csel	x0, x10, x8, eq  // eq = none
  408be8:	ldp	x29, x30, [sp], #16
  408bec:	ret
  408bf0:	mov	w2, #0x3                   	// #3
  408bf4:	mov	w1, wzr
  408bf8:	b	408628 <__fxstatat@plt+0x6698>
  408bfc:	nop
  408c00:	stp	x29, x30, [sp, #-48]!
  408c04:	mov	x29, sp
  408c08:	str	q0, [sp, #16]
  408c0c:	str	q1, [sp, #32]
  408c10:	ldp	x2, x0, [sp, #16]
  408c14:	ldp	x5, x3, [sp, #32]
  408c18:	mrs	x10, fpcr
  408c1c:	lsr	x1, x0, #63
  408c20:	ubfx	x6, x0, #0, #48
  408c24:	and	w13, w1, #0xff
  408c28:	mov	x14, x1
  408c2c:	ubfx	x7, x0, #48, #15
  408c30:	cbz	w7, 409050 <__fxstatat@plt+0x70c0>
  408c34:	mov	w4, #0x7fff                	// #32767
  408c38:	cmp	w7, w4
  408c3c:	b.eq	409098 <__fxstatat@plt+0x7108>  // b.none
  408c40:	and	x7, x7, #0xffff
  408c44:	extr	x6, x6, x2, #61
  408c48:	mov	x15, #0xffffffffffffc001    	// #-16383
  408c4c:	orr	x4, x6, #0x8000000000000
  408c50:	add	x7, x7, x15
  408c54:	lsl	x2, x2, #3
  408c58:	mov	x1, #0x0                   	// #0
  408c5c:	mov	x16, #0x0                   	// #0
  408c60:	mov	w0, #0x0                   	// #0
  408c64:	lsr	x8, x3, #63
  408c68:	ubfx	x6, x3, #0, #48
  408c6c:	and	w15, w8, #0xff
  408c70:	ubfx	x9, x3, #48, #15
  408c74:	cbz	w9, 40900c <__fxstatat@plt+0x707c>
  408c78:	mov	w11, #0x7fff                	// #32767
  408c7c:	cmp	w9, w11
  408c80:	b.eq	408d44 <__fxstatat@plt+0x6db4>  // b.none
  408c84:	and	x9, x9, #0xffff
  408c88:	extr	x6, x6, x5, #61
  408c8c:	mov	x12, #0xffffffffffffc001    	// #-16383
  408c90:	orr	x6, x6, #0x8000000000000
  408c94:	add	x9, x9, x12
  408c98:	lsl	x5, x5, #3
  408c9c:	sub	x7, x7, x9
  408ca0:	mov	x9, #0x0                   	// #0
  408ca4:	eor	w11, w13, w15
  408ca8:	cmp	x1, #0x9
  408cac:	and	x3, x11, #0xff
  408cb0:	mov	x12, x3
  408cb4:	b.gt	408fe4 <__fxstatat@plt+0x7054>
  408cb8:	cmp	x1, #0x7
  408cbc:	b.gt	4091a4 <__fxstatat@plt+0x7214>
  408cc0:	cmp	x1, #0x3
  408cc4:	b.eq	408ce0 <__fxstatat@plt+0x6d50>  // b.none
  408cc8:	b.le	408fb4 <__fxstatat@plt+0x7024>
  408ccc:	cmp	x1, #0x5
  408cd0:	b.eq	408ff4 <__fxstatat@plt+0x7064>  // b.none
  408cd4:	b.le	408dd8 <__fxstatat@plt+0x6e48>
  408cd8:	cmp	x1, #0x6
  408cdc:	b.eq	408da8 <__fxstatat@plt+0x6e18>  // b.none
  408ce0:	cmp	x9, #0x1
  408ce4:	b.eq	409128 <__fxstatat@plt+0x7198>  // b.none
  408ce8:	cbz	x9, 408cfc <__fxstatat@plt+0x6d6c>
  408cec:	cmp	x9, #0x2
  408cf0:	b.eq	40932c <__fxstatat@plt+0x739c>  // b.none
  408cf4:	cmp	x9, #0x3
  408cf8:	b.eq	409314 <__fxstatat@plt+0x7384>  // b.none
  408cfc:	mov	x1, #0x3fff                	// #16383
  408d00:	mov	x12, x8
  408d04:	add	x3, x7, x1
  408d08:	cmp	x3, #0x0
  408d0c:	b.le	4091e8 <__fxstatat@plt+0x7258>
  408d10:	tst	x5, #0x7
  408d14:	b.ne	409158 <__fxstatat@plt+0x71c8>  // b.any
  408d18:	and	w11, w12, #0x1
  408d1c:	tbz	x6, #52, 408d28 <__fxstatat@plt+0x6d98>
  408d20:	and	x6, x6, #0xffefffffffffffff
  408d24:	add	x3, x7, #0x4, lsl #12
  408d28:	mov	x1, #0x7ffe                	// #32766
  408d2c:	cmp	x3, x1
  408d30:	b.gt	4092d0 <__fxstatat@plt+0x7340>
  408d34:	and	w1, w3, #0x7fff
  408d38:	extr	x2, x6, x5, #3
  408d3c:	ubfx	x6, x6, #3, #48
  408d40:	b	408db4 <__fxstatat@plt+0x6e24>
  408d44:	mov	x9, #0xffffffffffff8001    	// #-32767
  408d48:	orr	x3, x6, x5
  408d4c:	add	x7, x7, x9
  408d50:	cbz	x3, 4090cc <__fxstatat@plt+0x713c>
  408d54:	tst	x6, #0x800000000000
  408d58:	orr	x1, x1, #0x3
  408d5c:	csinc	w0, w0, wzr, ne  // ne = any
  408d60:	mov	x9, #0x3                   	// #3
  408d64:	eor	w11, w13, w15
  408d68:	cmp	x1, #0x9
  408d6c:	and	x3, x11, #0xff
  408d70:	mov	x12, x3
  408d74:	b.le	408cb8 <__fxstatat@plt+0x6d28>
  408d78:	cmp	x1, #0xf
  408d7c:	b.ne	408fe4 <__fxstatat@plt+0x7054>  // b.any
  408d80:	tbz	x4, #47, 409190 <__fxstatat@plt+0x7200>
  408d84:	tbnz	x6, #47, 409190 <__fxstatat@plt+0x7200>
  408d88:	orr	x6, x6, #0x800000000000
  408d8c:	mov	w11, w15
  408d90:	and	x6, x6, #0xffffffffffff
  408d94:	mov	x2, x5
  408d98:	mov	w1, #0x7fff                	// #32767
  408d9c:	b	408db4 <__fxstatat@plt+0x6e24>
  408da0:	cmp	x1, #0x2
  408da4:	b.ne	408de0 <__fxstatat@plt+0x6e50>  // b.any
  408da8:	mov	w1, #0x0                   	// #0
  408dac:	mov	x6, #0x0                   	// #0
  408db0:	mov	x2, #0x0                   	// #0
  408db4:	mov	x5, #0x0                   	// #0
  408db8:	orr	w1, w1, w11, lsl #15
  408dbc:	bfxil	x5, x6, #0, #48
  408dc0:	fmov	d0, x2
  408dc4:	bfi	x5, x1, #48, #16
  408dc8:	fmov	v0.d[1], x5
  408dcc:	cbnz	w0, 408fd4 <__fxstatat@plt+0x7044>
  408dd0:	ldp	x29, x30, [sp], #48
  408dd4:	ret
  408dd8:	cmp	x1, #0x4
  408ddc:	b.eq	408da8 <__fxstatat@plt+0x6e18>  // b.none
  408de0:	cmp	x4, x6
  408de4:	b.ls	40913c <__fxstatat@plt+0x71ac>  // b.plast
  408de8:	lsr	x3, x4, #1
  408dec:	extr	x8, x4, x2, #1
  408df0:	lsl	x2, x2, #63
  408df4:	ubfx	x14, x6, #20, #32
  408df8:	extr	x9, x6, x5, #52
  408dfc:	lsl	x13, x5, #12
  408e00:	and	x15, x9, #0xffffffff
  408e04:	udiv	x5, x3, x14
  408e08:	msub	x3, x5, x14, x3
  408e0c:	mul	x1, x15, x5
  408e10:	extr	x3, x3, x8, #32
  408e14:	cmp	x1, x3
  408e18:	b.ls	408e2c <__fxstatat@plt+0x6e9c>  // b.plast
  408e1c:	adds	x3, x9, x3
  408e20:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  408e24:	b.hi	40940c <__fxstatat@plt+0x747c>  // b.pmore
  408e28:	sub	x5, x5, #0x1
  408e2c:	sub	x3, x3, x1
  408e30:	mov	x4, x8
  408e34:	udiv	x1, x3, x14
  408e38:	msub	x3, x1, x14, x3
  408e3c:	mul	x6, x15, x1
  408e40:	bfi	x4, x3, #32, #32
  408e44:	cmp	x6, x4
  408e48:	b.ls	408e5c <__fxstatat@plt+0x6ecc>  // b.plast
  408e4c:	adds	x4, x9, x4
  408e50:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  408e54:	b.hi	409400 <__fxstatat@plt+0x7470>  // b.pmore
  408e58:	sub	x1, x1, #0x1
  408e5c:	orr	x8, x1, x5, lsl #32
  408e60:	and	x17, x13, #0xffffffff
  408e64:	and	x1, x8, #0xffffffff
  408e68:	lsr	x16, x13, #32
  408e6c:	lsr	x5, x8, #32
  408e70:	sub	x4, x4, x6
  408e74:	mov	x18, #0x100000000           	// #4294967296
  408e78:	mul	x3, x1, x17
  408e7c:	mul	x30, x5, x17
  408e80:	madd	x6, x16, x1, x30
  408e84:	and	x1, x3, #0xffffffff
  408e88:	mul	x5, x5, x16
  408e8c:	add	x3, x6, x3, lsr #32
  408e90:	add	x6, x5, x18
  408e94:	cmp	x30, x3
  408e98:	csel	x5, x6, x5, hi  // hi = pmore
  408e9c:	add	x1, x1, x3, lsl #32
  408ea0:	add	x5, x5, x3, lsr #32
  408ea4:	cmp	x4, x5
  408ea8:	b.cc	4091b4 <__fxstatat@plt+0x7224>  // b.lo, b.ul, b.last
  408eac:	ccmp	x2, x1, #0x2, eq  // eq = none
  408eb0:	mov	x6, x8
  408eb4:	b.cc	4091b4 <__fxstatat@plt+0x7224>  // b.lo, b.ul, b.last
  408eb8:	subs	x8, x2, x1
  408ebc:	mov	x3, #0x3fff                	// #16383
  408ec0:	cmp	x2, x1
  408ec4:	add	x3, x7, x3
  408ec8:	sbc	x4, x4, x5
  408ecc:	cmp	x9, x4
  408ed0:	b.eq	409418 <__fxstatat@plt+0x7488>  // b.none
  408ed4:	udiv	x5, x4, x14
  408ed8:	msub	x4, x5, x14, x4
  408edc:	mul	x2, x15, x5
  408ee0:	extr	x1, x4, x8, #32
  408ee4:	cmp	x2, x1
  408ee8:	b.ls	408efc <__fxstatat@plt+0x6f6c>  // b.plast
  408eec:	adds	x1, x9, x1
  408ef0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  408ef4:	b.hi	4094d0 <__fxstatat@plt+0x7540>  // b.pmore
  408ef8:	sub	x5, x5, #0x1
  408efc:	sub	x1, x1, x2
  408f00:	udiv	x2, x1, x14
  408f04:	msub	x1, x2, x14, x1
  408f08:	mul	x15, x15, x2
  408f0c:	bfi	x8, x1, #32, #32
  408f10:	mov	x1, x8
  408f14:	cmp	x15, x8
  408f18:	b.ls	408f2c <__fxstatat@plt+0x6f9c>  // b.plast
  408f1c:	adds	x1, x9, x8
  408f20:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  408f24:	b.hi	4094dc <__fxstatat@plt+0x754c>  // b.pmore
  408f28:	sub	x2, x2, #0x1
  408f2c:	orr	x5, x2, x5, lsl #32
  408f30:	mov	x11, #0x100000000           	// #4294967296
  408f34:	and	x4, x5, #0xffffffff
  408f38:	sub	x1, x1, x15
  408f3c:	lsr	x14, x5, #32
  408f40:	mul	x2, x17, x4
  408f44:	mul	x17, x14, x17
  408f48:	madd	x4, x16, x4, x17
  408f4c:	and	x8, x2, #0xffffffff
  408f50:	mul	x16, x16, x14
  408f54:	add	x2, x4, x2, lsr #32
  408f58:	add	x4, x16, x11
  408f5c:	cmp	x17, x2
  408f60:	csel	x16, x4, x16, hi  // hi = pmore
  408f64:	add	x4, x8, x2, lsl #32
  408f68:	add	x16, x16, x2, lsr #32
  408f6c:	cmp	x1, x16
  408f70:	b.cs	409350 <__fxstatat@plt+0x73c0>  // b.hs, b.nlast
  408f74:	adds	x2, x9, x1
  408f78:	sub	x8, x5, #0x1
  408f7c:	mov	x1, x2
  408f80:	b.cs	408f94 <__fxstatat@plt+0x7004>  // b.hs, b.nlast
  408f84:	cmp	x2, x16
  408f88:	b.cc	409450 <__fxstatat@plt+0x74c0>  // b.lo, b.ul, b.last
  408f8c:	ccmp	x13, x4, #0x2, eq  // eq = none
  408f90:	b.cc	409450 <__fxstatat@plt+0x74c0>  // b.lo, b.ul, b.last
  408f94:	cmp	x13, x4
  408f98:	mov	x5, x8
  408f9c:	cset	w2, ne  // ne = any
  408fa0:	cmp	w2, #0x0
  408fa4:	orr	x2, x5, #0x1
  408fa8:	ccmp	x1, x16, #0x0, eq  // eq = none
  408fac:	csel	x5, x2, x5, ne  // ne = any
  408fb0:	b	408d08 <__fxstatat@plt+0x6d78>
  408fb4:	cmp	x1, #0x1
  408fb8:	b.ne	408da0 <__fxstatat@plt+0x6e10>  // b.any
  408fbc:	mov	x4, #0x0                   	// #0
  408fc0:	fmov	d0, x4
  408fc4:	lsl	x3, x3, #63
  408fc8:	orr	w0, w0, #0x2
  408fcc:	orr	x5, x3, #0x7fff000000000000
  408fd0:	fmov	v0.d[1], x5
  408fd4:	str	q0, [sp, #16]
  408fd8:	bl	40a178 <__fxstatat@plt+0x81e8>
  408fdc:	ldr	q0, [sp, #16]
  408fe0:	b	408dd0 <__fxstatat@plt+0x6e40>
  408fe4:	cmp	x1, #0xb
  408fe8:	b.gt	4090b8 <__fxstatat@plt+0x7128>
  408fec:	cmp	x1, #0xa
  408ff0:	b.ne	408ce0 <__fxstatat@plt+0x6d50>  // b.any
  408ff4:	mov	w11, #0x0                   	// #0
  408ff8:	mov	x6, #0xffffffffffff        	// #281474976710655
  408ffc:	mov	x2, #0xffffffffffffffff    	// #-1
  409000:	mov	w0, #0x1                   	// #1
  409004:	mov	w1, #0x7fff                	// #32767
  409008:	b	408db4 <__fxstatat@plt+0x6e24>
  40900c:	orr	x3, x6, x5
  409010:	cbz	x3, 4090f8 <__fxstatat@plt+0x7168>
  409014:	cbz	x6, 4092ac <__fxstatat@plt+0x731c>
  409018:	clz	x3, x6
  40901c:	sub	x9, x3, #0xf
  409020:	add	w12, w9, #0x3
  409024:	mov	w11, #0x3d                  	// #61
  409028:	sub	w9, w11, w9
  40902c:	lsl	x6, x6, x12
  409030:	lsr	x9, x5, x9
  409034:	orr	x6, x9, x6
  409038:	lsl	x5, x5, x12
  40903c:	add	x7, x3, x7
  409040:	mov	x11, #0x3fef                	// #16367
  409044:	mov	x9, #0x0                   	// #0
  409048:	add	x7, x7, x11
  40904c:	b	408ca4 <__fxstatat@plt+0x6d14>
  409050:	orr	x4, x6, x2
  409054:	cbz	x4, 4090e0 <__fxstatat@plt+0x7150>
  409058:	cbz	x6, 409288 <__fxstatat@plt+0x72f8>
  40905c:	clz	x0, x6
  409060:	sub	x4, x0, #0xf
  409064:	add	w7, w4, #0x3
  409068:	mov	w1, #0x3d                  	// #61
  40906c:	sub	w4, w1, w4
  409070:	lsl	x6, x6, x7
  409074:	lsr	x4, x2, x4
  409078:	orr	x4, x4, x6
  40907c:	lsl	x2, x2, x7
  409080:	mov	x7, #0xffffffffffffc011    	// #-16367
  409084:	mov	x1, #0x0                   	// #0
  409088:	sub	x7, x7, x0
  40908c:	mov	x16, #0x0                   	// #0
  409090:	mov	w0, #0x0                   	// #0
  409094:	b	408c64 <__fxstatat@plt+0x6cd4>
  409098:	orr	x4, x6, x2
  40909c:	cbnz	x4, 40910c <__fxstatat@plt+0x717c>
  4090a0:	mov	x2, #0x0                   	// #0
  4090a4:	mov	x1, #0x8                   	// #8
  4090a8:	mov	x7, #0x7fff                	// #32767
  4090ac:	mov	x16, #0x2                   	// #2
  4090b0:	mov	w0, #0x0                   	// #0
  4090b4:	b	408c64 <__fxstatat@plt+0x6cd4>
  4090b8:	mov	x6, x4
  4090bc:	mov	x5, x2
  4090c0:	mov	x8, x14
  4090c4:	mov	x9, x16
  4090c8:	b	408ce0 <__fxstatat@plt+0x6d50>
  4090cc:	orr	x1, x1, #0x2
  4090d0:	mov	x6, #0x0                   	// #0
  4090d4:	mov	x5, #0x0                   	// #0
  4090d8:	mov	x9, #0x2                   	// #2
  4090dc:	b	408d64 <__fxstatat@plt+0x6dd4>
  4090e0:	mov	x2, #0x0                   	// #0
  4090e4:	mov	x1, #0x4                   	// #4
  4090e8:	mov	x7, #0x0                   	// #0
  4090ec:	mov	x16, #0x1                   	// #1
  4090f0:	mov	w0, #0x0                   	// #0
  4090f4:	b	408c64 <__fxstatat@plt+0x6cd4>
  4090f8:	orr	x1, x1, #0x1
  4090fc:	mov	x6, #0x0                   	// #0
  409100:	mov	x5, #0x0                   	// #0
  409104:	mov	x9, #0x1                   	// #1
  409108:	b	408ca4 <__fxstatat@plt+0x6d14>
  40910c:	lsr	x0, x6, #47
  409110:	mov	x4, x6
  409114:	eor	w0, w0, #0x1
  409118:	mov	x1, #0xc                   	// #12
  40911c:	mov	x7, #0x7fff                	// #32767
  409120:	mov	x16, #0x3                   	// #3
  409124:	b	408c64 <__fxstatat@plt+0x6cd4>
  409128:	mov	w11, w8
  40912c:	mov	w1, #0x0                   	// #0
  409130:	mov	x6, #0x0                   	// #0
  409134:	mov	x2, #0x0                   	// #0
  409138:	b	408db4 <__fxstatat@plt+0x6e24>
  40913c:	ccmp	x5, x2, #0x2, eq  // eq = none
  409140:	b.ls	408de8 <__fxstatat@plt+0x6e58>  // b.plast
  409144:	mov	x8, x2
  409148:	sub	x7, x7, #0x1
  40914c:	mov	x3, x4
  409150:	mov	x2, #0x0                   	// #0
  409154:	b	408df4 <__fxstatat@plt+0x6e64>
  409158:	and	x1, x10, #0xc00000
  40915c:	orr	w0, w0, #0x10
  409160:	cmp	x1, #0x400, lsl #12
  409164:	b.eq	4094b8 <__fxstatat@plt+0x7528>  // b.none
  409168:	cmp	x1, #0x800, lsl #12
  40916c:	b.eq	4093cc <__fxstatat@plt+0x743c>  // b.none
  409170:	cbnz	x1, 408d18 <__fxstatat@plt+0x6d88>
  409174:	and	x1, x5, #0xf
  409178:	and	w11, w12, #0x1
  40917c:	cmp	x1, #0x4
  409180:	b.eq	408d1c <__fxstatat@plt+0x6d8c>  // b.none
  409184:	adds	x5, x5, #0x4
  409188:	cinc	x6, x6, cs  // cs = hs, nlast
  40918c:	b	408d1c <__fxstatat@plt+0x6d8c>
  409190:	orr	x6, x4, #0x800000000000
  409194:	mov	w11, w13
  409198:	and	x6, x6, #0xffffffffffff
  40919c:	mov	w1, #0x7fff                	// #32767
  4091a0:	b	408db4 <__fxstatat@plt+0x6e24>
  4091a4:	mov	w1, #0x7fff                	// #32767
  4091a8:	mov	x6, #0x0                   	// #0
  4091ac:	mov	x2, #0x0                   	// #0
  4091b0:	b	408db4 <__fxstatat@plt+0x6e24>
  4091b4:	adds	x3, x2, x13
  4091b8:	sub	x6, x8, #0x1
  4091bc:	adc	x4, x4, x9
  4091c0:	cset	x18, cs  // cs = hs, nlast
  4091c4:	mov	x2, x3
  4091c8:	cmp	x9, x4
  4091cc:	b.cs	409340 <__fxstatat@plt+0x73b0>  // b.hs, b.nlast
  4091d0:	cmp	x5, x4
  4091d4:	b.ls	409368 <__fxstatat@plt+0x73d8>  // b.plast
  4091d8:	adds	x2, x13, x3
  4091dc:	sub	x6, x8, #0x2
  4091e0:	adc	x4, x4, x9
  4091e4:	b	408eb8 <__fxstatat@plt+0x6f28>
  4091e8:	mov	x1, #0x1                   	// #1
  4091ec:	sub	x1, x1, x3
  4091f0:	cmp	x1, #0x74
  4091f4:	and	w11, w12, #0x1
  4091f8:	b.le	409214 <__fxstatat@plt+0x7284>
  4091fc:	orr	x2, x5, x6
  409200:	cbnz	x2, 409434 <__fxstatat@plt+0x74a4>
  409204:	orr	w0, w0, #0x8
  409208:	mov	w1, #0x0                   	// #0
  40920c:	mov	x6, #0x0                   	// #0
  409210:	b	4092f8 <__fxstatat@plt+0x7368>
  409214:	cmp	x1, #0x3f
  409218:	b.le	409374 <__fxstatat@plt+0x73e4>
  40921c:	mov	w2, #0x80                  	// #128
  409220:	sub	w2, w2, w1
  409224:	cmp	x1, #0x40
  409228:	sub	w1, w1, #0x40
  40922c:	lsl	x2, x6, x2
  409230:	orr	x2, x5, x2
  409234:	csel	x5, x2, x5, ne  // ne = any
  409238:	lsr	x6, x6, x1
  40923c:	cmp	x5, #0x0
  409240:	cset	x2, ne  // ne = any
  409244:	orr	x2, x2, x6
  409248:	ands	x6, x2, #0x7
  40924c:	b.eq	4093a8 <__fxstatat@plt+0x7418>  // b.none
  409250:	mov	x6, #0x0                   	// #0
  409254:	and	x10, x10, #0xc00000
  409258:	orr	w0, w0, #0x10
  40925c:	cmp	x10, #0x400, lsl #12
  409260:	b.eq	4094f4 <__fxstatat@plt+0x7564>  // b.none
  409264:	cmp	x10, #0x800, lsl #12
  409268:	b.eq	409508 <__fxstatat@plt+0x7578>  // b.none
  40926c:	cbz	x10, 409470 <__fxstatat@plt+0x74e0>
  409270:	tbnz	x6, #51, 409488 <__fxstatat@plt+0x74f8>
  409274:	orr	w0, w0, #0x8
  409278:	extr	x2, x6, x2, #3
  40927c:	mov	w1, #0x0                   	// #0
  409280:	ubfx	x6, x6, #3, #48
  409284:	b	4092f8 <__fxstatat@plt+0x7368>
  409288:	clz	x7, x2
  40928c:	add	x4, x7, #0x31
  409290:	add	x0, x7, #0x40
  409294:	cmp	x4, #0x3c
  409298:	b.le	409064 <__fxstatat@plt+0x70d4>
  40929c:	sub	w4, w4, #0x3d
  4092a0:	lsl	x4, x2, x4
  4092a4:	mov	x2, #0x0                   	// #0
  4092a8:	b	409080 <__fxstatat@plt+0x70f0>
  4092ac:	clz	x3, x5
  4092b0:	add	x9, x3, #0x31
  4092b4:	add	x3, x3, #0x40
  4092b8:	cmp	x9, #0x3c
  4092bc:	b.le	409020 <__fxstatat@plt+0x7090>
  4092c0:	sub	w6, w9, #0x3d
  4092c4:	lsl	x6, x5, x6
  4092c8:	mov	x5, #0x0                   	// #0
  4092cc:	b	40903c <__fxstatat@plt+0x70ac>
  4092d0:	and	x2, x10, #0xc00000
  4092d4:	cmp	x2, #0x400, lsl #12
  4092d8:	b.eq	40949c <__fxstatat@plt+0x750c>  // b.none
  4092dc:	cmp	x2, #0x800, lsl #12
  4092e0:	b.eq	4093e4 <__fxstatat@plt+0x7454>  // b.none
  4092e4:	cbz	x2, 4093c0 <__fxstatat@plt+0x7430>
  4092e8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4092ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4092f0:	mov	w3, #0x14                  	// #20
  4092f4:	orr	w0, w0, w3
  4092f8:	mov	x5, #0x0                   	// #0
  4092fc:	orr	w1, w1, w11, lsl #15
  409300:	bfxil	x5, x6, #0, #48
  409304:	fmov	d0, x2
  409308:	bfi	x5, x1, #48, #16
  40930c:	fmov	v0.d[1], x5
  409310:	b	408fd4 <__fxstatat@plt+0x7044>
  409314:	orr	x6, x6, #0x800000000000
  409318:	mov	w11, w8
  40931c:	and	x6, x6, #0xffffffffffff
  409320:	mov	x2, x5
  409324:	mov	w1, #0x7fff                	// #32767
  409328:	b	408db4 <__fxstatat@plt+0x6e24>
  40932c:	mov	w11, w8
  409330:	mov	w1, #0x7fff                	// #32767
  409334:	mov	x6, #0x0                   	// #0
  409338:	mov	x2, #0x0                   	// #0
  40933c:	b	408db4 <__fxstatat@plt+0x6e24>
  409340:	cmp	x18, #0x0
  409344:	ccmp	x9, x4, #0x0, eq  // eq = none
  409348:	b.ne	408eb8 <__fxstatat@plt+0x6f28>  // b.any
  40934c:	b	4091d0 <__fxstatat@plt+0x7240>
  409350:	cmp	x4, #0x0
  409354:	cset	w2, ne  // ne = any
  409358:	cmp	w2, #0x0
  40935c:	ccmp	x1, x16, #0x0, ne  // ne = any
  409360:	b.ne	408fa0 <__fxstatat@plt+0x7010>  // b.any
  409364:	b	408f74 <__fxstatat@plt+0x6fe4>
  409368:	ccmp	x1, x3, #0x0, eq  // eq = none
  40936c:	b.ls	408eb8 <__fxstatat@plt+0x6f28>  // b.plast
  409370:	b	4091d8 <__fxstatat@plt+0x7248>
  409374:	mov	w2, #0x40                  	// #64
  409378:	sub	w2, w2, w1
  40937c:	lsr	x4, x5, x1
  409380:	lsl	x5, x5, x2
  409384:	cmp	x5, #0x0
  409388:	cset	x3, ne  // ne = any
  40938c:	lsl	x2, x6, x2
  409390:	orr	x2, x2, x4
  409394:	lsr	x6, x6, x1
  409398:	orr	x2, x2, x3
  40939c:	tst	x2, #0x7
  4093a0:	b.ne	409254 <__fxstatat@plt+0x72c4>  // b.any
  4093a4:	tbnz	x6, #51, 409514 <__fxstatat@plt+0x7584>
  4093a8:	mov	w1, #0x0                   	// #0
  4093ac:	extr	x2, x6, x2, #3
  4093b0:	ubfx	x6, x6, #3, #48
  4093b4:	tbz	w10, #11, 408db4 <__fxstatat@plt+0x6e24>
  4093b8:	orr	w0, w0, #0x8
  4093bc:	b	4092f8 <__fxstatat@plt+0x7368>
  4093c0:	mov	w1, #0x7fff                	// #32767
  4093c4:	mov	x6, #0x0                   	// #0
  4093c8:	b	4092f0 <__fxstatat@plt+0x7360>
  4093cc:	mov	w11, #0x0                   	// #0
  4093d0:	cbz	x12, 408d1c <__fxstatat@plt+0x6d8c>
  4093d4:	adds	x5, x5, #0x8
  4093d8:	mov	w11, #0x1                   	// #1
  4093dc:	cinc	x6, x6, cs  // cs = hs, nlast
  4093e0:	b	408d1c <__fxstatat@plt+0x6d8c>
  4093e4:	cmp	x12, #0x0
  4093e8:	mov	w2, #0x7fff                	// #32767
  4093ec:	mov	x6, #0xffffffffffff        	// #281474976710655
  4093f0:	csel	w1, w1, w2, eq  // eq = none
  4093f4:	csel	x6, x6, xzr, eq  // eq = none
  4093f8:	csetm	x2, eq  // eq = none
  4093fc:	b	4092f0 <__fxstatat@plt+0x7360>
  409400:	sub	x1, x1, #0x2
  409404:	add	x4, x4, x9
  409408:	b	408e5c <__fxstatat@plt+0x6ecc>
  40940c:	sub	x5, x5, #0x2
  409410:	add	x3, x3, x9
  409414:	b	408e2c <__fxstatat@plt+0x6e9c>
  409418:	cmp	x3, #0x0
  40941c:	mov	x5, #0xffffffffffffffff    	// #-1
  409420:	b.gt	409158 <__fxstatat@plt+0x71c8>
  409424:	mov	x1, #0x1                   	// #1
  409428:	sub	x1, x1, x3
  40942c:	cmp	x1, #0x74
  409430:	b.le	409214 <__fxstatat@plt+0x7284>
  409434:	and	x10, x10, #0xc00000
  409438:	orr	w0, w0, #0x10
  40943c:	cmp	x10, #0x400, lsl #12
  409440:	b.eq	4094e8 <__fxstatat@plt+0x7558>  // b.none
  409444:	cmp	x10, #0x800, lsl #12
  409448:	csel	x2, x12, xzr, eq  // eq = none
  40944c:	b	409204 <__fxstatat@plt+0x7274>
  409450:	lsl	x8, x13, #1
  409454:	sub	x5, x5, #0x2
  409458:	cmp	x13, x8
  40945c:	cinc	x1, x9, hi  // hi = pmore
  409460:	cmp	x4, x8
  409464:	add	x1, x2, x1
  409468:	cset	w2, ne  // ne = any
  40946c:	b	408fa0 <__fxstatat@plt+0x7010>
  409470:	and	x1, x2, #0xf
  409474:	cmp	x1, #0x4
  409478:	b.eq	409484 <__fxstatat@plt+0x74f4>  // b.none
  40947c:	adds	x2, x2, #0x4
  409480:	cinc	x6, x6, cs  // cs = hs, nlast
  409484:	tbz	x6, #51, 409274 <__fxstatat@plt+0x72e4>
  409488:	orr	w0, w0, #0x8
  40948c:	mov	w1, #0x1                   	// #1
  409490:	mov	x6, #0x0                   	// #0
  409494:	mov	x2, #0x0                   	// #0
  409498:	b	4092f8 <__fxstatat@plt+0x7368>
  40949c:	cmp	x12, #0x0
  4094a0:	mov	w2, #0x7fff                	// #32767
  4094a4:	mov	x6, #0xffffffffffff        	// #281474976710655
  4094a8:	csel	w1, w1, w2, ne  // ne = any
  4094ac:	csel	x6, x6, xzr, ne  // ne = any
  4094b0:	csetm	x2, ne  // ne = any
  4094b4:	b	4092f0 <__fxstatat@plt+0x7360>
  4094b8:	mov	w11, #0x1                   	// #1
  4094bc:	cbnz	x12, 408d1c <__fxstatat@plt+0x6d8c>
  4094c0:	adds	x5, x5, #0x8
  4094c4:	mov	w11, #0x0                   	// #0
  4094c8:	cinc	x6, x6, cs  // cs = hs, nlast
  4094cc:	b	408d1c <__fxstatat@plt+0x6d8c>
  4094d0:	sub	x5, x5, #0x2
  4094d4:	add	x1, x1, x9
  4094d8:	b	408efc <__fxstatat@plt+0x6f6c>
  4094dc:	sub	x2, x2, #0x2
  4094e0:	add	x1, x1, x9
  4094e4:	b	408f2c <__fxstatat@plt+0x6f9c>
  4094e8:	mov	x2, #0x1                   	// #1
  4094ec:	sub	x2, x2, x12
  4094f0:	b	409204 <__fxstatat@plt+0x7274>
  4094f4:	cbnz	x12, 409484 <__fxstatat@plt+0x74f4>
  4094f8:	adds	x2, x2, #0x8
  4094fc:	cinc	x6, x6, cs  // cs = hs, nlast
  409500:	tbnz	x6, #51, 409488 <__fxstatat@plt+0x74f8>
  409504:	b	409274 <__fxstatat@plt+0x72e4>
  409508:	cbnz	x12, 4094f8 <__fxstatat@plt+0x7568>
  40950c:	tbnz	x6, #51, 409488 <__fxstatat@plt+0x74f8>
  409510:	b	409274 <__fxstatat@plt+0x72e4>
  409514:	orr	w0, w0, #0x10
  409518:	b	409488 <__fxstatat@plt+0x74f8>
  40951c:	nop
  409520:	stp	x29, x30, [sp, #-48]!
  409524:	mov	x29, sp
  409528:	str	q0, [sp, #16]
  40952c:	str	q1, [sp, #32]
  409530:	ldp	x6, x1, [sp, #16]
  409534:	ldp	x7, x0, [sp, #32]
  409538:	mrs	x2, fpcr
  40953c:	ubfx	x4, x1, #48, #15
  409540:	lsr	x2, x1, #63
  409544:	lsr	x3, x0, #63
  409548:	ubfx	x9, x0, #0, #48
  40954c:	mov	x5, #0x7fff                	// #32767
  409550:	mov	x10, x6
  409554:	cmp	x4, x5
  409558:	and	w2, w2, #0xff
  40955c:	ubfx	x1, x1, #0, #48
  409560:	and	w3, w3, #0xff
  409564:	ubfx	x0, x0, #48, #15
  409568:	b.eq	40959c <__fxstatat@plt+0x760c>  // b.none
  40956c:	cmp	x0, x5
  409570:	b.eq	409588 <__fxstatat@plt+0x75f8>  // b.none
  409574:	cmp	x4, x0
  409578:	mov	w0, #0x1                   	// #1
  40957c:	b.eq	4095b4 <__fxstatat@plt+0x7624>  // b.none
  409580:	ldp	x29, x30, [sp], #48
  409584:	ret
  409588:	orr	x8, x9, x7
  40958c:	cbnz	x8, 409618 <__fxstatat@plt+0x7688>
  409590:	mov	w0, #0x1                   	// #1
  409594:	ldp	x29, x30, [sp], #48
  409598:	ret
  40959c:	orr	x5, x1, x6
  4095a0:	cbnz	x5, 4095e8 <__fxstatat@plt+0x7658>
  4095a4:	cmp	x0, x4
  4095a8:	b.ne	409590 <__fxstatat@plt+0x7600>  // b.any
  4095ac:	orr	x8, x9, x7
  4095b0:	cbnz	x8, 409618 <__fxstatat@plt+0x7688>
  4095b4:	cmp	x1, x9
  4095b8:	mov	w0, #0x1                   	// #1
  4095bc:	ccmp	x6, x7, #0x0, eq  // eq = none
  4095c0:	b.ne	409580 <__fxstatat@plt+0x75f0>  // b.any
  4095c4:	cmp	w2, w3
  4095c8:	mov	w0, #0x0                   	// #0
  4095cc:	b.eq	409580 <__fxstatat@plt+0x75f0>  // b.none
  4095d0:	mov	w0, #0x1                   	// #1
  4095d4:	cbnz	x4, 409580 <__fxstatat@plt+0x75f0>
  4095d8:	orr	x1, x1, x10
  4095dc:	cmp	x1, #0x0
  4095e0:	cset	w0, ne  // ne = any
  4095e4:	b	409580 <__fxstatat@plt+0x75f0>
  4095e8:	tst	x1, #0x800000000000
  4095ec:	b.ne	409604 <__fxstatat@plt+0x7674>  // b.any
  4095f0:	mov	w0, #0x1                   	// #1
  4095f4:	bl	40a178 <__fxstatat@plt+0x81e8>
  4095f8:	mov	w0, #0x1                   	// #1
  4095fc:	ldp	x29, x30, [sp], #48
  409600:	ret
  409604:	cmp	x0, x4
  409608:	mov	w0, #0x1                   	// #1
  40960c:	b.ne	409580 <__fxstatat@plt+0x75f0>  // b.any
  409610:	orr	x8, x9, x7
  409614:	cbz	x8, 409580 <__fxstatat@plt+0x75f0>
  409618:	tst	x9, #0x800000000000
  40961c:	b.eq	4095f0 <__fxstatat@plt+0x7660>  // b.none
  409620:	b	409590 <__fxstatat@plt+0x7600>
  409624:	nop
  409628:	stp	x29, x30, [sp, #-48]!
  40962c:	mov	x29, sp
  409630:	str	q0, [sp, #16]
  409634:	str	q1, [sp, #32]
  409638:	ldp	x8, x1, [sp, #16]
  40963c:	ldp	x9, x0, [sp, #32]
  409640:	mrs	x2, fpcr
  409644:	ubfx	x4, x1, #48, #15
  409648:	ubfx	x10, x1, #0, #48
  40964c:	lsr	x2, x1, #63
  409650:	mov	x5, #0x7fff                	// #32767
  409654:	mov	x6, x8
  409658:	cmp	x4, x5
  40965c:	ubfx	x11, x0, #0, #48
  409660:	ubfx	x7, x0, #48, #15
  409664:	lsr	x1, x0, #63
  409668:	mov	x3, x9
  40966c:	b.eq	4096a4 <__fxstatat@plt+0x7714>  // b.none
  409670:	cmp	x7, x5
  409674:	b.eq	4096b4 <__fxstatat@plt+0x7724>  // b.none
  409678:	cbnz	x4, 4096e0 <__fxstatat@plt+0x7750>
  40967c:	orr	x6, x10, x8
  409680:	cmp	x6, #0x0
  409684:	cset	w0, eq  // eq = none
  409688:	cbnz	x7, 4096cc <__fxstatat@plt+0x773c>
  40968c:	orr	x3, x11, x9
  409690:	cbnz	x3, 4096cc <__fxstatat@plt+0x773c>
  409694:	mov	w0, #0x0                   	// #0
  409698:	cbnz	x6, 4096f4 <__fxstatat@plt+0x7764>
  40969c:	ldp	x29, x30, [sp], #48
  4096a0:	ret
  4096a4:	orr	x0, x10, x8
  4096a8:	cbnz	x0, 409708 <__fxstatat@plt+0x7778>
  4096ac:	cmp	x7, x4
  4096b0:	b.ne	4096e0 <__fxstatat@plt+0x7750>  // b.any
  4096b4:	orr	x3, x11, x3
  4096b8:	cbnz	x3, 409708 <__fxstatat@plt+0x7778>
  4096bc:	cbnz	x4, 4096ec <__fxstatat@plt+0x775c>
  4096c0:	orr	x6, x10, x6
  4096c4:	cmp	x6, #0x0
  4096c8:	cset	w0, eq  // eq = none
  4096cc:	cbz	w0, 4096ec <__fxstatat@plt+0x775c>
  4096d0:	cmp	x1, #0x0
  4096d4:	csinv	w0, w0, wzr, ne  // ne = any
  4096d8:	ldp	x29, x30, [sp], #48
  4096dc:	ret
  4096e0:	cbnz	x7, 4096ec <__fxstatat@plt+0x775c>
  4096e4:	orr	x3, x11, x3
  4096e8:	cbz	x3, 4096f4 <__fxstatat@plt+0x7764>
  4096ec:	cmp	x2, x1
  4096f0:	b.eq	40971c <__fxstatat@plt+0x778c>  // b.none
  4096f4:	cmp	x2, #0x0
  4096f8:	mov	w0, #0xffffffff            	// #-1
  4096fc:	cneg	w0, w0, eq  // eq = none
  409700:	ldp	x29, x30, [sp], #48
  409704:	ret
  409708:	mov	w0, #0x1                   	// #1
  40970c:	bl	40a178 <__fxstatat@plt+0x81e8>
  409710:	mov	w0, #0x2                   	// #2
  409714:	ldp	x29, x30, [sp], #48
  409718:	ret
  40971c:	cmp	x4, x7
  409720:	b.gt	4096f4 <__fxstatat@plt+0x7764>
  409724:	b.lt	409758 <__fxstatat@plt+0x77c8>  // b.tstop
  409728:	cmp	x10, x11
  40972c:	b.hi	4096f4 <__fxstatat@plt+0x7764>  // b.pmore
  409730:	cset	w0, eq  // eq = none
  409734:	cmp	w0, #0x0
  409738:	ccmp	x8, x9, #0x0, ne  // ne = any
  40973c:	b.hi	4096f4 <__fxstatat@plt+0x7764>  // b.pmore
  409740:	cmp	x10, x11
  409744:	b.cc	409758 <__fxstatat@plt+0x77c8>  // b.lo, b.ul, b.last
  409748:	cmp	w0, #0x0
  40974c:	mov	w0, #0x0                   	// #0
  409750:	ccmp	x8, x9, #0x2, ne  // ne = any
  409754:	b.cs	40969c <__fxstatat@plt+0x770c>  // b.hs, b.nlast
  409758:	cmp	x2, #0x0
  40975c:	mov	w0, #0x1                   	// #1
  409760:	cneg	w0, w0, eq  // eq = none
  409764:	b	40969c <__fxstatat@plt+0x770c>
  409768:	stp	x29, x30, [sp, #-80]!
  40976c:	mov	x29, sp
  409770:	str	q0, [sp, #48]
  409774:	str	q1, [sp, #64]
  409778:	ldp	x1, x0, [sp, #48]
  40977c:	ldp	x6, x2, [sp, #64]
  409780:	mrs	x11, fpcr
  409784:	lsr	x3, x0, #63
  409788:	ubfx	x7, x0, #0, #48
  40978c:	and	w12, w3, #0xff
  409790:	mov	x14, x3
  409794:	ubfx	x3, x0, #48, #15
  409798:	cbz	w3, 409b40 <__fxstatat@plt+0x7bb0>
  40979c:	mov	w4, #0x7fff                	// #32767
  4097a0:	cmp	w3, w4
  4097a4:	b.eq	409be4 <__fxstatat@plt+0x7c54>  // b.none
  4097a8:	and	x3, x3, #0xffff
  4097ac:	extr	x4, x7, x1, #61
  4097b0:	mov	x18, #0xffffffffffffc001    	// #-16383
  4097b4:	orr	x7, x4, #0x8000000000000
  4097b8:	add	x3, x3, x18
  4097bc:	lsl	x5, x1, #3
  4097c0:	mov	x16, #0x0                   	// #0
  4097c4:	mov	x1, #0x0                   	// #0
  4097c8:	mov	w0, #0x0                   	// #0
  4097cc:	lsr	x8, x2, #63
  4097d0:	ubfx	x4, x2, #0, #48
  4097d4:	and	w15, w8, #0xff
  4097d8:	mov	x13, x8
  4097dc:	ubfx	x9, x2, #48, #15
  4097e0:	cbz	w9, 409ba0 <__fxstatat@plt+0x7c10>
  4097e4:	mov	w8, #0x7fff                	// #32767
  4097e8:	cmp	w9, w8
  4097ec:	b.eq	409870 <__fxstatat@plt+0x78e0>  // b.none
  4097f0:	and	x9, x9, #0xffff
  4097f4:	mov	x17, #0xffffffffffffc001    	// #-16383
  4097f8:	add	x9, x9, x17
  4097fc:	extr	x2, x4, x6, #61
  409800:	add	x9, x9, x3
  409804:	lsl	x6, x6, #3
  409808:	orr	x4, x2, #0x8000000000000
  40980c:	mov	x2, #0x0                   	// #0
  409810:	eor	w8, w12, w15
  409814:	cmp	x1, #0xa
  409818:	and	w10, w8, #0xff
  40981c:	add	x3, x9, #0x1
  409820:	and	x8, x8, #0xff
  409824:	b.le	4098a8 <__fxstatat@plt+0x7918>
  409828:	cmp	x1, #0xb
  40982c:	b.eq	409f40 <__fxstatat@plt+0x7fb0>  // b.none
  409830:	mov	w15, w12
  409834:	mov	x13, x14
  409838:	mov	w10, w15
  40983c:	cmp	x16, #0x2
  409840:	b.eq	409c04 <__fxstatat@plt+0x7c74>  // b.none
  409844:	mov	x4, x7
  409848:	mov	x6, x5
  40984c:	mov	x2, x16
  409850:	mov	x8, x13
  409854:	cmp	x2, #0x3
  409858:	b.ne	4098c4 <__fxstatat@plt+0x7934>  // b.any
  40985c:	orr	x4, x4, #0x800000000000
  409860:	mov	x5, x6
  409864:	and	x4, x4, #0xffffffffffff
  409868:	mov	w1, #0x7fff                	// #32767
  40986c:	b	4098d8 <__fxstatat@plt+0x7948>
  409870:	mov	x8, #0x7fff                	// #32767
  409874:	orr	x2, x4, x6
  409878:	add	x9, x3, x8
  40987c:	cbnz	x2, 4098fc <__fxstatat@plt+0x796c>
  409880:	eor	w8, w12, w15
  409884:	orr	x1, x1, #0x2
  409888:	and	w10, w8, #0xff
  40988c:	cmp	x1, #0xa
  409890:	add	x3, x3, #0x8, lsl #12
  409894:	and	x8, x8, #0xff
  409898:	mov	x6, #0x0                   	// #0
  40989c:	b.gt	409eb4 <__fxstatat@plt+0x7f24>
  4098a0:	mov	x4, #0x0                   	// #0
  4098a4:	mov	x2, #0x2                   	// #2
  4098a8:	cmp	x1, #0x2
  4098ac:	b.gt	409924 <__fxstatat@plt+0x7994>
  4098b0:	sub	x1, x1, #0x1
  4098b4:	cmp	x1, #0x1
  4098b8:	b.hi	409960 <__fxstatat@plt+0x79d0>  // b.pmore
  4098bc:	cmp	x2, #0x2
  4098c0:	b.eq	409c04 <__fxstatat@plt+0x7c74>  // b.none
  4098c4:	cmp	x2, #0x1
  4098c8:	b.ne	409ac0 <__fxstatat@plt+0x7b30>  // b.any
  4098cc:	mov	w1, #0x0                   	// #0
  4098d0:	mov	x4, #0x0                   	// #0
  4098d4:	mov	x5, #0x0                   	// #0
  4098d8:	mov	x3, #0x0                   	// #0
  4098dc:	orr	w1, w1, w10, lsl #15
  4098e0:	bfxil	x3, x4, #0, #48
  4098e4:	fmov	d0, x5
  4098e8:	bfi	x3, x1, #48, #16
  4098ec:	fmov	v0.d[1], x3
  4098f0:	cbnz	w0, 409d30 <__fxstatat@plt+0x7da0>
  4098f4:	ldp	x29, x30, [sp], #80
  4098f8:	ret
  4098fc:	tst	x4, #0x800000000000
  409900:	eor	w8, w12, w15
  409904:	orr	x1, x1, #0x3
  409908:	csinc	w0, w0, wzr, ne  // ne = any
  40990c:	and	w10, w8, #0xff
  409910:	add	x3, x3, #0x8, lsl #12
  409914:	cmp	x1, #0xa
  409918:	and	x8, x8, #0xff
  40991c:	mov	x2, #0x3                   	// #3
  409920:	b.gt	409f34 <__fxstatat@plt+0x7fa4>
  409924:	mov	x12, #0x1                   	// #1
  409928:	mov	x14, #0x530                 	// #1328
  40992c:	lsl	x1, x12, x1
  409930:	tst	x1, x14
  409934:	b.ne	409b34 <__fxstatat@plt+0x7ba4>  // b.any
  409938:	mov	x14, #0x240                 	// #576
  40993c:	tst	x1, x14
  409940:	b.ne	409b1c <__fxstatat@plt+0x7b8c>  // b.any
  409944:	mov	x12, #0x88                  	// #136
  409948:	tst	x1, x12
  40994c:	b.eq	409960 <__fxstatat@plt+0x79d0>  // b.none
  409950:	mov	x7, x4
  409954:	mov	x5, x6
  409958:	mov	x16, x2
  40995c:	b	409838 <__fxstatat@plt+0x78a8>
  409960:	lsr	x13, x5, #32
  409964:	and	x12, x6, #0xffffffff
  409968:	and	x15, x5, #0xffffffff
  40996c:	lsr	x6, x6, #32
  409970:	and	x18, x4, #0xffffffff
  409974:	lsr	x2, x4, #32
  409978:	mul	x4, x13, x12
  40997c:	stp	x21, x22, [sp, #32]
  409980:	lsr	x22, x7, #32
  409984:	and	x5, x7, #0xffffffff
  409988:	mul	x16, x12, x15
  40998c:	madd	x7, x6, x15, x4
  409990:	stp	x19, x20, [sp, #16]
  409994:	mul	x1, x13, x18
  409998:	mul	x17, x15, x18
  40999c:	and	x30, x16, #0xffffffff
  4099a0:	madd	x15, x2, x15, x1
  4099a4:	add	x16, x7, x16, lsr #32
  4099a8:	mul	x21, x22, x12
  4099ac:	cmp	x4, x16
  4099b0:	mul	x20, x22, x18
  4099b4:	mov	x14, #0x100000000           	// #4294967296
  4099b8:	mul	x19, x13, x6
  4099bc:	add	x15, x15, x17, lsr #32
  4099c0:	mul	x12, x12, x5
  4099c4:	and	x17, x17, #0xffffffff
  4099c8:	mul	x18, x5, x18
  4099cc:	add	x4, x19, x14
  4099d0:	madd	x7, x6, x5, x21
  4099d4:	csel	x19, x4, x19, hi  // hi = pmore
  4099d8:	madd	x5, x2, x5, x20
  4099dc:	cmp	x1, x15
  4099e0:	mul	x13, x13, x2
  4099e4:	add	x17, x17, x15, lsl #32
  4099e8:	mul	x6, x6, x22
  4099ec:	add	x7, x7, x12, lsr #32
  4099f0:	add	x5, x5, x18, lsr #32
  4099f4:	add	x4, x13, x14
  4099f8:	mul	x2, x2, x22
  4099fc:	csel	x13, x4, x13, hi  // hi = pmore
  409a00:	and	x1, x18, #0xffffffff
  409a04:	cmp	x21, x7
  409a08:	add	x4, x6, x14
  409a0c:	add	x30, x30, x16, lsl #32
  409a10:	csel	x6, x4, x6, hi  // hi = pmore
  409a14:	add	x13, x13, x15, lsr #32
  409a18:	cmp	x20, x5
  409a1c:	add	x1, x1, x5, lsl #32
  409a20:	add	x16, x17, x16, lsr #32
  409a24:	add	x14, x2, x14
  409a28:	csel	x2, x14, x2, hi  // hi = pmore
  409a2c:	add	x16, x19, x16
  409a30:	adds	x1, x1, x13
  409a34:	and	x12, x12, #0xffffffff
  409a38:	cset	x13, cs  // cs = hs, nlast
  409a3c:	cmp	x16, x17
  409a40:	cset	x4, cc  // cc = lo, ul, last
  409a44:	add	x12, x12, x7, lsl #32
  409a48:	adds	x1, x1, x4
  409a4c:	lsr	x5, x5, #32
  409a50:	cset	x4, cs  // cs = hs, nlast
  409a54:	cmp	x13, #0x0
  409a58:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  409a5c:	add	x7, x6, x7, lsr #32
  409a60:	cinc	x5, x5, ne  // ne = any
  409a64:	adds	x6, x16, x12
  409a68:	cset	x4, cs  // cs = hs, nlast
  409a6c:	adds	x1, x1, x7
  409a70:	cset	x7, cs  // cs = hs, nlast
  409a74:	adds	x4, x1, x4
  409a78:	cset	x1, cs  // cs = hs, nlast
  409a7c:	cmp	x7, #0x0
  409a80:	orr	x30, x30, x6, lsl #13
  409a84:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  409a88:	cinc	x1, x2, ne  // ne = any
  409a8c:	cmp	x30, #0x0
  409a90:	add	x1, x1, x5
  409a94:	cset	x2, ne  // ne = any
  409a98:	orr	x6, x2, x6, lsr #51
  409a9c:	orr	x6, x6, x4, lsl #13
  409aa0:	extr	x4, x1, x4, #51
  409aa4:	tbz	x1, #39, 409db8 <__fxstatat@plt+0x7e28>
  409aa8:	ldp	x19, x20, [sp, #16]
  409aac:	and	x1, x6, #0x1
  409ab0:	ldp	x21, x22, [sp, #32]
  409ab4:	orr	x6, x1, x6, lsr #1
  409ab8:	orr	x6, x6, x4, lsl #63
  409abc:	lsr	x4, x4, #1
  409ac0:	mov	x1, #0x3fff                	// #16383
  409ac4:	add	x2, x3, x1
  409ac8:	cmp	x2, #0x0
  409acc:	b.le	409c64 <__fxstatat@plt+0x7cd4>
  409ad0:	tst	x6, #0x7
  409ad4:	b.eq	409af4 <__fxstatat@plt+0x7b64>  // b.none
  409ad8:	and	x1, x11, #0xc00000
  409adc:	orr	w0, w0, #0x10
  409ae0:	cmp	x1, #0x400, lsl #12
  409ae4:	b.eq	409eac <__fxstatat@plt+0x7f1c>  // b.none
  409ae8:	cmp	x1, #0x800, lsl #12
  409aec:	b.eq	409e54 <__fxstatat@plt+0x7ec4>  // b.none
  409af0:	cbz	x1, 409e3c <__fxstatat@plt+0x7eac>
  409af4:	tbz	x4, #52, 409b00 <__fxstatat@plt+0x7b70>
  409af8:	and	x4, x4, #0xffefffffffffffff
  409afc:	add	x2, x3, #0x4, lsl #12
  409b00:	mov	x1, #0x7ffe                	// #32766
  409b04:	cmp	x2, x1
  409b08:	b.gt	409d8c <__fxstatat@plt+0x7dfc>
  409b0c:	and	w1, w2, #0x7fff
  409b10:	extr	x5, x4, x6, #3
  409b14:	ubfx	x4, x4, #3, #48
  409b18:	b	4098d8 <__fxstatat@plt+0x7948>
  409b1c:	mov	w0, w12
  409b20:	mov	w10, #0x0                   	// #0
  409b24:	mov	x4, #0xffffffffffff        	// #281474976710655
  409b28:	mov	x5, #0xffffffffffffffff    	// #-1
  409b2c:	mov	w1, #0x7fff                	// #32767
  409b30:	b	4098d8 <__fxstatat@plt+0x7948>
  409b34:	mov	w15, w10
  409b38:	mov	x13, x8
  409b3c:	b	409838 <__fxstatat@plt+0x78a8>
  409b40:	orr	x5, x7, x1
  409b44:	cbz	x5, 409c4c <__fxstatat@plt+0x7cbc>
  409b48:	cbz	x7, 409d68 <__fxstatat@plt+0x7dd8>
  409b4c:	clz	x0, x7
  409b50:	sub	x4, x0, #0xf
  409b54:	add	w5, w4, #0x3
  409b58:	mov	w3, #0x3d                  	// #61
  409b5c:	sub	w3, w3, w4
  409b60:	lsl	x4, x7, x5
  409b64:	lsr	x3, x1, x3
  409b68:	orr	x7, x3, x4
  409b6c:	lsl	x5, x1, x5
  409b70:	lsr	x8, x2, #63
  409b74:	mov	x3, #0xffffffffffffc011    	// #-16367
  409b78:	ubfx	x4, x2, #0, #48
  409b7c:	sub	x3, x3, x0
  409b80:	and	w15, w8, #0xff
  409b84:	mov	x13, x8
  409b88:	ubfx	x9, x2, #48, #15
  409b8c:	mov	x1, #0x0                   	// #0
  409b90:	mov	x16, #0x0                   	// #0
  409b94:	mov	w0, #0x0                   	// #0
  409b98:	cbnz	w9, 4097e4 <__fxstatat@plt+0x7854>
  409b9c:	nop
  409ba0:	orr	x2, x4, x6
  409ba4:	cbz	x2, 409c14 <__fxstatat@plt+0x7c84>
  409ba8:	cbz	x4, 409d44 <__fxstatat@plt+0x7db4>
  409bac:	clz	x9, x4
  409bb0:	sub	x2, x9, #0xf
  409bb4:	add	w10, w2, #0x3
  409bb8:	mov	w8, #0x3d                  	// #61
  409bbc:	sub	w8, w8, w2
  409bc0:	lsl	x2, x4, x10
  409bc4:	lsr	x8, x6, x8
  409bc8:	orr	x4, x8, x2
  409bcc:	lsl	x6, x6, x10
  409bd0:	sub	x9, x3, x9
  409bd4:	mov	x10, #0xffffffffffffc011    	// #-16367
  409bd8:	mov	x2, #0x0                   	// #0
  409bdc:	add	x9, x9, x10
  409be0:	b	409810 <__fxstatat@plt+0x7880>
  409be4:	orr	x5, x7, x1
  409be8:	cbnz	x5, 409c2c <__fxstatat@plt+0x7c9c>
  409bec:	mov	x7, #0x0                   	// #0
  409bf0:	mov	x1, #0x8                   	// #8
  409bf4:	mov	x3, #0x7fff                	// #32767
  409bf8:	mov	x16, #0x2                   	// #2
  409bfc:	mov	w0, #0x0                   	// #0
  409c00:	b	4097cc <__fxstatat@plt+0x783c>
  409c04:	mov	w1, #0x7fff                	// #32767
  409c08:	mov	x4, #0x0                   	// #0
  409c0c:	mov	x5, #0x0                   	// #0
  409c10:	b	4098d8 <__fxstatat@plt+0x7948>
  409c14:	orr	x1, x1, #0x1
  409c18:	mov	x9, x3
  409c1c:	mov	x4, #0x0                   	// #0
  409c20:	mov	x6, #0x0                   	// #0
  409c24:	mov	x2, #0x1                   	// #1
  409c28:	b	409810 <__fxstatat@plt+0x7880>
  409c2c:	lsr	x0, x7, #47
  409c30:	mov	x5, x1
  409c34:	eor	x0, x0, #0x1
  409c38:	mov	x1, #0xc                   	// #12
  409c3c:	and	w0, w0, #0x1
  409c40:	mov	x3, #0x7fff                	// #32767
  409c44:	mov	x16, #0x3                   	// #3
  409c48:	b	4097cc <__fxstatat@plt+0x783c>
  409c4c:	mov	x7, #0x0                   	// #0
  409c50:	mov	x1, #0x4                   	// #4
  409c54:	mov	x3, #0x0                   	// #0
  409c58:	mov	x16, #0x1                   	// #1
  409c5c:	mov	w0, #0x0                   	// #0
  409c60:	b	4097cc <__fxstatat@plt+0x783c>
  409c64:	mov	x1, #0x1                   	// #1
  409c68:	sub	x2, x1, x2
  409c6c:	cmp	x2, #0x74
  409c70:	b.gt	409ce8 <__fxstatat@plt+0x7d58>
  409c74:	cmp	x2, #0x3f
  409c78:	b.le	409dc8 <__fxstatat@plt+0x7e38>
  409c7c:	mov	w1, #0x80                  	// #128
  409c80:	sub	w1, w1, w2
  409c84:	cmp	x2, #0x40
  409c88:	sub	w2, w2, #0x40
  409c8c:	lsl	x1, x4, x1
  409c90:	orr	x1, x6, x1
  409c94:	csel	x6, x1, x6, ne  // ne = any
  409c98:	lsr	x2, x4, x2
  409c9c:	cmp	x6, #0x0
  409ca0:	cset	x5, ne  // ne = any
  409ca4:	orr	x5, x5, x2
  409ca8:	ands	x2, x5, #0x7
  409cac:	b.eq	409dfc <__fxstatat@plt+0x7e6c>  // b.none
  409cb0:	mov	x2, #0x0                   	// #0
  409cb4:	and	x11, x11, #0xc00000
  409cb8:	orr	w0, w0, #0x10
  409cbc:	cmp	x11, #0x400, lsl #12
  409cc0:	b.eq	409f0c <__fxstatat@plt+0x7f7c>  // b.none
  409cc4:	cmp	x11, #0x800, lsl #12
  409cc8:	b.eq	409f20 <__fxstatat@plt+0x7f90>  // b.none
  409ccc:	cbz	x11, 409e64 <__fxstatat@plt+0x7ed4>
  409cd0:	tbnz	x2, #51, 409e7c <__fxstatat@plt+0x7eec>
  409cd4:	ubfx	x4, x2, #3, #48
  409cd8:	extr	x5, x2, x5, #3
  409cdc:	orr	w0, w0, #0x8
  409ce0:	mov	w1, #0x0                   	// #0
  409ce4:	b	409d18 <__fxstatat@plt+0x7d88>
  409ce8:	orr	x5, x6, x4
  409cec:	cbz	x5, 409d0c <__fxstatat@plt+0x7d7c>
  409cf0:	and	x11, x11, #0xc00000
  409cf4:	orr	w0, w0, #0x10
  409cf8:	cmp	x11, #0x400, lsl #12
  409cfc:	sub	x5, x1, x8
  409d00:	b.eq	409d0c <__fxstatat@plt+0x7d7c>  // b.none
  409d04:	cmp	x11, #0x800, lsl #12
  409d08:	csel	x5, x8, xzr, eq  // eq = none
  409d0c:	orr	w0, w0, #0x8
  409d10:	mov	w1, #0x0                   	// #0
  409d14:	mov	x4, #0x0                   	// #0
  409d18:	mov	x3, #0x0                   	// #0
  409d1c:	fmov	d0, x5
  409d20:	bfxil	x3, x4, #0, #48
  409d24:	bfi	x3, x1, #48, #15
  409d28:	bfi	x3, x10, #63, #1
  409d2c:	fmov	v0.d[1], x3
  409d30:	str	q0, [sp, #48]
  409d34:	bl	40a178 <__fxstatat@plt+0x81e8>
  409d38:	ldr	q0, [sp, #48]
  409d3c:	ldp	x29, x30, [sp], #80
  409d40:	ret
  409d44:	clz	x9, x6
  409d48:	add	x2, x9, #0x31
  409d4c:	add	x9, x9, #0x40
  409d50:	cmp	x2, #0x3c
  409d54:	b.le	409bb4 <__fxstatat@plt+0x7c24>
  409d58:	sub	w2, w2, #0x3d
  409d5c:	lsl	x4, x6, x2
  409d60:	mov	x6, #0x0                   	// #0
  409d64:	b	409bd0 <__fxstatat@plt+0x7c40>
  409d68:	clz	x3, x1
  409d6c:	add	x4, x3, #0x31
  409d70:	add	x0, x3, #0x40
  409d74:	cmp	x4, #0x3c
  409d78:	b.le	409b54 <__fxstatat@plt+0x7bc4>
  409d7c:	sub	w4, w4, #0x3d
  409d80:	mov	x5, #0x0                   	// #0
  409d84:	lsl	x7, x1, x4
  409d88:	b	409b70 <__fxstatat@plt+0x7be0>
  409d8c:	and	x5, x11, #0xc00000
  409d90:	cmp	x5, #0x400, lsl #12
  409d94:	b.eq	409e90 <__fxstatat@plt+0x7f00>  // b.none
  409d98:	cmp	x5, #0x800, lsl #12
  409d9c:	b.eq	409e20 <__fxstatat@plt+0x7e90>  // b.none
  409da0:	cbz	x5, 409e14 <__fxstatat@plt+0x7e84>
  409da4:	mov	x4, #0xffffffffffff        	// #281474976710655
  409da8:	mov	x5, #0xffffffffffffffff    	// #-1
  409dac:	mov	w2, #0x14                  	// #20
  409db0:	orr	w0, w0, w2
  409db4:	b	409d18 <__fxstatat@plt+0x7d88>
  409db8:	mov	x3, x9
  409dbc:	ldp	x19, x20, [sp, #16]
  409dc0:	ldp	x21, x22, [sp, #32]
  409dc4:	b	409ac0 <__fxstatat@plt+0x7b30>
  409dc8:	mov	w1, #0x40                  	// #64
  409dcc:	sub	w1, w1, w2
  409dd0:	lsr	x3, x6, x2
  409dd4:	lsl	x6, x6, x1
  409dd8:	cmp	x6, #0x0
  409ddc:	lsl	x5, x4, x1
  409de0:	cset	x1, ne  // ne = any
  409de4:	orr	x5, x5, x3
  409de8:	lsr	x2, x4, x2
  409dec:	orr	x5, x5, x1
  409df0:	tst	x5, #0x7
  409df4:	b.ne	409cb4 <__fxstatat@plt+0x7d24>  // b.any
  409df8:	tbnz	x2, #51, 409f2c <__fxstatat@plt+0x7f9c>
  409dfc:	ubfx	x4, x2, #3, #48
  409e00:	extr	x5, x2, x5, #3
  409e04:	mov	w1, #0x0                   	// #0
  409e08:	tbz	w11, #11, 4098d8 <__fxstatat@plt+0x7948>
  409e0c:	orr	w0, w0, #0x8
  409e10:	b	409d18 <__fxstatat@plt+0x7d88>
  409e14:	mov	w1, #0x7fff                	// #32767
  409e18:	mov	x4, #0x0                   	// #0
  409e1c:	b	409dac <__fxstatat@plt+0x7e1c>
  409e20:	cmp	x8, #0x0
  409e24:	mov	w2, #0x7fff                	// #32767
  409e28:	mov	x4, #0xffffffffffff        	// #281474976710655
  409e2c:	csel	w1, w1, w2, eq  // eq = none
  409e30:	csel	x4, x4, xzr, eq  // eq = none
  409e34:	csetm	x5, eq  // eq = none
  409e38:	b	409dac <__fxstatat@plt+0x7e1c>
  409e3c:	and	x1, x6, #0xf
  409e40:	cmp	x1, #0x4
  409e44:	b.eq	409af4 <__fxstatat@plt+0x7b64>  // b.none
  409e48:	adds	x6, x6, #0x4
  409e4c:	cinc	x4, x4, cs  // cs = hs, nlast
  409e50:	b	409af4 <__fxstatat@plt+0x7b64>
  409e54:	cbz	x8, 409af4 <__fxstatat@plt+0x7b64>
  409e58:	adds	x6, x6, #0x8
  409e5c:	cinc	x4, x4, cs  // cs = hs, nlast
  409e60:	b	409af4 <__fxstatat@plt+0x7b64>
  409e64:	and	x1, x5, #0xf
  409e68:	cmp	x1, #0x4
  409e6c:	b.eq	409e78 <__fxstatat@plt+0x7ee8>  // b.none
  409e70:	adds	x5, x5, #0x4
  409e74:	cinc	x2, x2, cs  // cs = hs, nlast
  409e78:	tbz	x2, #51, 409cd4 <__fxstatat@plt+0x7d44>
  409e7c:	orr	w0, w0, #0x8
  409e80:	mov	w1, #0x1                   	// #1
  409e84:	mov	x4, #0x0                   	// #0
  409e88:	mov	x5, #0x0                   	// #0
  409e8c:	b	409d18 <__fxstatat@plt+0x7d88>
  409e90:	cmp	x8, #0x0
  409e94:	mov	w2, #0x7fff                	// #32767
  409e98:	mov	x4, #0xffffffffffff        	// #281474976710655
  409e9c:	csel	w1, w1, w2, ne  // ne = any
  409ea0:	csel	x4, x4, xzr, ne  // ne = any
  409ea4:	csetm	x5, ne  // ne = any
  409ea8:	b	409dac <__fxstatat@plt+0x7e1c>
  409eac:	cbnz	x8, 409af4 <__fxstatat@plt+0x7b64>
  409eb0:	b	409e58 <__fxstatat@plt+0x7ec8>
  409eb4:	mov	x4, #0x2                   	// #2
  409eb8:	cmp	x1, #0xf
  409ebc:	b.ne	409ee0 <__fxstatat@plt+0x7f50>  // b.any
  409ec0:	tbz	x7, #47, 409ef8 <__fxstatat@plt+0x7f68>
  409ec4:	tbnz	x2, #47, 409ef8 <__fxstatat@plt+0x7f68>
  409ec8:	orr	x4, x2, #0x800000000000
  409ecc:	mov	w10, w15
  409ed0:	and	x4, x4, #0xffffffffffff
  409ed4:	mov	x5, x6
  409ed8:	mov	w1, #0x7fff                	// #32767
  409edc:	b	4098d8 <__fxstatat@plt+0x7948>
  409ee0:	cmp	x1, #0xb
  409ee4:	b.ne	409830 <__fxstatat@plt+0x78a0>  // b.any
  409ee8:	mov	x7, x2
  409eec:	mov	x5, x6
  409ef0:	mov	x16, x4
  409ef4:	b	409838 <__fxstatat@plt+0x78a8>
  409ef8:	orr	x4, x7, #0x800000000000
  409efc:	mov	w10, w12
  409f00:	and	x4, x4, #0xffffffffffff
  409f04:	mov	w1, #0x7fff                	// #32767
  409f08:	b	4098d8 <__fxstatat@plt+0x7948>
  409f0c:	cbnz	x8, 409e78 <__fxstatat@plt+0x7ee8>
  409f10:	adds	x5, x5, #0x8
  409f14:	cinc	x2, x2, cs  // cs = hs, nlast
  409f18:	tbnz	x2, #51, 409e7c <__fxstatat@plt+0x7eec>
  409f1c:	b	409cd4 <__fxstatat@plt+0x7d44>
  409f20:	cbnz	x8, 409f10 <__fxstatat@plt+0x7f80>
  409f24:	tbnz	x2, #51, 409e7c <__fxstatat@plt+0x7eec>
  409f28:	b	409cd4 <__fxstatat@plt+0x7d44>
  409f2c:	orr	w0, w0, #0x10
  409f30:	b	409e7c <__fxstatat@plt+0x7eec>
  409f34:	mov	x2, x4
  409f38:	mov	x4, #0x3                   	// #3
  409f3c:	b	409eb8 <__fxstatat@plt+0x7f28>
  409f40:	mov	w10, w15
  409f44:	mov	x8, x13
  409f48:	b	409854 <__fxstatat@plt+0x78c4>
  409f4c:	nop
  409f50:	cbz	w0, 409f94 <__fxstatat@plt+0x8004>
  409f54:	mov	w0, w0
  409f58:	mov	w1, #0x403e                	// #16446
  409f5c:	clz	x3, x0
  409f60:	mov	w2, #0x402f                	// #16431
  409f64:	sub	w1, w1, w3
  409f68:	mov	x3, #0x0                   	// #0
  409f6c:	sub	w2, w2, w1
  409f70:	and	w1, w1, #0x7fff
  409f74:	lsl	x0, x0, x2
  409f78:	and	x0, x0, #0xffffffffffff
  409f7c:	mov	x2, #0x0                   	// #0
  409f80:	fmov	d0, x2
  409f84:	bfxil	x3, x0, #0, #48
  409f88:	bfi	x3, x1, #48, #16
  409f8c:	fmov	v0.d[1], x3
  409f90:	ret
  409f94:	mov	x0, #0x0                   	// #0
  409f98:	mov	x3, #0x0                   	// #0
  409f9c:	bfxil	x3, x0, #0, #48
  409fa0:	mov	x2, #0x0                   	// #0
  409fa4:	fmov	d0, x2
  409fa8:	mov	w1, #0x0                   	// #0
  409fac:	bfi	x3, x1, #48, #16
  409fb0:	fmov	v0.d[1], x3
  409fb4:	ret
  409fb8:	stp	x29, x30, [sp, #-48]!
  409fbc:	mov	x29, sp
  409fc0:	str	x19, [sp, #16]
  409fc4:	str	q0, [sp, #32]
  409fc8:	ldr	x19, [sp, #32]
  409fcc:	ldr	x1, [sp, #40]
  409fd0:	mrs	x0, fpcr
  409fd4:	ubfx	x3, x1, #48, #15
  409fd8:	mov	x2, x19
  409fdc:	mov	x4, #0x3ffe                	// #16382
  409fe0:	ubfx	x19, x1, #0, #48
  409fe4:	cmp	x3, x4
  409fe8:	b.gt	40a014 <__fxstatat@plt+0x8084>
  409fec:	cbnz	x3, 409ff8 <__fxstatat@plt+0x8068>
  409ff0:	orr	x19, x2, x19
  409ff4:	cbz	x19, 40a004 <__fxstatat@plt+0x8074>
  409ff8:	mov	w0, #0x10                  	// #16
  409ffc:	mov	x19, #0x0                   	// #0
  40a000:	bl	40a178 <__fxstatat@plt+0x81e8>
  40a004:	mov	x0, x19
  40a008:	ldr	x19, [sp, #16]
  40a00c:	ldp	x29, x30, [sp], #48
  40a010:	ret
  40a014:	lsr	x0, x1, #63
  40a018:	mov	x4, #0x403f                	// #16447
  40a01c:	and	w0, w0, #0xff
  40a020:	and	x5, x0, #0xff
  40a024:	sub	x4, x4, x5
  40a028:	cmp	x4, x3
  40a02c:	b.le	40a080 <__fxstatat@plt+0x80f0>
  40a030:	cbnz	x5, 40a094 <__fxstatat@plt+0x8104>
  40a034:	mov	x1, x3
  40a038:	mov	x0, #0x406f                	// #16495
  40a03c:	sub	x3, x0, x3
  40a040:	orr	x4, x19, #0x1000000000000
  40a044:	cmp	x3, #0x3f
  40a048:	b.gt	40a0a4 <__fxstatat@plt+0x8114>
  40a04c:	mov	w3, #0xffffbfd1            	// #-16431
  40a050:	add	w3, w1, w3
  40a054:	sub	w1, w0, w1
  40a058:	lsl	x0, x2, x3
  40a05c:	cmp	x0, #0x0
  40a060:	lsr	x19, x2, x1
  40a064:	cset	w0, ne  // ne = any
  40a068:	lsl	x4, x4, x3
  40a06c:	orr	x19, x19, x4
  40a070:	cbz	w0, 40a004 <__fxstatat@plt+0x8074>
  40a074:	mov	w0, #0x10                  	// #16
  40a078:	bl	40a178 <__fxstatat@plt+0x81e8>
  40a07c:	b	40a004 <__fxstatat@plt+0x8074>
  40a080:	eor	w19, w0, #0x1
  40a084:	mov	w0, #0x1                   	// #1
  40a088:	sbfx	x19, x19, #0, #1
  40a08c:	bl	40a178 <__fxstatat@plt+0x81e8>
  40a090:	b	40a004 <__fxstatat@plt+0x8074>
  40a094:	mov	w0, #0x1                   	// #1
  40a098:	mov	x19, #0x0                   	// #0
  40a09c:	bl	40a178 <__fxstatat@plt+0x81e8>
  40a0a0:	b	40a004 <__fxstatat@plt+0x8074>
  40a0a4:	mov	w0, #0xffffc011            	// #-16367
  40a0a8:	add	w5, w1, w0
  40a0ac:	mov	w0, #0x402f                	// #16431
  40a0b0:	cmp	x3, #0x40
  40a0b4:	sub	w1, w0, w1
  40a0b8:	lsl	x0, x4, x5
  40a0bc:	orr	x0, x2, x0
  40a0c0:	csel	x2, x0, x2, ne  // ne = any
  40a0c4:	lsr	x19, x4, x1
  40a0c8:	cmp	x2, #0x0
  40a0cc:	cset	w0, ne  // ne = any
  40a0d0:	b	40a070 <__fxstatat@plt+0x80e0>
  40a0d4:	nop
  40a0d8:	cbz	x0, 40a12c <__fxstatat@plt+0x819c>
  40a0dc:	clz	x2, x0
  40a0e0:	mov	w1, #0x403e                	// #16446
  40a0e4:	sub	w1, w1, w2
  40a0e8:	mov	x2, #0x406f                	// #16495
  40a0ec:	and	w4, w1, #0x7fff
  40a0f0:	sub	x3, x2, w1, sxtw
  40a0f4:	cmp	x3, #0x3f
  40a0f8:	b.gt	40a14c <__fxstatat@plt+0x81bc>
  40a0fc:	sub	w2, w2, w1
  40a100:	mov	w3, #0xffffbfd1            	// #-16431
  40a104:	add	w1, w1, w3
  40a108:	mov	x3, #0x0                   	// #0
  40a10c:	lsr	x1, x0, x1
  40a110:	and	x1, x1, #0xffffffffffff
  40a114:	lsl	x0, x0, x2
  40a118:	fmov	d0, x0
  40a11c:	bfxil	x3, x1, #0, #48
  40a120:	bfi	x3, x4, #48, #16
  40a124:	fmov	v0.d[1], x3
  40a128:	ret
  40a12c:	mov	x1, #0x0                   	// #0
  40a130:	mov	x3, #0x0                   	// #0
  40a134:	bfxil	x3, x1, #0, #48
  40a138:	fmov	d0, x0
  40a13c:	mov	w4, #0x0                   	// #0
  40a140:	bfi	x3, x4, #48, #16
  40a144:	fmov	v0.d[1], x3
  40a148:	ret
  40a14c:	mov	w2, #0x402f                	// #16431
  40a150:	sub	w1, w2, w1
  40a154:	mov	x3, #0x0                   	// #0
  40a158:	lsl	x1, x0, x1
  40a15c:	and	x1, x1, #0xffffffffffff
  40a160:	mov	x0, #0x0                   	// #0
  40a164:	fmov	d0, x0
  40a168:	bfxil	x3, x1, #0, #48
  40a16c:	bfi	x3, x4, #48, #16
  40a170:	fmov	v0.d[1], x3
  40a174:	ret
  40a178:	tbz	w0, #0, 40a188 <__fxstatat@plt+0x81f8>
  40a17c:	movi	v1.2s, #0x0
  40a180:	fdiv	s0, s1, s1
  40a184:	mrs	x1, fpsr
  40a188:	tbz	w0, #1, 40a19c <__fxstatat@plt+0x820c>
  40a18c:	fmov	s1, #1.000000000000000000e+00
  40a190:	movi	v2.2s, #0x0
  40a194:	fdiv	s0, s1, s2
  40a198:	mrs	x1, fpsr
  40a19c:	tbz	w0, #2, 40a1bc <__fxstatat@plt+0x822c>
  40a1a0:	mov	w2, #0xc5ae                	// #50606
  40a1a4:	mov	w1, #0x7f7fffff            	// #2139095039
  40a1a8:	movk	w2, #0x749d, lsl #16
  40a1ac:	fmov	s1, w1
  40a1b0:	fmov	s2, w2
  40a1b4:	fadd	s0, s1, s2
  40a1b8:	mrs	x1, fpsr
  40a1bc:	tbz	w0, #3, 40a1cc <__fxstatat@plt+0x823c>
  40a1c0:	movi	v1.2s, #0x80, lsl #16
  40a1c4:	fmul	s0, s1, s1
  40a1c8:	mrs	x1, fpsr
  40a1cc:	tbz	w0, #4, 40a1e4 <__fxstatat@plt+0x8254>
  40a1d0:	mov	w0, #0x7f7fffff            	// #2139095039
  40a1d4:	fmov	s2, #1.000000000000000000e+00
  40a1d8:	fmov	s1, w0
  40a1dc:	fsub	s0, s1, s2
  40a1e0:	mrs	x0, fpsr
  40a1e4:	ret
  40a1e8:	stp	x29, x30, [sp, #-64]!
  40a1ec:	mov	x29, sp
  40a1f0:	stp	x19, x20, [sp, #16]
  40a1f4:	adrp	x20, 41c000 <__fxstatat@plt+0x1a070>
  40a1f8:	add	x20, x20, #0xdf0
  40a1fc:	stp	x21, x22, [sp, #32]
  40a200:	adrp	x21, 41c000 <__fxstatat@plt+0x1a070>
  40a204:	add	x21, x21, #0xde8
  40a208:	sub	x20, x20, x21
  40a20c:	mov	w22, w0
  40a210:	stp	x23, x24, [sp, #48]
  40a214:	mov	x23, x1
  40a218:	mov	x24, x2
  40a21c:	bl	401a58 <mbrtowc@plt-0x38>
  40a220:	cmp	xzr, x20, asr #3
  40a224:	b.eq	40a250 <__fxstatat@plt+0x82c0>  // b.none
  40a228:	asr	x20, x20, #3
  40a22c:	mov	x19, #0x0                   	// #0
  40a230:	ldr	x3, [x21, x19, lsl #3]
  40a234:	mov	x2, x24
  40a238:	add	x19, x19, #0x1
  40a23c:	mov	x1, x23
  40a240:	mov	w0, w22
  40a244:	blr	x3
  40a248:	cmp	x20, x19
  40a24c:	b.ne	40a230 <__fxstatat@plt+0x82a0>  // b.any
  40a250:	ldp	x19, x20, [sp, #16]
  40a254:	ldp	x21, x22, [sp, #32]
  40a258:	ldp	x23, x24, [sp, #48]
  40a25c:	ldp	x29, x30, [sp], #64
  40a260:	ret
  40a264:	nop
  40a268:	ret
  40a26c:	nop
  40a270:	adrp	x2, 41d000 <__fxstatat@plt+0x1b070>
  40a274:	mov	x1, #0x0                   	// #0
  40a278:	ldr	x2, [x2, #656]
  40a27c:	b	401b30 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a280 <.fini>:
  40a280:	stp	x29, x30, [sp, #-16]!
  40a284:	mov	x29, sp
  40a288:	ldp	x29, x30, [sp], #16
  40a28c:	ret
