Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 12:20:18 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.132        0.000                      0                13271        0.036        0.000                      0                13271        3.000        0.000                       0                  5850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M      {0.000 5.000}      10.000          100.000         
dbg_tck_pin             {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1    {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M      {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50M           12.717        0.000                      0                   99        0.142        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M                                                                                                                                                        7.845        0.000                       0                     3  
dbg_tck_pin                  16.049        0.000                      0                  444        0.095        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50M_1         12.719        0.000                      0                   99        0.142        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M_1                                                                                                                                                      7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_25M            9.132        0.000                      0                 9249        0.036        0.000                      0                 9249       18.750        0.000                       0                  5459  
  clkfbout_clk_25M                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1  clk_out1_clk_50M         12.717        0.000                      0                   99        0.059        0.000                      0                   99  
clk_out1_clk_25M    clk_out1_clk_50M         10.934        0.000                      0                    9        1.253        0.000                      0                    9  
clk_out1_clk_25M    dbg_tck_pin              26.380        0.000                      0                  156        0.040        0.000                      0                  156  
clk_out1_clk_50M    clk_out1_clk_50M_1       12.717        0.000                      0                   99        0.059        0.000                      0                   99  
clk_out1_clk_25M    clk_out1_clk_50M_1       10.934        0.000                      0                    9        1.253        0.000                      0                    9  
clk_out1_clk_50M    clk_out1_clk_25M         11.207        0.000                      0                  190        0.097        0.000                      0                  190  
dbg_tck_pin         clk_out1_clk_25M         19.085        0.000                      0                  198        0.854        0.000                      0                  198  
clk_out1_clk_50M_1  clk_out1_clk_25M         11.208        0.000                      0                  190        0.097        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_25M    clk_out1_clk_25M         28.977        0.000                      0                 2900        0.795        0.000                      0                 2900  
**async_default**   clk_out1_clk_50M    clk_out1_clk_25M         11.457        0.000                      0                  213        0.403        0.000                      0                  213  
**async_default**   clk_out1_clk_50M_1  clk_out1_clk_25M         11.458        0.000                      0                  213        0.403        0.000                      0                  213  
**async_default**   dbg_tck_pin         dbg_tck_pin              17.522        0.000                      0                  281        0.617        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.749ns (24.301%)  route 5.448ns (75.699%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.020     5.971    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.274 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.274    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.991    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.749ns (24.955%)  route 5.260ns (75.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.831     5.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.085 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.085    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.749ns (25.733%)  route 5.048ns (74.267%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.619     5.570    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.873 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     5.873    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.749ns (25.750%)  route 5.043ns (74.250%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.615     5.566    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.869 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     5.869    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.749ns (25.754%)  route 5.042ns (74.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.614     5.565    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.868 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.749ns (26.201%)  route 4.926ns (73.799%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.498     5.449    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.752 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     5.752    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.389ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.986    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.389    

Slack (MET) :             13.392ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.989    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.392    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.377    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.075    -0.520    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.133    -0.322    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.048    -0.274 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.452    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.452    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.320    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[2]
    SLICE_X66Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y75         FDRE (Hold_fdre_C_D)         0.120    -0.463    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.462    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.118    -0.310    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.091    -0.488    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.456    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.456    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.898%)  route 0.196ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.196    -0.259    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.064    -0.497    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.799%)  route 0.187ns (47.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/Q
                         net (fo=14, routed)          0.187    -0.245    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[5]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.440    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y134    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y69     uAHBVGA/uVGAInterface/addrv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y79     uAHBVGA/uVGAInterface/hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y134    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y134    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.746ns (20.568%)  route 2.881ns (79.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y92         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDPE (Prop_fdpe_C_Q)         0.419     5.998 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=37, routed)          2.375     8.373    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X30Y94         LUT3 (Prop_lut3_I1_O)        0.327     8.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.506     9.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X30Y94         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    25.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X30Y94         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.540    
                         clock uncertainty           -0.035    25.504    
    SLICE_X30Y94         FDPE (Setup_fdpe_C_D)       -0.250    25.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 16.049    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.075ns (27.910%)  route 2.777ns (72.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y92         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDPE (Prop_fdpe_C_Q)         0.419     5.998 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/Q
                         net (fo=37, routed)          2.084     8.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6
    SLICE_X30Y94         LUT5 (Prop_lut5_I1_O)        0.325     8.407 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6/O
                         net (fo=1, routed)           0.692     9.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6_n_0
    SLICE_X30Y94         LUT3 (Prop_lut3_I2_O)        0.331     9.430 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     9.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    25.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.540    
                         clock uncertainty           -0.035    25.504    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)        0.084    25.588    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.588    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             23.881ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 1.802ns (11.211%)  route 14.271ns (88.788%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    18.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.710    21.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    21.651 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_i_1/O
                         net (fo=1, routed)           0.000    21.651    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Srg8v6
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X37Y94         FDCE (Setup_fdce_C_D)        0.029    45.532    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg
  -------------------------------------------------------------------
                         required time                         45.532    
                         arrival time                         -21.651    
  -------------------------------------------------------------------
                         slack                                 23.881    

Slack (MET) :             24.149ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.481ns  (logic 1.678ns (10.839%)  route 13.803ns (89.161%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 45.047 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    18.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    19.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.970    21.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.507    45.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.402    45.449    
                         clock uncertainty           -0.035    45.413    
    SLICE_X36Y100        FDCE (Setup_fdce_C_CE)      -0.205    45.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         45.208    
                         arrival time                         -21.060    
  -------------------------------------------------------------------
                         slack                                 24.149    

Slack (MET) :             24.252ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 1.802ns (11.478%)  route 13.898ns (88.522%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    18.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.337    21.155    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    21.279 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    21.279    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.482    45.538    
                         clock uncertainty           -0.035    45.502    
    SLICE_X40Y94         FDCE (Setup_fdce_C_D)        0.029    45.531    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         45.531    
                         arrival time                         -21.279    
  -------------------------------------------------------------------
                         slack                                 24.252    

Slack (MET) :             24.262ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.693ns  (logic 1.802ns (11.483%)  route 13.891ns (88.517%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    18.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.330    21.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    21.272 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_i_1/O
                         net (fo=1, routed)           0.000    21.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqg8v6
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.482    45.538    
                         clock uncertainty           -0.035    45.502    
    SLICE_X40Y94         FDCE (Setup_fdce_C_D)        0.031    45.533    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         45.533    
                         arrival time                         -21.272    
  -------------------------------------------------------------------
                         slack                                 24.262    

Slack (MET) :             24.274ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.682ns  (logic 1.802ns (11.491%)  route 13.880ns (88.509%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    18.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.319    21.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y95         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_i_1/O
                         net (fo=1, routed)           0.000    21.261    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qph8v6
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X37Y95         FDCE (Setup_fdce_C_D)        0.031    45.534    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg
  -------------------------------------------------------------------
                         required time                         45.534    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 24.274    

Slack (MET) :             24.309ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 1.678ns (10.888%)  route 13.734ns (89.112%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    18.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    19.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    20.991    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    45.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg
  -------------------------------------------------------------------
                         required time                         45.299    
                         arrival time                         -20.991    
  -------------------------------------------------------------------
                         slack                                 24.309    

Slack (MET) :             24.309ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 1.678ns (10.888%)  route 13.734ns (89.112%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    18.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    19.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    20.991    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    45.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.299    
                         arrival time                         -20.991    
  -------------------------------------------------------------------
                         slack                                 24.309    

Slack (MET) :             24.309ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 1.678ns (10.888%)  route 13.734ns (89.112%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.579    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.456     6.035 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/Q
                         net (fo=44, routed)          1.285     7.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.444 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8/O
                         net (fo=2, routed)           0.998     8.442    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_8_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.566 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.983     9.549    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.799    10.472    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.152    10.624 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           1.403    12.027    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326    12.353 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    15.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    15.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    16.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    18.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    19.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    20.991    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    45.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg
  -------------------------------------------------------------------
                         required time                         45.299    
                         arrival time                         -20.991    
  -------------------------------------------------------------------
                         slack                                 24.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flooz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.372%)  route 0.275ns (59.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/Q
                         net (fo=1, routed)           0.275     2.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6
    SLICE_X36Y98         LUT5 (Prop_lut5_I0_O)        0.045     2.273 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flooz6_i_1/O
                         net (fo=1, routed)           0.000     2.273    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahh8v6
    SLICE_X36Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flooz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flooz6_reg/C
                         clock pessimism             -0.343     2.088    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.091     2.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flooz6_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.847%)  route 0.302ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/Q
                         net (fo=5, routed)           0.302     2.259    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.070     2.155    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.545%)  route 0.306ns (68.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/Q
                         net (fo=5, routed)           0.306     2.263    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6
    SLICE_X37Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.066     2.151    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.328%)  route 0.287ns (63.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164     1.981 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/Q
                         net (fo=7, routed)           0.287     2.268    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.052     2.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vsizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vsizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141     1.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vsizz6_reg/Q
                         net (fo=7, routed)           0.079     2.037    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vsizz6
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_i_1/O
                         net (fo=1, routed)           0.000     2.082    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_i_1_n_0
    SLICE_X30Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_reg/C
                         clock pessimism             -0.601     1.830    
    SLICE_X30Y96         FDPE (Hold_fdpe_C_D)         0.120     1.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvqoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X45Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvqoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvqoz6_reg/Q
                         net (fo=1, routed)           0.057     2.012    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvqoz6
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.057 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dmh8v6
    SLICE_X44Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/C
                         clock pessimism             -0.600     1.827    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.092     1.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X45Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/Q
                         net (fo=1, routed)           0.058     2.013    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.058 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_i_1/O
                         net (fo=1, routed)           0.000     2.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ilh8v6
    SLICE_X44Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y93         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/C
                         clock pessimism             -0.600     1.827    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.092     1.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.197%)  route 0.342ns (64.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/Q
                         net (fo=1, routed)           0.342     2.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6
    SLICE_X34Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.346 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_i_1/O
                         net (fo=1, routed)           0.000     2.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vhh8v6
    SLICE_X34Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     2.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/Q
                         net (fo=1, routed)           0.087     2.043    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_i_1/O
                         net (fo=1, routed)           0.000     2.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cih8v6
    SLICE_X34Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_reg/C
                         clock pessimism             -0.601     1.828    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.120     1.948    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.336%)  route 0.314ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y97         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6_reg/Q
                         net (fo=5, routed)           0.314     2.292    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmooz6
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.066     2.151    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X46Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X42Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rbdzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X35Y99   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X36Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xzdoz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X44Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X38Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X40Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y101  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y101  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S7lzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X34Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdozz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukhoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X34Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pmlzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X30Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X42Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rbdzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y99   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xzdoz6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X44Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X38Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.749ns (24.301%)  route 5.448ns (75.699%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.020     5.971    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.274 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.274    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.993    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.905ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.749ns (24.955%)  route 5.260ns (75.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.831     5.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.085 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.085    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.990    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 12.905    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.749ns (25.733%)  route 5.048ns (74.267%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.619     5.570    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.873 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     5.873    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.749ns (25.750%)  route 5.043ns (74.250%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.615     5.566    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.869 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     5.869    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.124ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.749ns (25.754%)  route 5.042ns (74.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.614     5.565    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.868 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.992    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 13.124    

Slack (MET) :             13.240ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.749ns (26.201%)  route 4.926ns (73.799%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.498     5.449    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.752 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     5.752    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.992    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 13.240    

Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.391    

Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.991    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             14.654ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.532    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.532    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.654    

Slack (MET) :             14.654ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.532    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.532    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.377    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.075    -0.520    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.133    -0.322    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.048    -0.274 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.452    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.452    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.320    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[2]
    SLICE_X66Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y75         FDRE (Hold_fdre_C_D)         0.120    -0.463    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.462    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.118    -0.310    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.091    -0.488    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.456    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.456    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.898%)  route 0.196ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.196    -0.259    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.064    -0.497    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.799%)  route 0.187ns (47.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/Q
                         net (fo=14, routed)          0.187    -0.245    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[5]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.440    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y134    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X67Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y69     uAHBVGA/uVGAInterface/addrv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y69     uAHBVGA/uVGAInterface/addrv_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y79     uAHBVGA/uVGAInterface/hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y134    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y134    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y75     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack        9.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.653ns  (logic 8.277ns (27.002%)  route 22.376ns (72.998%))
  Logic Levels:           36  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT5 (Prop_lut5_I2_O)        0.118    29.186 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.884    30.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.320    30.391 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.848    31.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.354    31.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.334    31.927    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I4_O)        0.332    32.259 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    32.259    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.490    41.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.007    41.497    
                         clock uncertainty           -0.135    41.362    
    SLICE_X40Y123        FDCE (Setup_fdce_C_D)        0.029    41.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.391    
                         arrival time                         -32.259    
  -------------------------------------------------------------------
                         slack                                  9.132    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.650ns  (logic 8.277ns (27.005%)  route 22.373ns (72.995%))
  Logic Levels:           36  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT5 (Prop_lut5_I2_O)        0.118    29.186 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.884    30.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.320    30.391 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.848    31.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.354    31.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.331    31.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I2_O)        0.332    32.256 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    32.256    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.490    41.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.007    41.497    
                         clock uncertainty           -0.135    41.362    
    SLICE_X40Y123        FDCE (Setup_fdce_C_D)        0.031    41.393    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.393    
                         arrival time                         -32.256    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.622ns  (logic 8.277ns (27.029%)  route 22.345ns (72.971%))
  Logic Levels:           36  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT5 (Prop_lut5_I2_O)        0.118    29.186 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.884    30.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.320    30.391 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.848    31.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X40Y122        LUT5 (Prop_lut5_I0_O)        0.354    31.593 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.304    31.896    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X40Y122        LUT6 (Prop_lut6_I2_O)        0.332    32.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    32.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.491    41.491    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.007    41.498    
                         clock uncertainty           -0.135    41.363    
    SLICE_X40Y122        FDCE (Setup_fdce_C_D)        0.031    41.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.394    
                         arrival time                         -32.228    
  -------------------------------------------------------------------
                         slack                                  9.165    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.420ns  (logic 7.969ns (26.197%)  route 22.451ns (73.803%))
  Logic Levels:           37  (CARRY4=9 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT5 (Prop_lut5_I2_O)        0.118    29.186 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.884    30.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.326    30.397 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.510    30.907    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I5_O)        0.124    31.031 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.344    31.375    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I0_O)        0.124    31.499 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.403    31.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.124    32.026 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    32.026    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X41Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.488    41.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X41Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.007    41.495    
                         clock uncertainty           -0.135    41.360    
    SLICE_X41Y124        FDCE (Setup_fdce_C_D)        0.029    41.389    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.389    
                         arrival time                         -32.026    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             10.357ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        29.430ns  (logic 7.917ns (26.902%)  route 21.513ns (73.098%))
  Logic Levels:           35  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT5 (Prop_lut5_I2_O)        0.118    29.186 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.884    30.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X40Y124        LUT2 (Prop_lut2_I1_O)        0.320    30.391 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.319    30.710    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I4_O)        0.326    31.036 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    31.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.490    41.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.007    41.497    
                         clock uncertainty           -0.135    41.362    
    SLICE_X40Y123        FDCE (Setup_fdce_C_D)        0.031    41.393    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.393    
                         arrival time                         -31.036    
  -------------------------------------------------------------------
                         slack                                 10.357    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        29.230ns  (logic 7.649ns (26.169%)  route 21.581ns (73.831%))
  Logic Levels:           36  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.210    28.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y136        LUT5 (Prop_lut5_I3_O)        0.124    28.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.646    29.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X52Y142        LUT6 (Prop_lut6_I2_O)        0.124    29.502 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.782    30.284    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X43Y138        LUT6 (Prop_lut6_I5_O)        0.124    30.408 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3/O
                         net (fo=1, routed)           0.303    30.712    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I1_O)        0.124    30.836 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    30.836    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X42Y137        FDCE (Setup_fdce_C_D)        0.081    41.451    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                         -30.836    
  -------------------------------------------------------------------
                         slack                                 10.615    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        28.751ns  (logic 7.401ns (25.742%)  route 21.350ns (74.258%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.670    29.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X41Y136        LUT4 (Prop_lut4_I2_O)        0.124    29.192 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.472    29.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X42Y137        LUT6 (Prop_lut6_I5_O)        0.124    29.788 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.568    30.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X42Y137        FDCE (Setup_fdce_C_D)       -0.031    41.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.339    
                         arrival time                         -30.357    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             11.099ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        28.695ns  (logic 7.525ns (26.224%)  route 21.170ns (73.776%))
  Logic Levels:           35  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.979    25.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X34Y123        LUT3 (Prop_lut3_I0_O)        0.146    25.971 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.938    26.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.328    27.237 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           1.037    28.274    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I1_O)        0.124    28.398 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.210    28.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y136        LUT5 (Prop_lut5_I3_O)        0.124    28.732 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.646    29.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X52Y142        LUT6 (Prop_lut6_I2_O)        0.124    29.502 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.674    30.177    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I1_O)        0.124    30.301 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_1/O
                         net (fo=1, routed)           0.000    30.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qtfet6
    SLICE_X45Y138        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.499    41.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X45Y138        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg/C
                         clock pessimism              0.007    41.506    
                         clock uncertainty           -0.135    41.371    
    SLICE_X45Y138        FDCE (Setup_fdce_C_D)        0.029    41.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.400    
                         arrival time                         -30.301    
  -------------------------------------------------------------------
                         slack                                 11.099    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        28.745ns  (logic 6.927ns (24.098%)  route 21.818ns (75.902%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.167    26.013    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X38Y114        LUT6 (Prop_lut6_I2_O)        0.124    26.137 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsnnz6_i_2/O
                         net (fo=94, routed)          2.626    28.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsnnz6_i_2_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124    28.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_4/O
                         net (fo=1, routed)           1.340    30.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_4_n_0
    SLICE_X67Y125        LUT6 (Prop_lut6_I4_O)        0.124    30.351 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_i_1/O
                         net (fo=1, routed)           0.000    30.351    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S2z7v6
    SLICE_X67Y125        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.482    41.482    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X67Y125        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg/C
                         clock pessimism              0.078    41.560    
                         clock uncertainty           -0.135    41.425    
    SLICE_X67Y125        FDRE (Setup_fdre_C_D)        0.031    41.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rawnz6_reg
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -30.351    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        28.625ns  (logic 6.927ns (24.199%)  route 21.698ns (75.801%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.606     1.606    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y130        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130        FDCE (Prop_fdce_C_Q)         0.518     2.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.699     2.823    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X61Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.497 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.611 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.725 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3_n_0
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.059 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.571     4.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[13]
    SLICE_X60Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.583 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.700 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[22]_INST_0_i_1_n_0
    SLICE_X60Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[26]_INST_0_i_1_n_0
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.036 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[28]_INST_0_i_2/O[0]
                         net (fo=17, routed)          2.444     8.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1740_in
    SLICE_X31Y166        LUT3 (Prop_lut3_I2_O)        0.295     8.775 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174/O
                         net (fo=12, routed)          1.344    10.119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_174_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473/O
                         net (fo=1, routed)           0.435    10.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_473_n_0
    SLICE_X52Y171        LUT6 (Prop_lut6_I0_O)        0.124    10.803 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.772    11.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.699 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120/O
                         net (fo=1, routed)           1.092    12.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_120_n_0
    SLICE_X48Y169        LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.646    13.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I5_O)        0.124    13.685 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           1.029    14.714    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.154    14.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.660    15.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I0_O)        0.327    15.855 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.715    16.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.124    16.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.149    16.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X39Y163        LUT6 (Prop_lut6_I4_O)        0.124    16.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.446    17.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X40Y162        LUT4 (Prop_lut4_I3_O)        0.124    17.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.678    18.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X40Y162        LUT3 (Prop_lut3_I0_O)        0.152    18.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.428    18.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X44Y162        LUT5 (Prop_lut5_I1_O)        0.332    19.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           1.149    20.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X44Y138        LUT4 (Prop_lut4_I3_O)        0.124    20.400 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.221    21.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X34Y124        LUT5 (Prop_lut5_I4_O)        0.116    21.737 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.758    22.494    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X31Y126        LUT4 (Prop_lut4_I0_O)        0.323    22.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.620    23.438    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I0_O)        0.332    23.770 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.472    24.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.366 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.356    24.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X34Y122        LUT3 (Prop_lut3_I2_O)        0.124    24.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.997    25.843    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124    25.967 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G2uf07_i_3/O
                         net (fo=107, routed)         2.229    28.196    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hyhhw6
    SLICE_X79Y135        LUT6 (Prop_lut6_I3_O)        0.124    28.320 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_i_2/O
                         net (fo=1, routed)           1.787    30.107    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_i_2_n_0
    SLICE_X59Y133        LUT6 (Prop_lut6_I0_O)        0.124    30.231 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_i_1/O
                         net (fo=1, routed)           0.000    30.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P4s7v6
    SLICE_X59Y133        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.489    41.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X59Y133        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_reg/C
                         clock pessimism              0.078    41.567    
                         clock uncertainty           -0.135    41.432    
    SLICE_X59Y133        FDCE (Setup_fdce_C_D)        0.031    41.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Klgm17_reg
  -------------------------------------------------------------------
                         required time                         41.463    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                 11.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.561     0.561    uAHBUART/uFIFO_RX/CLK
    SLICE_X51Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.218     0.920    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X50Y88         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.831     0.831    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X50Y88         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X50Y88         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yronz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0km17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.278%)  route 0.225ns (54.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.572     0.572    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X15Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yronz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.141     0.713 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yronz6_reg/Q
                         net (fo=28, routed)          0.225     0.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yronz6
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.982 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0km17_i_1/O
                         net (fo=1, routed)           0.000     0.982    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E5p7v6
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0km17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.845     0.845    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0km17_reg/C
                         clock pessimism              0.000     0.845    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.091     0.936    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0km17_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Om9u07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Whq917_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.549%)  route 0.120ns (36.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.682     0.682    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X6Y151         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Om9u07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         FDRE (Prop_fdre_C_Q)         0.164     0.846 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Om9u07_reg/Q
                         net (fo=2, routed)           0.120     0.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Om9u07
    SLICE_X7Y149         LUT5 (Prop_lut5_I4_O)        0.045     1.011 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Whq917_i_1/O
                         net (fo=1, routed)           0.000     1.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hbv7v6
    SLICE_X7Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Whq917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X7Y149         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Whq917_reg/C
                         clock pessimism             -0.005     0.866    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.092     0.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Whq917_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y21     uAHB2ROM/memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y13     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y15     uAHB2RAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y19     uAHB2ROM/memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y10     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y15     uAHB2RAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y19     uAHB2ROM/memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y10     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y16     uAHB2RAM/memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y20     uAHB2ROM/memory_reg_3_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M
  To Clock:  clkfbout_clk_25M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.749ns (24.301%)  route 5.448ns (75.699%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.020     5.971    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.274 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.274    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.991    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.749ns (24.955%)  route 5.260ns (75.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.831     5.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.085 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.085    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.749ns (25.733%)  route 5.048ns (74.267%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.619     5.570    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.873 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     5.873    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.749ns (25.750%)  route 5.043ns (74.250%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.615     5.566    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.869 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     5.869    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.749ns (25.754%)  route 5.042ns (74.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.614     5.565    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.868 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.749ns (26.201%)  route 4.926ns (73.799%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.498     5.449    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.752 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     5.752    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.389ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.986    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.389    

Slack (MET) :             13.392ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.989    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.392    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.377    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.075    -0.436    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.133    -0.322    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.048    -0.274 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.368    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.368    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.320    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[2]
    SLICE_X66Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y75         FDRE (Hold_fdre_C_D)         0.120    -0.379    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.378    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.118    -0.310    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.495    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.091    -0.404    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.084    -0.493    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.372    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.084    -0.493    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.372    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.898%)  route 0.196ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.196    -0.259    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.064    -0.413    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.799%)  route 0.187ns (47.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/Q
                         net (fo=14, routed)          0.187    -0.245    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[5]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.356    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 3.089ns (55.165%)  route 2.511ns (44.835%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.469     6.964    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.195    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.195    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 10.934    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.089ns (55.668%)  route 2.460ns (44.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.419     6.914    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.211 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.211    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.197    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 3.089ns (55.648%)  route 2.462ns (44.352%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.421     6.916    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.213 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.213    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.200    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.988ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.089ns (55.668%)  route 2.460ns (44.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.419     6.914    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.211 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.211    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 10.988    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 3.089ns (55.678%)  route 2.459ns (44.322%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.418     6.913    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.210 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.210    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 3.089ns (59.138%)  route 2.134ns (40.862%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.093     6.588    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.885 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.885    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.197    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.089ns (59.683%)  route 2.087ns (40.317%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.045     6.541    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.838 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.838    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.198    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 3.089ns (63.030%)  route 1.812ns (36.970%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           0.771     6.266    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.563 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.563    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.197    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             15.089ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.642ns (41.810%)  route 0.894ns (58.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y139        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y139        FDCE (Prop_fdce_C_Q)         0.518     2.137 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.894     3.031    sys_reset_req
    SLICE_X42Y134        LUT2 (Prop_lut2_I0_O)        0.124     3.155 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.155    reg_sys_rst_n_i_1_n_0
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.496    18.481    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X42Y134        FDCE (Setup_fdce_C_D)        0.077    18.243    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 15.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.556     0.556    uAHBVGA/CLK
    SLICE_X64Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.086     0.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.827 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.827    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.091    -0.426    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.556     0.556    uAHBVGA/CLK
    SLICE_X64Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.137     0.834    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.879    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.142     0.840    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.885 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.885    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.479%)  route 0.168ns (47.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.168     0.866    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][4]
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.171%)  route 0.208ns (52.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X64Y79         FDCE                                         r  uAHBVGA/r_text_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_color_reg[2]/Q
                         net (fo=1, routed)           0.208     0.906    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[2]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.091    -0.427    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.212     0.910    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][6]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X64Y79         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.220     0.918    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[7]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.963    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.784%)  route 0.220ns (54.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[5]/Q
                         net (fo=1, routed)           0.220     0.918    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][5]
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.963 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.963    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.356%)  route 0.326ns (63.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y135        FDCE (Prop_fdce_C_Q)         0.141     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           0.326     1.026    lockup
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.045     1.071 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.071    reg_sys_rst_n_i_1_n_0
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.830    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.315    -0.515    
    SLICE_X42Y134        FDCE (Hold_fdce_C_D)         0.120    -0.395    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.380ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.781ns  (logic 1.200ns (7.151%)  route 15.581ns (92.849%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    15.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.710    18.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.419 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_i_1/O
                         net (fo=1, routed)           0.000    18.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Srg8v6
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                         clock pessimism              0.000    45.057    
                         clock uncertainty           -0.287    44.770    
    SLICE_X37Y94         FDCE (Setup_fdce_C_D)        0.029    44.799    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg
  -------------------------------------------------------------------
                         required time                         44.799    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                 26.380    

Slack (MET) :             26.728ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.189ns  (logic 1.076ns (6.647%)  route 15.113ns (93.353%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 45.047 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.970    17.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.507    45.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.000    45.047    
                         clock uncertainty           -0.287    44.760    
    SLICE_X36Y100        FDCE (Setup_fdce_C_CE)      -0.205    44.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         44.555    
                         arrival time                         -17.827    
  -------------------------------------------------------------------
                         slack                                 26.728    

Slack (MET) :             26.752ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.408ns  (logic 1.200ns (7.314%)  route 15.208ns (92.686%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    15.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.337    17.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.046 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    18.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.000    45.056    
                         clock uncertainty           -0.287    44.769    
    SLICE_X40Y94         FDCE (Setup_fdce_C_D)        0.029    44.798    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         44.798    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 26.752    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 1.200ns (7.317%)  route 15.201ns (92.683%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    15.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.330    17.915    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_i_1/O
                         net (fo=1, routed)           0.000    18.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqg8v6
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.000    45.056    
                         clock uncertainty           -0.287    44.769    
    SLICE_X40Y94         FDCE (Setup_fdce_C_D)        0.031    44.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                         -18.039    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.773ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 1.200ns (7.322%)  route 15.190ns (92.678%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.726    15.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X34Y91         LUT4 (Prop_lut4_I0_O)        0.124    15.585 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.319    17.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y95         LUT6 (Prop_lut6_I2_O)        0.124    18.028 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_i_1/O
                         net (fo=1, routed)           0.000    18.028    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qph8v6
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                         clock pessimism              0.000    45.057    
                         clock uncertainty           -0.287    44.770    
    SLICE_X37Y95         FDCE (Setup_fdce_C_D)        0.031    44.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg
  -------------------------------------------------------------------
                         required time                         44.801    
                         arrival time                         -18.028    
  -------------------------------------------------------------------
                         slack                                 26.773    

Slack (MET) :             26.808ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 1.076ns (6.675%)  route 15.044ns (93.325%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    17.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg/C
                         clock pessimism              0.000    45.058    
                         clock uncertainty           -0.287    44.771    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hjuzz6_reg
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                 26.808    

Slack (MET) :             26.808ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 1.076ns (6.675%)  route 15.044ns (93.325%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    17.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg/C
                         clock pessimism              0.000    45.058    
                         clock uncertainty           -0.287    44.771    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L5pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                 26.808    

Slack (MET) :             26.808ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 1.076ns (6.675%)  route 15.044ns (93.325%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.901    17.758    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg/C
                         clock pessimism              0.000    45.058    
                         clock uncertainty           -0.287    44.771    
    SLICE_X35Y99         FDCE (Setup_fdce_C_CE)      -0.205    44.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xz1g07_reg
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                         -17.758    
  -------------------------------------------------------------------
                         slack                                 26.808    

Slack (MET) :             26.918ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 1.076ns (6.725%)  route 14.923ns (93.275%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 45.047 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    17.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.507    45.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg/C
                         clock pessimism              0.000    45.047    
                         clock uncertainty           -0.287    44.760    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    44.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E2pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.555    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 26.918    

Slack (MET) :             26.918ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 1.076ns (6.725%)  route 14.923ns (93.275%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 45.047 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           4.004     6.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.124     6.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.775     8.996    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     9.120 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           2.924    12.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.443    13.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.998    15.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.124    15.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    17.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.507    45.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg/C
                         clock pessimism              0.000    45.047    
                         clock uncertainty           -0.287    44.760    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    44.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Poooz6_reg
  -------------------------------------------------------------------
                         required time                         44.555    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 26.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.467ns (9.897%)  route 4.252ns (90.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.576ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.513     1.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X45Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDCE (Prop_fdce_C_Q)         0.367     1.880 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/Q
                         net (fo=3, routed)           4.252     6.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.100     6.232 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_i_1/O
                         net (fo=1, routed)           0.000     6.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3h8v6
    SLICE_X42Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/C
                         clock pessimism              0.000     5.576    
                         clock uncertainty            0.287     5.862    
    SLICE_X42Y96         FDCE (Hold_fdce_C_D)         0.330     6.192    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg
  -------------------------------------------------------------------
                         required time                         -6.192    
                         arrival time                           6.232    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.385ns (8.738%)  route 4.021ns (91.262%))
  Logic Levels:           0  
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.513     1.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.385     1.898 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6_reg/Q
                         net (fo=3, routed)           4.021     5.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kjooz6
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.626     5.568    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/C
                         clock pessimism              0.000     5.568    
                         clock uncertainty            0.287     5.855    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.023     5.878    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg
  -------------------------------------------------------------------
                         required time                         -5.878    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.467ns (9.915%)  route 4.243ns (90.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.581ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.513     1.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X44Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.367     1.880 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/Q
                         net (fo=3, routed)           4.243     6.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107
    SLICE_X40Y97         LUT5 (Prop_lut5_I1_O)        0.100     6.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_i_1/O
                         net (fo=1, routed)           0.000     6.223    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6h8v6
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.638     5.581    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
                         clock pessimism              0.000     5.581    
                         clock uncertainty            0.287     5.867    
    SLICE_X40Y97         FDCE (Hold_fdce_C_D)         0.269     6.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg
  -------------------------------------------------------------------
                         required time                         -6.136    
                         arrival time                           6.223    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.367ns (7.929%)  route 4.262ns (92.071%))
  Logic Levels:           0  
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.513     1.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X45Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDCE (Prop_fdce_C_Q)         0.367     1.880 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/Q
                         net (fo=3, routed)           4.262     6.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6
    SLICE_X44Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/C
                         clock pessimism              0.000     5.575    
                         clock uncertainty            0.287     5.861    
    SLICE_X44Y92         FDCE (Hold_fdce_C_D)         0.192     6.053    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.053    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.467ns (9.888%)  route 4.256ns (90.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.581ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.516     1.516    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.367     1.883 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6_reg/Q
                         net (fo=3, routed)           4.256     6.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jzhzz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I3_O)        0.100     6.239 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_i_1/O
                         net (fo=1, routed)           0.000     6.239    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y1h8v6
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.638     5.581    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
                         clock pessimism              0.000     5.581    
                         clock uncertainty            0.287     5.867    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.270     6.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.239    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.226ns (9.427%)  route 2.171ns (90.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X43Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.128     0.695 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/Q
                         net (fo=3, routed)           2.171     2.866    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.098     2.964 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_i_1/O
                         net (fo=1, routed)           0.000     2.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1h8v6
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.287     2.716    
    SLICE_X36Y94         FDCE (Hold_fdce_C_D)         0.091     2.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.186ns (7.754%)  route 2.213ns (92.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6_reg/Q
                         net (fo=3, routed)           2.213     2.920    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bcqoz6
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_i_1/O
                         net (fo=1, routed)           0.000     2.965    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K1h8v6
    SLICE_X36Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.287     2.716    
    SLICE_X36Y95         FDCE (Hold_fdce_C_D)         0.091     2.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dlizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.209ns (8.683%)  route 2.198ns (91.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.566     0.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/Q
                         net (fo=6, routed)           2.198     2.928    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[2]
    SLICE_X37Y93         LUT5 (Prop_lut5_I1_O)        0.045     2.973 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_i_1/O
                         net (fo=1, routed)           0.000     2.973    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jrf8v6
    SLICE_X37Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.287     2.716    
    SLICE_X37Y93         FDCE (Hold_fdce_C_D)         0.092     2.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.209ns (8.673%)  route 2.201ns (91.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.566     0.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/Q
                         net (fo=6, routed)           2.201     2.930    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[9]
    SLICE_X41Y96         LUT5 (Prop_lut5_I1_O)        0.045     2.975 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_i_1/O
                         net (fo=1, routed)           0.000     2.975    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mpf8v6
    SLICE_X41Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.287     2.715    
    SLICE_X41Y96         FDCE (Hold_fdce_C_D)         0.092     2.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Flazz6_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.186ns (7.700%)  route 2.230ns (92.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6_reg/Q
                         net (fo=3, routed)           2.230     2.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Twooz6
    SLICE_X32Y96         LUT5 (Prop_lut5_I1_O)        0.045     2.982 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_i_1/O
                         net (fo=1, routed)           0.000     2.982    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1h8v6
    SLICE_X32Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.092     2.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.749ns (24.301%)  route 5.448ns (75.699%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           1.020     5.971    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.274 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     6.274    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.991    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.749ns (24.955%)  route 5.260ns (75.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.831     5.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     6.085 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.085    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.749ns (25.733%)  route 5.048ns (74.267%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.619     5.570    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.873 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     5.873    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.749ns (25.750%)  route 5.043ns (74.250%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.615     5.566    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.869 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     5.869    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.988    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.749ns (25.754%)  route 5.042ns (74.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.614     5.565    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.868 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.749ns (26.201%)  route 4.926ns (73.799%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.498     5.449    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.303     5.752 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     5.752    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.389ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.986    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.389    

Slack (MET) :             13.392ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 1.749ns (26.822%)  route 4.772ns (73.178%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    -0.923    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.428     3.961    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.085 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.085    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.617 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.617    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.951 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=8, routed)           0.343     5.294    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.303     5.597 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     5.597    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.560    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.989    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 13.392    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    

Slack (MET) :             14.652ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.116ns (23.283%)  route 3.677ns (76.717%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.619    -0.915    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.193     0.796    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X66Y70         LUT5 (Prop_lut5_I0_O)        0.146     0.942 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.717     1.659    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I0_O)        0.328     1.987 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.971     2.958    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X66Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.082 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.796     3.878    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.560    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X65Y78         FDRE (Setup_fdre_C_R)       -0.429    18.530    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 14.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.377    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.084    -0.511    
    SLICE_X68Y73         FDRE (Hold_fdre_C_D)         0.075    -0.436    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.133    -0.322    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT3 (Prop_lut3_I1_O)        0.048    -0.274 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    uAHBVGA/uVGAInterface/addrh0[6]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.368    uAHBVGA/uVGAInterface/addrh_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uAHBVGA/uVGAInterface/HorzAddrCounter_n_7
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.131    -0.368    uAHBVGA/uVGAInterface/addrh_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.135    -0.320    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[2]
    SLICE_X66Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.275 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[4]
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y75         FDRE (Hold_fdre_C_D)         0.120    -0.379    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/Q
                         net (fo=12, routed)          0.137    -0.318    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[6]
    SLICE_X66Y74         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    uAHBVGA/uVGAInterface/addrh0[7]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.378    uAHBVGA/uVGAInterface/addrh_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.118    -0.310    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X67Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.495    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.091    -0.404    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.084    -0.493    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.372    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/Q
                         net (fo=10, routed)          0.162    -0.265    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[2]
    SLICE_X66Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.828    -0.830    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X66Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.084    -0.493    
    SLICE_X66Y69         FDRE (Hold_fdre_C_D)         0.121    -0.372    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.898%)  route 0.196ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/Q
                         net (fo=10, routed)          0.196    -0.259    uAHBVGA/uVGAInterface/HorzCount[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.064    -0.413    uAHBVGA/uVGAInterface/addrh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.799%)  route 0.187ns (47.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y75         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/Q
                         net (fo=14, routed)          0.187    -0.245    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[5]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.200    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.121    -0.356    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 3.089ns (55.165%)  route 2.511ns (44.835%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.469     6.964    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     7.261 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.261    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    18.195    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.195    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 10.934    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.089ns (55.668%)  route 2.460ns (44.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.419     6.914    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.211 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.211    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029    18.197    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 3.089ns (55.648%)  route 2.462ns (44.352%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.421     6.916    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.213 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.213    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.032    18.200    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.200    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.988ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.089ns (55.668%)  route 2.460ns (44.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.419     6.914    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.211 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.211    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 10.988    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 3.089ns (55.678%)  route 2.459ns (44.322%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.418     6.913    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.297     7.210 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.210    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.497    18.483    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.483    
                         clock uncertainty           -0.315    18.168    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.031    18.199    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.199    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.312ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 3.089ns (59.138%)  route 2.134ns (40.862%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.093     6.588    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.885 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     6.885    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.197    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                 11.312    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.089ns (59.683%)  route 2.087ns (40.317%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           1.045     6.541    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.838 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.838    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.032    18.198    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 3.089ns (63.030%)  route 1.812ns (36.970%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[3]
                         net (fo=1, routed)           1.041     5.157    uAHBVGA/uvga_console/ufont_rom/font_word[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.124     5.281 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7/O
                         net (fo=1, routed)           0.000     5.281    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_7_n_0
    SLICE_X62Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     5.495 r  uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5/O
                         net (fo=8, routed)           0.771     6.266    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_i_5_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.297     6.563 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.563    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.495    18.481    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    18.197    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             15.089ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.642ns (41.810%)  route 0.894ns (58.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y139        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y139        FDCE (Prop_fdce_C_Q)         0.518     2.137 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.894     3.031    sys_reset_req
    SLICE_X42Y134        LUT2 (Prop_lut2_I0_O)        0.124     3.155 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.155    reg_sys_rst_n_i_1_n_0
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.496    18.481    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.481    
                         clock uncertainty           -0.315    18.166    
    SLICE_X42Y134        FDCE (Setup_fdce_C_D)        0.077    18.243    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.243    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 15.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.556     0.556    uAHBVGA/CLK
    SLICE_X64Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[0]/Q
                         net (fo=1, routed)           0.086     0.782    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][0]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.827 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.827    uAHBVGA/uVGAInterface/cout_reg[0]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.091    -0.426    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.556     0.556    uAHBVGA/CLK
    SLICE_X64Y78         FDCE                                         r  uAHBVGA/r_text_back_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  uAHBVGA/r_text_back_color_reg[1]/Q
                         net (fo=1, routed)           0.137     0.834    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.879    uAHBVGA/uVGAInterface/cout_reg[1]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.142     0.840    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.885 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.885    uAHBVGA/uVGAInterface/cout_reg[3]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.479%)  route 0.168ns (47.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.168     0.866    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][4]
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    uAHBVGA/uVGAInterface/cout_reg[4]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.171%)  route 0.208ns (52.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X64Y79         FDCE                                         r  uAHBVGA/r_text_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_color_reg[2]/Q
                         net (fo=1, routed)           0.208     0.906    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[2]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    uAHBVGA/uVGAInterface/cout_reg[2]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.091    -0.427    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[6]/Q
                         net (fo=1, routed)           0.212     0.910    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][6]
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    uAHBVGA/uVGAInterface/cout_reg[6]_0
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y78         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.315    -0.517    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092    -0.425    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X64Y79         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.220     0.918    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[7]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.963    uAHBVGA/uVGAInterface/cout_reg[7]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.784%)  route 0.220ns (54.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.557     0.557    uAHBVGA/CLK
    SLICE_X65Y79         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  uAHBVGA/r_text_back_color_reg[5]/Q
                         net (fo=1, routed)           0.220     0.918    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][5]
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.963 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.963    uAHBVGA/uVGAInterface/cout_reg[5]_0
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y77         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.315    -0.518    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.092    -0.426    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.356%)  route 0.326ns (63.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y135        FDCE (Prop_fdce_C_Q)         0.141     0.701 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           0.326     1.026    lockup
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.045     1.071 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.071    reg_sys_rst_n_i_1_n_0
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.830    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.315    -0.515    
    SLICE_X42Y134        FDCE (Hold_fdce_C_D)         0.120    -0.395    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.207ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.472ns  (logic 0.642ns (6.131%)  route 9.830ns (93.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           5.232    29.555    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -29.555    
  -------------------------------------------------------------------
                         slack                                 11.207    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.134ns  (logic 0.642ns (6.335%)  route 9.492ns (93.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 41.635 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.894    29.217    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.635    41.635    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.635    
                         clock uncertainty           -0.308    41.327    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.761    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.944ns  (logic 1.767ns (17.770%)  route 8.177ns (82.230%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 41.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    19.077    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    19.533 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.165    21.698    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    21.822 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.822    uAHBVGA/uvga_image/ram_reg_0_0[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.372    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           2.164    24.870    uAHBVGA/uVGAInterface/img_x[5]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.303    25.173 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.847    29.020    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.548    41.548    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.548    
                         clock uncertainty           -0.308    41.240    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.674    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.674    
                         arrival time                         -29.020    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.874ns  (logic 0.642ns (6.502%)  route 9.232ns (93.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.600    24.201    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.325 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_29/O
                         net (fo=8, routed)           4.631    28.956    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.956    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.774ns  (logic 0.642ns (6.568%)  route 9.132ns (93.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.600    24.201    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.325 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_29/O
                         net (fo=8, routed)           4.532    28.857    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[2]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.737ns  (logic 0.642ns (6.593%)  route 9.095ns (93.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.497    28.820    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.820    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.796ns  (logic 0.642ns (6.554%)  route 9.154ns (93.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.556    28.879    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632    41.632    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.632    
                         clock uncertainty           -0.308    41.324    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.758    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.683ns  (logic 0.718ns (7.415%)  route 8.965ns (92.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           4.806    24.308    uAHBVGA/uVGAInterface/addrv_reg[8]_0[2]
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.299    24.607 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.159    28.767    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.767    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.995ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.606ns  (logic 1.767ns (18.395%)  route 7.839ns (81.605%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    19.077    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    19.533 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.165    21.698    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    21.822 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.822    uAHBVGA/uvga_image/ram_reg_0_0[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.372    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           2.164    24.870    uAHBVGA/uVGAInterface/img_x[5]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.303    25.173 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.509    28.682    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.308    41.243    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.677    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -28.682    
  -------------------------------------------------------------------
                         slack                                 11.995    

Slack (MET) :             12.098ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.580ns  (logic 0.718ns (7.494%)  route 8.862ns (92.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           4.806    24.308    uAHBVGA/uVGAInterface/addrv_reg[8]_0[2]
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.299    24.607 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.057    28.664    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.664    
  -------------------------------------------------------------------
                         slack                                 12.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.385ns (10.573%)  route 3.256ns (89.427%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.385    -1.137 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.256     2.119    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X62Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.610     1.610    uAHBVGA/uvga_console/CLK
    SLICE_X62Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.308     1.918    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.104     2.022    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.742%)  route 1.950ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.558    -0.591    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.950     1.501    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.128ns (5.930%)  route 2.031ns (94.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.031     1.567    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.307    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.367ns (9.431%)  route 3.524ns (90.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.491    -1.523    uAHBVGA/uVGAInterface/clk_50
    SLICE_X63Y75         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.156 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           3.524     2.368    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.611     1.611    uAHBVGA/uvga_console/CLK
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.308     1.919    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.180     2.099    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.273%)  route 2.062ns (91.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X63Y75         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.972     0.517    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[2]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.562 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.091     1.653    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.209ns (9.266%)  route 2.046ns (90.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.845     0.414    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[6]
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.459 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.201     1.660    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.141ns (6.157%)  route 2.149ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.558    -0.591    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.149     1.700    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.247ns (10.740%)  route 2.053ns (89.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/addrh_reg[8]/Q
                         net (fo=3, routed)           0.895     0.447    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[5]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.099     0.546 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_20/O
                         net (fo=1, routed)           1.158     1.704    uAHBVGA/uvga_console/uvideo_ram/addr_r[5]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.164ns (7.101%)  route 2.145ns (92.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.145     1.717    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.141ns (6.515%)  route 2.023ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.023     1.569    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.822     0.822    uAHBVGA/uvga_console/CLK
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.308     1.129    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.070     1.199    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.085ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.600ns  (logic 2.360ns (14.217%)  route 14.240ns (85.783%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.124    20.067 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.012    21.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.124    21.203 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_2/O
                         net (fo=1, routed)           0.846    22.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    22.173 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    22.173    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.029    41.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -22.173    
  -------------------------------------------------------------------
                         slack                                 19.085    

Slack (MET) :             19.102ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.586ns  (logic 2.360ns (14.229%)  route 14.226ns (85.771%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.124    20.067 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.176    21.243    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.124    21.367 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_2/O
                         net (fo=1, routed)           0.667    22.034    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.124    22.158 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000    22.158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X41Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X41Y93         FDCE (Setup_fdce_C_D)        0.031    41.260    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 19.102    

Slack (MET) :             19.121ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.612ns  (logic 2.588ns (15.579%)  route 14.024ns (84.421%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.207    22.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124    22.184 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000    22.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X38Y93         FDCE (Setup_fdce_C_D)        0.077    41.306    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         41.306    
                         arrival time                         -22.184    
  -------------------------------------------------------------------
                         slack                                 19.121    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.602ns  (logic 2.588ns (15.589%)  route 14.014ns (84.411%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.197    22.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124    22.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    22.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X38Y93         FDCE (Setup_fdce_C_D)        0.081    41.310    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.310    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 19.135    

Slack (MET) :             19.286ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 2.588ns (15.734%)  route 13.861ns (84.266%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.044    21.897    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.124    22.021 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000    22.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X38Y93         FDCE (Setup_fdce_C_D)        0.079    41.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -22.021    
  -------------------------------------------------------------------
                         slack                                 19.286    

Slack (MET) :             19.297ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.436ns  (logic 2.588ns (15.746%)  route 13.848ns (84.254%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.031    21.884    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I1_O)        0.124    22.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000    22.008    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.077    41.306    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         41.306    
                         arrival time                         -22.008    
  -------------------------------------------------------------------
                         slack                                 19.297    

Slack (MET) :             19.302ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.383ns  (logic 2.360ns (14.405%)  route 14.023ns (85.595%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.124    20.067 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.171    21.238    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.124    21.362 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_2/O
                         net (fo=1, routed)           0.469    21.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_2_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.124    21.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    21.955    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X41Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X41Y93         FDCE (Setup_fdce_C_D)        0.029    41.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -21.955    
  -------------------------------------------------------------------
                         slack                                 19.302    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.426ns  (logic 2.588ns (15.756%)  route 13.838ns (84.244%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.021    21.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X38Y95         LUT5 (Prop_lut5_I1_O)        0.124    21.998 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000    21.998    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.081    41.310    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         41.310    
                         arrival time                         -21.998    
  -------------------------------------------------------------------
                         slack                                 19.311    

Slack (MET) :             19.357ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.330ns  (logic 2.588ns (15.848%)  route 13.742ns (84.152%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    20.093 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.434    20.527    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.326    20.853 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.925    21.778    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    21.902 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_1/O
                         net (fo=1, routed)           0.000    21.902    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xph8v6
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X40Y95         FDCE (Setup_fdce_C_D)        0.031    41.260    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                 19.357    

Slack (MET) :             19.462ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.223ns  (logic 2.360ns (14.547%)  route 13.863ns (85.452%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.630     5.573    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     6.091 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          1.019     7.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X44Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.500     9.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.857 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.655    11.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.636 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.454    12.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X43Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.214 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          2.100    14.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.466 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34/O
                         net (fo=1, routed)           0.806    15.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_34_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.326    15.598 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.706    16.304    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I2_O)        0.124    16.428 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.799    17.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.351 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.474    17.825    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           1.004    18.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.867    19.943    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.124    20.067 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          0.806    20.873    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2/O
                         net (fo=1, routed)           0.674    21.671    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I0_O)        0.124    21.795 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000    21.795    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X40Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.515    41.515    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.287    41.229    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.029    41.258    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -21.795    
  -------------------------------------------------------------------
                         slack                                 19.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6_reg/Q
                         net (fo=3, routed)           0.071     2.026    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Holzz6
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.071 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_i_1/O
                         net (fo=1, routed)           0.000     2.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xjg8v6
    SLICE_X40Y99         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.839     0.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y99         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.287     1.125    
    SLICE_X40Y99         FDPE (Hold_fdpe_C_D)         0.092     1.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.840%)  route 0.136ns (42.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/Q
                         net (fo=4, routed)           0.136     2.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6
    SLICE_X38Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000     2.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.838     0.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X38Y95         FDCE (Hold_fdce_C_D)         0.121     1.245    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.164     1.977 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/Q
                         net (fo=2, routed)           0.094     2.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.116    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qjg8v6
    SLICE_X39Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.091     1.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.464%)  route 0.169ns (47.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/Q
                         net (fo=4, routed)           0.169     2.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6
    SLICE_X38Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.170 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000     2.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.838     0.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.120     1.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.893%)  route 0.117ns (34.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.128     1.943 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/Q
                         net (fo=3, routed)           0.117     2.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6
    SLICE_X40Y99         LUT5 (Prop_lut5_I2_O)        0.098     2.158 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_i_1/O
                         net (fo=1, routed)           0.000     2.158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ekg8v6
    SLICE_X40Y99         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.839     0.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y99         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.287     1.125    
    SLICE_X40Y99         FDPE (Hold_fdpe_C_D)         0.091     1.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.889%)  route 0.180ns (56.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/Q
                         net (fo=2, routed)           0.180     2.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/CDBGPWRUPACK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.839     0.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.287     1.125    
    SLICE_X35Y94         FDCE (Hold_fdce_C_D)         0.071     1.196    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.641%)  route 0.182ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.182     2.140    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X29Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.840     0.840    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X29Y95         FDCE (Hold_fdce_C_D)         0.070     1.196    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.708%)  route 0.147ns (41.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.164     1.977 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/Q
                         net (fo=3, routed)           0.147     2.124    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.169    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.092     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.628%)  route 0.189ns (50.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/Q
                         net (fo=4, routed)           0.189     2.143    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.188 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000     2.188    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.838     0.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X40Y95         FDCE (Hold_fdce_C_D)         0.091     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.538%)  route 0.222ns (54.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/Q
                         net (fo=4, routed)           0.222     2.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6
    SLICE_X38Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.224 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000     2.224    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.838     0.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X38Y95         FDCE (Hold_fdce_C_D)         0.120     1.244    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.208ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.472ns  (logic 0.642ns (6.131%)  route 9.830ns (93.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           5.232    29.555    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -29.555    
  -------------------------------------------------------------------
                         slack                                 11.208    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.134ns  (logic 0.642ns (6.335%)  route 9.492ns (93.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 41.635 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.894    29.217    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.635    41.635    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.635    
                         clock uncertainty           -0.307    41.328    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.944ns  (logic 1.767ns (17.770%)  route 8.177ns (82.230%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 41.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    19.077    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    19.533 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.165    21.698    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    21.822 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.822    uAHBVGA/uvga_image/ram_reg_0_0[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.372    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           2.164    24.870    uAHBVGA/uVGAInterface/img_x[5]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.303    25.173 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.847    29.020    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.548    41.548    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.548    
                         clock uncertainty           -0.307    41.241    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.675    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -29.020    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.874ns  (logic 0.642ns (6.502%)  route 9.232ns (93.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.600    24.201    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.325 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_29/O
                         net (fo=8, routed)           4.631    28.956    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.956    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.774ns  (logic 0.642ns (6.568%)  route 9.132ns (93.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.600    24.201    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.325 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_29/O
                         net (fo=8, routed)           4.532    28.857    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[2]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.857    
  -------------------------------------------------------------------
                         slack                                 11.822    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.737ns  (logic 0.642ns (6.593%)  route 9.095ns (93.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.497    28.820    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.820    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.796ns  (logic 0.642ns (6.554%)  route 9.154ns (93.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 19.083 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    19.083    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518    19.601 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           4.598    24.199    uAHBVGA/uVGAInterface/addrv_reg[8]_0[3]
    SLICE_X67Y69         LUT6 (Prop_lut6_I3_O)        0.124    24.323 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_30/O
                         net (fo=8, routed)           4.556    28.879    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[1]
    RAMB36_X2Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632    41.632    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.632    
                         clock uncertainty           -0.307    41.325    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.759    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.683ns  (logic 0.718ns (7.415%)  route 8.965ns (92.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           4.806    24.308    uAHBVGA/uVGAInterface/addrv_reg[8]_0[2]
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.299    24.607 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.159    28.767    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.767    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             11.995ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.606ns  (logic 1.767ns (18.395%)  route 7.839ns (81.605%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.611    19.077    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.456    19.533 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.165    21.698    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    21.822 r  uAHBVGA/uVGAInterface/img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    21.822    uAHBVGA/uvga_image/ram_reg_0_0[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.372    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.706 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           2.164    24.870    uAHBVGA/uVGAInterface/img_x[5]
    SLICE_X64Y73         LUT5 (Prop_lut5_I4_O)        0.303    25.173 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.509    28.682    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[14]
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.307    41.244    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.682    
  -------------------------------------------------------------------
                         slack                                 11.995    

Slack (MET) :             12.098ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.580ns  (logic 0.718ns (7.494%)  route 8.862ns (92.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           4.806    24.308    uAHBVGA/uVGAInterface/addrv_reg[8]_0[2]
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.299    24.607 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.057    28.664    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.664    
  -------------------------------------------------------------------
                         slack                                 12.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.385ns (10.573%)  route 3.256ns (89.427%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    -1.522    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.385    -1.137 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           3.256     2.119    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X62Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.610     1.610    uAHBVGA/uvga_console/CLK
    SLICE_X62Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.307     1.918    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.104     2.022    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.742%)  route 1.950ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.558    -0.591    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.950     1.501    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.128ns (5.930%)  route 2.031ns (94.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.031     1.567    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.306    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.367ns (9.431%)  route 3.524ns (90.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.491    -1.523    uAHBVGA/uVGAInterface/clk_50
    SLICE_X63Y75         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.367    -1.156 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           3.524     2.368    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.611     1.611    uAHBVGA/uvga_console/CLK
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.307     1.919    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.180     2.099    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.273%)  route 2.062ns (91.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X63Y75         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.972     0.517    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[2]
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.045     0.562 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.091     1.653    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.209ns (9.266%)  route 2.046ns (90.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.845     0.414    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[6]
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.459 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.201     1.660    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.141ns (6.157%)  route 2.149ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.558    -0.591    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           2.149     1.700    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.247ns (10.740%)  route 2.053ns (89.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/addrh_reg[8]/Q
                         net (fo=3, routed)           0.895     0.447    uAHBVGA/uvga_console/uvideo_ram/ram_reg_5[5]
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.099     0.546 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_20/O
                         net (fo=1, routed)           1.158     1.704    uAHBVGA/uvga_console/uvideo_ram/addr_r[5]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/CLK
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.164ns (7.101%)  route 2.145ns (92.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.145     1.717    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/CLK
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.141ns (6.515%)  route 2.023ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/clk_50
    SLICE_X65Y74         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.023     1.569    uAHBVGA/uvga_console/ram_reg_1[1]
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.822     0.822    uAHBVGA/uvga_console/CLK
    SLICE_X65Y75         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.307     1.129    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.070     1.199    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       28.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.977ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uwc917_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.536ns  (logic 0.580ns (5.505%)  route 9.956ns (94.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 41.678 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         8.211    12.168    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X39Y157        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uwc917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.678    41.678    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X39Y157        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uwc917_reg/C
                         clock pessimism              0.007    41.685    
                         clock uncertainty           -0.135    41.550    
    SLICE_X39Y157        FDCE (Recov_fdce_C_CLR)     -0.405    41.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uwc917_reg
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                 28.977    

Slack (MET) :             29.007ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 0.580ns (5.474%)  route 10.015ns (94.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         8.270    12.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X34Y155        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y155        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg/C
                         clock pessimism              0.007    41.688    
                         clock uncertainty           -0.135    41.553    
    SLICE_X34Y155        FDCE (Recov_fdce_C_CLR)     -0.319    41.234    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiss07_reg
  -------------------------------------------------------------------
                         required time                         41.234    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                 29.007    

Slack (MET) :             29.068ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7ss07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.448ns  (logic 0.580ns (5.551%)  route 9.868ns (94.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         8.122    12.080    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X35Y156        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7ss07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y156        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7ss07_reg/C
                         clock pessimism              0.007    41.688    
                         clock uncertainty           -0.135    41.553    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    41.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7ss07_reg
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                 29.068    

Slack (MET) :             29.068ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ul3nz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.448ns  (logic 0.580ns (5.551%)  route 9.868ns (94.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         8.122    12.080    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X35Y156        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ul3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y156        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ul3nz6_reg/C
                         clock pessimism              0.007    41.688    
                         clock uncertainty           -0.135    41.553    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    41.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ul3nz6_reg
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                 29.068    

Slack (MET) :             29.242ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fiwnz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 0.580ns (5.646%)  route 9.693ns (94.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.947    11.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X35Y160        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fiwnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.679    41.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y160        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fiwnz6_reg/C
                         clock pessimism              0.007    41.686    
                         clock uncertainty           -0.135    41.551    
    SLICE_X35Y160        FDCE (Recov_fdce_C_CLR)     -0.405    41.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fiwnz6_reg
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                 29.242    

Slack (MET) :             29.242ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkqh07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 0.580ns (5.646%)  route 9.693ns (94.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.947    11.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X35Y160        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkqh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.679    41.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y160        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkqh07_reg/C
                         clock pessimism              0.007    41.686    
                         clock uncertainty           -0.135    41.551    
    SLICE_X35Y160        FDCE (Recov_fdce_C_CLR)     -0.405    41.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkqh07_reg
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                 29.242    

Slack (MET) :             29.275ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kzss07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 0.580ns (5.664%)  route 9.660ns (94.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.914    11.872    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X32Y160        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kzss07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.680    41.680    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y160        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kzss07_reg/C
                         clock pessimism              0.007    41.687    
                         clock uncertainty           -0.135    41.552    
    SLICE_X32Y160        FDCE (Recov_fdce_C_CLR)     -0.405    41.147    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kzss07_reg
  -------------------------------------------------------------------
                         required time                         41.147    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                 29.275    

Slack (MET) :             29.280ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pwoh07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 0.580ns (5.667%)  route 9.655ns (94.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 41.680 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.910    11.867    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X33Y160        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pwoh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.680    41.680    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X33Y160        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pwoh07_reg/C
                         clock pessimism              0.007    41.687    
                         clock uncertainty           -0.135    41.552    
    SLICE_X33Y160        FDCE (Recov_fdce_C_CLR)     -0.405    41.147    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pwoh07_reg
  -------------------------------------------------------------------
                         required time                         41.147    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 29.280    

Slack (MET) :             29.328ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zfwnz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 0.580ns (5.646%)  route 9.693ns (94.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.947    11.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X34Y160        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zfwnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.679    41.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X34Y160        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zfwnz6_reg/C
                         clock pessimism              0.007    41.686    
                         clock uncertainty           -0.135    41.551    
    SLICE_X34Y160        FDCE (Recov_fdce_C_CLR)     -0.319    41.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zfwnz6_reg
  -------------------------------------------------------------------
                         required time                         41.232    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                 29.328    

Slack (MET) :             29.413ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wyoh07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.580ns (5.742%)  route 9.521ns (94.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 41.679 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.632     1.632    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y106        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.456     2.088 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.746     3.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X15Y136        LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.776    11.733    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X35Y159        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wyoh07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.679    41.679    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y159        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wyoh07_reg/C
                         clock pessimism              0.007    41.686    
                         clock uncertainty           -0.135    41.551    
    SLICE_X35Y159        FDCE (Recov_fdce_C_CLR)     -0.405    41.146    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wyoh07_reg
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                 29.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ncdnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.137%)  route 0.899ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.399     1.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X34Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.145 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2/O
                         net (fo=124, routed)         0.500     1.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2_n_0
    SLICE_X42Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ncdnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.922     0.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ncdnz6_reg/C
                         clock pessimism             -0.005     0.917    
    SLICE_X42Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ncdnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ridnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.137%)  route 0.899ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.399     1.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X34Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.145 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2/O
                         net (fo=124, routed)         0.500     1.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2_n_0
    SLICE_X42Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ridnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.922     0.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ridnz6_reg/C
                         clock pessimism             -0.005     0.917    
    SLICE_X42Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ridnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xncnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.137%)  route 0.899ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.399     1.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X34Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.145 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2/O
                         net (fo=124, routed)         0.500     1.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sj3107_i_2_n_0
    SLICE_X42Y150        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xncnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.922     0.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xncnz6_reg/C
                         clock pessimism             -0.005     0.917    
    SLICE_X42Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xncnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plboz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.227ns (29.939%)  route 0.531ns (70.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.650     0.650    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X29Y156        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y156        FDPE (Prop_fdpe_C_Q)         0.128     0.778 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbd917_reg/Q
                         net (fo=18, routed)          0.295     1.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbd917
    SLICE_X42Y157        LUT3 (Prop_lut3_I1_O)        0.099     1.172 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qbrg07_i_2/O
                         net (fo=124, routed)         0.236     1.408    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qbrg07_i_2_n_0
    SLICE_X46Y159        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plboz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.918     0.918    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X46Y159        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plboz6_reg/C
                         clock pessimism             -0.238     0.680    
    SLICE_X46Y159        FDCE (Remov_fdce_C_CLR)     -0.067     0.613    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plboz6_reg
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Myt917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.646     0.646    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X24Y166        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDCE (Prop_fdce_C_Q)         0.141     0.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.285     1.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X24Y166        LUT1 (Prop_lut1_I0_O)        0.045     1.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.268     1.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X25Y162        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Myt917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.923     0.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X25Y162        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Myt917_reg/C
                         clock pessimism             -0.260     0.663    
    SLICE_X25Y162        FDCE (Remov_fdce_C_CLR)     -0.092     0.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Myt917_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9w917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.646     0.646    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X24Y166        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDCE (Prop_fdce_C_Q)         0.141     0.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.285     1.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X24Y166        LUT1 (Prop_lut1_I0_O)        0.045     1.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.268     1.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X25Y162        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9w917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.923     0.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X25Y162        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9w917_reg/C
                         clock pessimism             -0.260     0.663    
    SLICE_X25Y162        FDCE (Remov_fdce_C_CLR)     -0.092     0.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X9w917_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykw917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.646     0.646    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X24Y166        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDCE (Prop_fdce_C_Q)         0.141     0.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.285     1.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X24Y166        LUT1 (Prop_lut1_I0_O)        0.045     1.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.268     1.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X25Y162        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykw917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.923     0.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X25Y162        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykw917_reg/C
                         clock pessimism             -0.260     0.663    
    SLICE_X25Y162        FDCE (Remov_fdce_C_CLR)     -0.092     0.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykw917_reg
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bf3nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.119%)  route 0.554ns (74.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.372     1.072    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X36Y137        LUT3 (Prop_lut3_I2_O)        0.045     1.117 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_2/O
                         net (fo=127, routed)         0.183     1.300    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_2_n_0
    SLICE_X40Y137        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bf3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.832     0.832    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bf3nz6_reg/C
                         clock pessimism             -0.256     0.576    
    SLICE_X40Y137        FDCE (Remov_fdce_C_CLR)     -0.092     0.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bf3nz6_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.678%)  route 0.600ns (76.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.371     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X36Y137        LUT3 (Prop_lut3_I2_O)        0.045     1.116 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2/O
                         net (fo=123, routed)         0.229     1.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2_n_0
    SLICE_X42Y137        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.829     0.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism             -0.234     0.596    
    SLICE_X42Y137        FDCE (Remov_fdce_C_CLR)     -0.067     0.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.678%)  route 0.600ns (76.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.560     0.560    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.371     1.071    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X36Y137        LUT3 (Prop_lut3_I2_O)        0.045     1.116 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2/O
                         net (fo=123, routed)         0.229     1.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qdjnz6_i_2_n_0
    SLICE_X42Y137        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.829     0.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X42Y137        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism             -0.234     0.596    
    SLICE_X42Y137        FDCE (Remov_fdce_C_CLR)     -0.067     0.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.457ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.457    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.142ns  (logic 0.642ns (6.330%)  route 9.500ns (93.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.424    29.222    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X70Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X70Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.202    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.222    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.755ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.963ns  (logic 0.642ns (6.444%)  route 9.321ns (93.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.245    29.043    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X71Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                 11.755    

Slack (MET) :             11.755ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.963ns  (logic 0.642ns (6.444%)  route 9.321ns (93.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.245    29.043    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X71Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                 11.755    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X71Y97         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[11]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X71Y97         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.989ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X70Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X70Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.308    41.203    
    SLICE_X70Y97         FDCE (Recov_fdce_C_CLR)     -0.319    40.884    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.209ns (10.262%)  route 1.828ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          0.772     0.347    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X39Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.392 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.056     1.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X39Y134        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X39Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.209ns (10.262%)  route 1.828ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          0.772     0.347    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X39Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.392 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.056     1.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X39Y134        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.308     1.137    
    SLICE_X39Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_y_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_y_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[0]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.308     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[1]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.308     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[2]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.308     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[3]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.308     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.458ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.458    

Slack (MET) :             11.458ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.458    

Slack (MET) :             11.458ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[7]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.458    

Slack (MET) :             11.458ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.261ns  (logic 0.642ns (6.257%)  route 9.619ns (93.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.543    29.340    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X69Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X69Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X69Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.340    
  -------------------------------------------------------------------
                         slack                                 11.458    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.142ns  (logic 0.642ns (6.330%)  route 9.500ns (93.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.424    29.222    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X70Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.509    41.509    uAHB2ROM/CLK
    SLICE_X70Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[2]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.202    
    SLICE_X70Y95         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2ROM/APhase_HWADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.222    
  -------------------------------------------------------------------
                         slack                                 11.661    

Slack (MET) :             11.756ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.963ns  (logic 0.642ns (6.444%)  route 9.321ns (93.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.245    29.043    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X71Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                 11.756    

Slack (MET) :             11.756ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.963ns  (logic 0.642ns (6.444%)  route 9.321ns (93.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.245    29.043    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y98         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y98         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X71Y98         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -29.043    
  -------------------------------------------------------------------
                         slack                                 11.756    

Slack (MET) :             11.904ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X71Y97         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.904ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X71Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X71Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[11]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X71Y97         FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.815ns  (logic 0.642ns (6.541%)  route 9.173ns (93.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 19.079 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.079    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.518    19.597 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          4.076    23.673    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.797 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         5.097    28.894    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X70Y97         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        1.510    41.510    uAHB2ROM/CLK
    SLICE_X70Y97         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.307    41.203    
    SLICE_X70Y97         FDCE (Recov_fdce_C_CLR)     -0.319    40.884    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                         -28.894    
  -------------------------------------------------------------------
                         slack                                 11.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.209ns (10.262%)  route 1.828ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          0.772     0.347    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X39Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.392 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.056     1.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X39Y134        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X39Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.209ns (10.262%)  route 1.828ns (89.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          0.772     0.347    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X39Y134        LUT1 (Prop_lut1_I0_O)        0.045     0.392 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.056     1.448    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X39Y134        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X39Y134        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.307     1.137    
    SLICE_X39Y134        FDCE (Remov_fdce_C_CLR)     -0.092     1.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_x_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_cursor_y_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.209ns (9.018%)  route 2.109ns (90.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.441     1.729    uAHBVGA/address_reg_reg[14]
    SLICE_X56Y77         FDCE                                         f  uAHBVGA/r_cursor_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.820     0.820    uAHBVGA/CLK
    SLICE_X56Y77         FDCE                                         r  uAHBVGA/r_cursor_y_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.127    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.060    uAHBVGA/r_cursor_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[0]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.307     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[1]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.307     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[2]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.307     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/cur_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.209ns (8.449%)  route 2.265ns (91.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.560    -0.588    clk_50
    SLICE_X42Y134        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  reg_sys_rst_n_reg/Q
                         net (fo=18, routed)          1.667     1.243    uAHBUART/uUART_TX/Q
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.288 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=226, routed)         0.598     1.885    uAHBVGA/uvga_console/cur_y_reg_reg[0]_0
    SLICE_X56Y75         FDCE                                         f  uAHBVGA/uvga_console/cur_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5457, routed)        0.817     0.817    uAHBVGA/uvga_console/CLK
    SLICE_X56Y75         FDCE                                         r  uAHBVGA/uvga_console/cur_y_reg_reg[3]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.307     1.124    
    SLICE_X56Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.057    uAHBVGA/uvga_console/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.522ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.580ns (28.374%)  route 1.464ns (71.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.894     6.932    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.056 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.570     7.627    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X30Y94         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    25.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X30Y94         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.540    
                         clock uncertainty           -0.035    25.504    
    SLICE_X30Y94         FDPE (Recov_fdpe_C_PRE)     -0.356    25.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.148    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 17.522    

Slack (MET) :             17.564ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.580ns (28.374%)  route 1.464ns (71.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 25.058 - 20.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.894     6.932    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.056 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.570     7.627    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X30Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    25.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.540    
                         clock uncertainty           -0.035    25.504    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.314    25.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.190    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 17.564    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.580ns (12.476%)  route 4.069ns (87.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.688     6.727    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.851 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.381    10.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X37Y99         FDCE (Recov_fdce_C_CLR)     -0.405    45.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_reg
  -------------------------------------------------------------------
                         required time                         45.099    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.580ns (12.476%)  route 4.069ns (87.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.688     6.727    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.851 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.381    10.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X37Y99         FDCE (Recov_fdce_C_CLR)     -0.405    45.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg
  -------------------------------------------------------------------
                         required time                         45.099    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.580ns (12.476%)  route 4.069ns (87.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.688     6.727    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.851 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.381    10.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X37Y99         FDCE (Recov_fdce_C_CLR)     -0.405    45.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg
  -------------------------------------------------------------------
                         required time                         45.099    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.580ns (12.476%)  route 4.069ns (87.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.688     6.727    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.851 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.381    10.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X37Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X37Y99         FDCE (Recov_fdce_C_CLR)     -0.405    45.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg
  -------------------------------------------------------------------
                         required time                         45.099    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.580ns (13.064%)  route 3.860ns (86.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 45.046 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.689     6.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          3.170    10.022    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X38Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.506    45.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
                         clock pessimism              0.402    45.448    
                         clock uncertainty           -0.035    45.412    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.319    45.093    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.580ns (13.064%)  route 3.860ns (86.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 45.046 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.689     6.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          3.170    10.022    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X38Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.506    45.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/C
                         clock pessimism              0.402    45.448    
                         clock uncertainty           -0.035    45.412    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.319    45.093    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.580ns (13.064%)  route 3.860ns (86.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 45.046 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.689     6.728    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          3.170    10.022    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X38Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.506    45.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg/C
                         clock pessimism              0.402    45.448    
                         clock uncertainty           -0.035    45.412    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.319    45.093    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M2foz6_reg
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.257ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.376%)  route 3.756ns (86.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 45.049 - 40.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.640     5.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.456     6.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.688     6.727    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.851 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.068     9.919    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X46Y90         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.508    45.049    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y90         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                         clock pessimism              0.482    45.531    
                         clock uncertainty           -0.035    45.495    
    SLICE_X46Y90         FDCE (Recov_fdce_C_CLR)     -0.319    45.176    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg
  -------------------------------------------------------------------
                         required time                         45.176    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 35.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.133%)  route 0.375ns (66.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.179     2.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.183 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.196     2.379    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X33Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/C
                         clock pessimism             -0.577     1.854    
    SLICE_X33Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.248%)  route 0.614ns (76.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.362     2.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X35Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.993    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.718%)  route 0.670ns (78.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.179     2.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.183 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.491     2.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X41Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U6poz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H7szz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.362%)  route 0.447ns (70.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.195     2.451    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X33Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H7szz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H7szz6_reg/C
                         clock pessimism             -0.577     1.854    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H7szz6_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wbpoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.362%)  route 0.447ns (70.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.195     2.451    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X33Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wbpoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wbpoz6_reg/C
                         clock pessimism             -0.577     1.854    
    SLICE_X33Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wbpoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.047%)  route 0.477ns (71.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.225     2.481    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X31Y95         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg/C
                         clock pessimism             -0.577     1.854    
    SLICE_X31Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ligoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xosoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.946%)  route 0.480ns (72.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          0.227     2.483    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X33Y92         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xosoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y92         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xosoz6_reg/C
                         clock pessimism             -0.577     1.853    
    SLICE_X33Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xosoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vycoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.356%)  route 0.520ns (73.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.252     2.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.256 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.268     2.523    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X30Y91         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vycoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y91         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vycoz6_reg/C
                         clock pessimism             -0.577     1.853    
    SLICE_X30Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.786    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vycoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.270%)  route 0.522ns (73.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.179     2.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.183 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.343     2.526    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X42Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.270%)  route 0.522ns (73.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.179     2.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X28Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.183 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.343     2.526    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X42Y93         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/C
                         clock pessimism             -0.577     1.850    
    SLICE_X42Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.743    





