<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Apr 27 15:34:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            496 items scored, 0 timing errors detected.
Report:  343.997MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_2' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_3' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_4' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_8' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_9' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_10' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_11' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_12' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_13' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_14' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_18' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_19' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_20' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_21' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_22' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_23' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_24' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_25' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_26' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_27' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_28' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_29' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_30' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_31' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_32' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_33' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_34' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_35' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_36' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_37' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_38' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_39' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_40' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_41' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_42' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_43' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_44' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_45' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_46' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_47' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_48' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_49' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_50' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_51' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_52' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_53' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_54' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_55' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_56' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_57' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_58' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_59' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_60' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_61' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_62' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_63' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_64' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_65' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_66' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_67' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_68' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_69' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_70' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_71' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_72' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_73' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_74' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_75' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_76' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_77' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_78' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_79' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_80' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_81' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_82' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_83' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_84' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_85' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_86' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_87' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_88' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_89' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_90' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_91' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_92' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_93' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_94' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_95' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_96' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_97' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_98' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_99' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_100' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_101' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_102' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_103' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_104' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_105' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_106' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_107' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_108' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_109' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_110' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_111' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_112' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_113' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_114' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_115' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_116' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_117' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_118' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_119' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_120' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_121' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_122' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_123' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_124' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_125' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_126' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_127' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_128' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_129' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_130' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_131' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_132' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_133' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_134' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_135' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_136' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_137' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_138' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_139' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_140' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_141' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_142' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_143' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_144' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_145' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_146' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_147' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_148' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_149' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_150' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_151' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_152' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_153' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_154' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_155' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_156' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_157' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_158' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_159' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_160' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_161' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_162' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_163' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_164' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_165' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_166' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_167' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_168' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_169' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_170' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_171' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_172' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_173' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_174' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_175' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_176' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_177' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_178' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_179' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_180' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_181' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_182' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_183' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_184' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_185' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_186' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_187' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_188' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_189' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_190' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_191' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_192' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_193' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_194' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_195' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_196' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_197' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_198' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_199' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_200' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_201' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_202' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_203' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_204' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_205' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_206' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_207' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_208' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_209' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_210' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_211' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_212' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_213' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_214' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_215' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_216' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_217' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_218' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_219' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_220' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_221' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_222' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_223' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_224' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_225' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_226' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_227' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_228' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_229' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_230' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_231' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_232' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_233' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_234' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_235' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_236' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_237' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_238' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_239' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_0_240' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_241' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_242' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_243' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_244' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_245' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_246' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_247' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_0_248' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            1 item scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            496 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 17.093ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[30]  (to ipClk_c +)

   Delay:               2.830ns  (74.0% logic, 26.0% route), 16 logic levels.

 Constraint Details:

      2.830ns physical path delay SLICE_15 to SLICE_1 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.093ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOFCO_D  ---     0.067    R25C18C.FCI to    R25C18C.FCO SLICE_2
ROUTE         1     0.000    R25C18C.FCO to    R25C19A.FCI Count_cry[28]
FCITOF1_DE  ---     0.310    R25C19A.FCI to     R25C19A.F1 SLICE_1
ROUTE         1     0.000     R25C19A.F1 to    R25C19A.DI1 Count_s[30] (to ipClk_c)
                  --------
                    2.830   (74.0% logic, 26.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[28]  (to ipClk_c +)

   Delay:               2.763ns  (73.4% logic, 26.6% route), 15 logic levels.

 Constraint Details:

      2.763ns physical path delay SLICE_15 to SLICE_2 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.160ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOF1_DE  ---     0.310    R25C18C.FCI to     R25C18C.F1 SLICE_2
ROUTE         1     0.000     R25C18C.F1 to    R25C18C.DI1 Count_s[28] (to ipClk_c)
                  --------
                    2.763   (73.4% logic, 26.6% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[29]  (to ipClk_c +)

   Delay:               2.760ns  (73.3% logic, 26.7% route), 16 logic levels.

 Constraint Details:

      2.760ns physical path delay SLICE_15 to SLICE_1 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.163ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOFCO_D  ---     0.067    R25C18C.FCI to    R25C18C.FCO SLICE_2
ROUTE         1     0.000    R25C18C.FCO to    R25C19A.FCI Count_cry[28]
FCITOF0_DE  ---     0.240    R25C19A.FCI to     R25C19A.F0 SLICE_1
ROUTE         1     0.000     R25C19A.F0 to    R25C19A.DI0 Count_s[29] (to ipClk_c)
                  --------
                    2.760   (73.3% logic, 26.7% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[5]  (from ipClk_c +)
   Destination:    FF         Data in        Count[30]  (to ipClk_c +)

   Delay:               2.696ns  (72.7% logic, 27.3% route), 14 logic levels.

 Constraint Details:

      2.696ns physical path delay SLICE_13 to SLICE_1 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.227ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C15A.CLK to     R25C15A.Q0 SLICE_13 (from ipClk_c)
ROUTE         1     0.736     R25C15A.Q0 to     R25C15A.B0 Count[5]
C0TOFCO_DE  ---     0.550     R25C15A.B0 to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOFCO_D  ---     0.067    R25C18C.FCI to    R25C18C.FCO SLICE_2
ROUTE         1     0.000    R25C18C.FCO to    R25C19A.FCI Count_cry[28]
FCITOF1_DE  ---     0.310    R25C19A.FCI to     R25C19A.F1 SLICE_1
ROUTE         1     0.000     R25C19A.F1 to    R25C19A.DI1 Count_s[30] (to ipClk_c)
                  --------
                    2.696   (72.7% logic, 27.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[26]  (to ipClk_c +)

   Delay:               2.696ns  (72.7% logic, 27.3% route), 14 logic levels.

 Constraint Details:

      2.696ns physical path delay SLICE_15 to SLICE_3 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.227ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOF1_DE  ---     0.310    R25C18B.FCI to     R25C18B.F1 SLICE_3
ROUTE         1     0.000     R25C18B.F1 to    R25C18B.DI1 Count_s[26] (to ipClk_c)
                  --------
                    2.696   (72.7% logic, 27.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[27]  (to ipClk_c +)

   Delay:               2.693ns  (72.7% logic, 27.3% route), 15 logic levels.

 Constraint Details:

      2.693ns physical path delay SLICE_15 to SLICE_2 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.230ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOF0_DE  ---     0.240    R25C18C.FCI to     R25C18C.F0 SLICE_2
ROUTE         1     0.000     R25C18C.F0 to    R25C18C.DI0 Count_s[27] (to ipClk_c)
                  --------
                    2.693   (72.7% logic, 27.3% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[3]  (from ipClk_c +)
   Destination:    FF         Data in        Count[30]  (to ipClk_c +)

   Delay:               2.678ns  (75.7% logic, 24.3% route), 15 logic levels.

 Constraint Details:

      2.678ns physical path delay SLICE_14 to SLICE_1 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.245ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14C.CLK to     R25C14C.Q0 SLICE_14 (from ipClk_c)
ROUTE         1     0.651     R25C14C.Q0 to     R25C14C.A0 Count[3]
C0TOFCO_DE  ---     0.550     R25C14C.A0 to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOFCO_D  ---     0.067    R25C18C.FCI to    R25C18C.FCO SLICE_2
ROUTE         1     0.000    R25C18C.FCO to    R25C19A.FCI Count_cry[28]
FCITOF1_DE  ---     0.310    R25C19A.FCI to     R25C19A.F1 SLICE_1
ROUTE         1     0.000     R25C19A.F1 to    R25C19A.DI1 Count_s[30] (to ipClk_c)
                  --------
                    2.678   (75.7% logic, 24.3% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[7]  (from ipClk_c +)
   Destination:    FF         Data in        Count[30]  (to ipClk_c +)

   Delay:               2.629ns  (72.0% logic, 28.0% route), 13 logic levels.

 Constraint Details:

      2.629ns physical path delay SLICE_12 to SLICE_1 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.294ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C15B.CLK to     R25C15B.Q0 SLICE_12 (from ipClk_c)
ROUTE         1     0.736     R25C15B.Q0 to     R25C15B.B0 Count[7]
C0TOFCO_DE  ---     0.550     R25C15B.B0 to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOFCO_D  ---     0.067    R25C18C.FCI to    R25C18C.FCO SLICE_2
ROUTE         1     0.000    R25C18C.FCO to    R25C19A.FCI Count_cry[28]
FCITOF1_DE  ---     0.310    R25C19A.FCI to     R25C19A.F1 SLICE_1
ROUTE         1     0.000     R25C19A.F1 to    R25C19A.DI1 Count_s[30] (to ipClk_c)
                  --------
                    2.629   (72.0% logic, 28.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[5]  (from ipClk_c +)
   Destination:    FF         Data in        Count[28]  (to ipClk_c +)

   Delay:               2.629ns  (72.0% logic, 28.0% route), 13 logic levels.

 Constraint Details:

      2.629ns physical path delay SLICE_13 to SLICE_2 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.294ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C15A.CLK to     R25C15A.Q0 SLICE_13 (from ipClk_c)
ROUTE         1     0.736     R25C15A.Q0 to     R25C15A.B0 Count[5]
C0TOFCO_DE  ---     0.550     R25C15A.B0 to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOFCO_D  ---     0.067    R25C18A.FCI to    R25C18A.FCO SLICE_4
ROUTE         1     0.000    R25C18A.FCO to    R25C18B.FCI Count_cry[24]
FCITOFCO_D  ---     0.067    R25C18B.FCI to    R25C18B.FCO SLICE_3
ROUTE         1     0.000    R25C18B.FCO to    R25C18C.FCI Count_cry[26]
FCITOF1_DE  ---     0.310    R25C18C.FCI to     R25C18C.F1 SLICE_2
ROUTE         1     0.000     R25C18C.F1 to    R25C18C.DI1 Count_s[28] (to ipClk_c)
                  --------
                    2.629   (72.0% logic, 28.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[1]  (from ipClk_c +)
   Destination:    FF         Data in        Count[24]  (to ipClk_c +)

   Delay:               2.629ns  (72.0% logic, 28.0% route), 13 logic levels.

 Constraint Details:

      2.629ns physical path delay SLICE_15 to SLICE_4 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 17.294ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14B.CLK to     R25C14B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.736     R25C14B.Q0 to     R25C14B.B0 Count[1]
C0TOFCO_DE  ---     0.550     R25C14B.B0 to    R25C14B.FCO SLICE_15
ROUTE         1     0.000    R25C14B.FCO to    R25C14C.FCI Count_cry[2]
FCITOFCO_D  ---     0.067    R25C14C.FCI to    R25C14C.FCO SLICE_14
ROUTE         1     0.000    R25C14C.FCO to    R25C15A.FCI Count_cry[4]
FCITOFCO_D  ---     0.067    R25C15A.FCI to    R25C15A.FCO SLICE_13
ROUTE         1     0.000    R25C15A.FCO to    R25C15B.FCI Count_cry[6]
FCITOFCO_D  ---     0.067    R25C15B.FCI to    R25C15B.FCO SLICE_12
ROUTE         1     0.000    R25C15B.FCO to    R25C15C.FCI Count_cry[8]
FCITOFCO_D  ---     0.067    R25C15C.FCI to    R25C15C.FCO SLICE_11
ROUTE         1     0.000    R25C15C.FCO to    R25C16A.FCI Count_cry[10]
FCITOFCO_D  ---     0.067    R25C16A.FCI to    R25C16A.FCO SLICE_10
ROUTE         1     0.000    R25C16A.FCO to    R25C16B.FCI Count_cry[12]
FCITOFCO_D  ---     0.067    R25C16B.FCI to    R25C16B.FCO SLICE_9
ROUTE         1     0.000    R25C16B.FCO to    R25C16C.FCI Count_cry[14]
FCITOFCO_D  ---     0.067    R25C16C.FCI to    R25C16C.FCO SLICE_8
ROUTE         1     0.000    R25C16C.FCO to    R25C17A.FCI Count_cry[16]
FCITOFCO_D  ---     0.067    R25C17A.FCI to    R25C17A.FCO SLICE_7
ROUTE         1     0.000    R25C17A.FCO to    R25C17B.FCI Count_cry[18]
FCITOFCO_D  ---     0.067    R25C17B.FCI to    R25C17B.FCO SLICE_6
ROUTE         1     0.000    R25C17B.FCO to    R25C17C.FCI Count_cry[20]
FCITOFCO_D  ---     0.067    R25C17C.FCI to    R25C17C.FCO SLICE_5
ROUTE         1     0.000    R25C17C.FCO to    R25C18A.FCI Count_cry[22]
FCITOF1_DE  ---     0.310    R25C18A.FCI to     R25C18A.F1 SLICE_4
ROUTE         1     0.000     R25C18A.F1 to    R25C18A.DI1 Count_s[24] (to ipClk_c)
                  --------
                    2.629   (72.0% logic, 28.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.059       61.PADDI to    R25C18A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  343.997MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_26"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_27"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_28"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_29"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_30"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_31"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_32"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_33"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_34"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_35"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_36"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_37"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_38"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_39"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_40"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_41"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_42"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_43"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_44"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_45"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_46"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_47"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_48"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_49"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_50"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_51"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_52"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_53"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_54"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_55"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_56"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_57"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_58"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_59"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_60"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_61"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_62"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_63"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_64"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_65"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_66"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_67"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_68"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_69"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_70"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_71"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_72"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_73"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_74"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_75"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_76"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_77"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_78"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_79"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_80"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_81"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_82"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_83"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_84"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_85"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_86"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_87"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_88"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_89"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_90"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_91"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_92"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_93"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_94"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_95"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_96"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_97"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_98"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_99"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_100"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_101"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_102"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_103"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_104"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_105"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_106"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_107"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_108"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_109"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_110"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_111"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_112"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_113"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_114"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_115"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_116"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_117"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_118"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_119"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_120"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_121"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_122"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_123"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_124"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_125"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_126"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_127"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_128"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_129"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_130"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_131"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_132"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_133"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_134"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_135"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_136"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_137"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_138"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_139"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_140"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_141"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_142"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_143"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_144"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_145"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_146"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_147"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_148"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_149"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_150"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_151"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_152"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_153"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_154"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_155"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_156"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_157"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_158"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_159"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_160"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_161"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_162"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_163"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_164"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_165"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_166"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_167"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_168"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_169"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_170"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_171"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_172"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_173"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_174"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_175"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_176"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_177"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_178"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_179"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_180"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_181"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_182"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_183"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_184"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_185"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[23]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               2.622ns  (77.4% logic, 22.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18A.CLK to     R25C18A.Q0 SLICE_4 (from ipClk_c)
ROUTE         2     0.592     R25C18A.Q0 to       55.PADDO opLED_c[0]
DOPAD_DEL   ---     1.667       55.PADDO to         55.PAD opLED[0]
                  --------
                    2.622   (77.4% logic, 22.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_186"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_187"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_188"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_189"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_190"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_191"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_192"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_193"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_194"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[24]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               3.107ns  (65.3% logic, 34.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18A.CLK to     R25C18A.Q1 SLICE_4 (from ipClk_c)
ROUTE         2     1.077     R25C18A.Q1 to       58.PADDO opLED_c[1]
DOPAD_DEL   ---     1.667       58.PADDO to         58.PAD opLED[1]
                  --------
                    3.107   (65.3% logic, 34.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_195"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_196"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_197"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_198"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_199"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_200"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_201"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_202"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_203"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[25]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               3.107ns  (65.3% logic, 34.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18B.CLK to     R25C18B.Q0 SLICE_3 (from ipClk_c)
ROUTE         2     1.077     R25C18B.Q0 to       54.PADDO opLED_c[2]
DOPAD_DEL   ---     1.667       54.PADDO to         54.PAD opLED[2]
                  --------
                    3.107   (65.3% logic, 34.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_204"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_205"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_206"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_207"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_208"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_209"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_210"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_211"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_212"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[26]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[3]

   Delay:               2.849ns  (71.3% logic, 28.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18B.CLK to     R25C18B.Q1 SLICE_3 (from ipClk_c)
ROUTE         2     0.819     R25C18B.Q1 to       57.PADDO opLED_c[3]
DOPAD_DEL   ---     1.667       57.PADDO to         57.PAD opLED[3]
                  --------
                    2.849   (71.3% logic, 28.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_213"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_214"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_215"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_216"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_217"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_218"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_219"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_220"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_221"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[27]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               2.880ns  (70.5% logic, 29.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18C.CLK to     R25C18C.Q0 SLICE_2 (from ipClk_c)
ROUTE         2     0.850     R25C18C.Q0 to       52.PADDO opLED_c[4]
DOPAD_DEL   ---     1.667       52.PADDO to         52.PAD opLED[4]
                  --------
                    2.880   (70.5% logic, 29.5% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_222"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_223"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_224"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_225"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_226"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_227"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_228"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_229"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_230"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[28]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[5]

   Delay:               3.107ns  (65.3% logic, 34.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C18C.CLK to     R25C18C.Q1 SLICE_2 (from ipClk_c)
ROUTE         2     1.077     R25C18C.Q1 to       53.PADDO opLED_c[5]
DOPAD_DEL   ---     1.667       53.PADDO to         53.PAD opLED[5]
                  --------
                    3.107   (65.3% logic, 34.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_231"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_232"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_233"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_234"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_235"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_236"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_237"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_238"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_239"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[29]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               2.622ns  (77.4% logic, 22.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C19A.CLK to     R25C19A.Q0 SLICE_1 (from ipClk_c)
ROUTE         2     0.592     R25C19A.Q0 to       56.PADDO opLED_c[6]
DOPAD_DEL   ---     1.667       56.PADDO to         56.PAD opLED[6]
                  --------
                    2.622   (77.4% logic, 22.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_240"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_241"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_242"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_243"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_244"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_245"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_246"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_247"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_248"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[30]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               3.107ns  (65.3% logic, 34.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C19A.CLK to     R25C19A.Q1 SLICE_1 (from ipClk_c)
ROUTE         2     1.077     R25C19A.Q1 to       62.PADDO opLED_c[7]
DOPAD_DEL   ---     1.667       62.PADDO to         62.PAD opLED[7]
                  --------
                    3.107   (65.3% logic, 34.7% route), 2 logic levels.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  343.997 MHz|  16  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 16
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 504 paths, 1 nets, and 132 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Apr 27 15:34:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            496 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_2' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_3' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_4' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_8' Target='right'>BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_9' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_10' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_11' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_12' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_13' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_14' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_18' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_19' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_20' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_21' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_22' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_23' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_24' Target='right'>BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_25' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_26' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_27' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_28' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_29' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_30' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_31' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_32' Target='right'>BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_33' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_34' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_35' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_36' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_37' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_38' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_39' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_40' Target='right'>BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_41' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_42' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_43' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_44' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_45' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_46' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_47' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_48' Target='right'>BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_49' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_50' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_51' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_52' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_53' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_54' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_55' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_56' Target='right'>BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_57' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_58' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_59' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_60' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_61' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_62' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_63' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_64' Target='right'>BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_65' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_66' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_67' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_68' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_69' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_70' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_71' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_72' Target='right'>BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_73' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_74' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_75' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_76' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_77' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_78' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_79' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_80' Target='right'>BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_81' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_82' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_83' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_84' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_85' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_86' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_87' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_88' Target='right'>BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_89' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_90' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_91' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_92' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_93' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_94' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_95' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_96' Target='right'>BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_97' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_98' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_99' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_100' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_101' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_102' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_103' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_104' Target='right'>BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_105' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_106' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_107' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_108' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_109' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_110' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_111' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_112' Target='right'>BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_113' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_114' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_115' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_116' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_117' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_118' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_119' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_120' Target='right'>BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_121' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_122' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_123' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_124' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_125' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_126' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_127' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_128' Target='right'>BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_129' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_130' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_131' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_132' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_133' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_134' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_135' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_136' Target='right'>BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_137' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_138' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_139' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_140' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_141' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_142' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_143' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_144' Target='right'>BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_145' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_146' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_147' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_148' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_149' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_150' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_151' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_152' Target='right'>BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_153' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_154' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_155' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_156' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_157' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_158' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_159' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_160' Target='right'>BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_161' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_162' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_163' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_164' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_165' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_166' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_167' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_168' Target='right'>BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_169' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_170' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_171' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_172' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_173' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_174' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_175' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_176' Target='right'>BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_177' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_178' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_179' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_180' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_181' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_182' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_183' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_184' Target='right'>BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_185' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[0]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_186' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_187' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_188' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_189' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_190' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_191' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_192' Target='right'>BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_193' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_194' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[1]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_195' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_196' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_197' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_198' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_199' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_200' Target='right'>BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_201' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_202' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_203' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[2]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_204' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_205' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_206' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_207' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_208' Target='right'>BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_209' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_210' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_211' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_212' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[3]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_213' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_214' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_215' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_216' Target='right'>BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_217' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_218' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_219' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_220' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_221' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[4]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_222' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_223' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_224' Target='right'>BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_225' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_226' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_227' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_228' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_229' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_230' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[5]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_231' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_232' Target='right'>BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_233' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_234' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_235' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_236' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_237' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_238' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_239' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[6]" (0 errors)</A></LI>            1 item scored.

<LI><A href='#par_twr_pref_1_240' Target='right'>BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[7]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_241' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[0]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_242' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[1]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_243' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[2]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_244' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[3]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_245' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[4]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_246' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[5]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_247' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[6]" (0 errors)</A></LI>            0 items scored.

<LI><A href='#par_twr_pref_1_248' Target='right'>BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[7]" (0 errors)</A></LI>            1 item scored.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            496 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[0]  (from ipClk_c +)
   Destination:    FF         Data in        Count[0]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_0 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14A.CLK to     R25C14A.Q1 SLICE_0 (from ipClk_c)
ROUTE         1     0.150     R25C14A.Q1 to     R25C14A.B1 Count[0]
CTOF_DEL    ---     0.059     R25C14A.B1 to     R25C14A.F1 SLICE_0
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 Count_s[0] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[12]  (from ipClk_c +)
   Destination:    FF         Data in        Count[12]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_10 to SLICE_10 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C16A.CLK to     R25C16A.Q1 SLICE_10 (from ipClk_c)
ROUTE         1     0.150     R25C16A.Q1 to     R25C16A.B1 Count[12]
CTOF_DEL    ---     0.059     R25C16A.B1 to     R25C16A.F1 SLICE_10
ROUTE         1     0.000     R25C16A.F1 to    R25C16A.DI1 Count_s[12] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[10]  (from ipClk_c +)
   Destination:    FF         Data in        Count[10]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_11 to SLICE_11 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C15C.CLK to     R25C15C.Q1 SLICE_11 (from ipClk_c)
ROUTE         1     0.150     R25C15C.Q1 to     R25C15C.B1 Count[10]
CTOF_DEL    ---     0.059     R25C15C.B1 to     R25C15C.F1 SLICE_11
ROUTE         1     0.000     R25C15C.F1 to    R25C15C.DI1 Count_s[10] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[8]  (from ipClk_c +)
   Destination:    FF         Data in        Count[8]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_12 to SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C15B.CLK to     R25C15B.Q1 SLICE_12 (from ipClk_c)
ROUTE         1     0.150     R25C15B.Q1 to     R25C15B.B1 Count[8]
CTOF_DEL    ---     0.059     R25C15B.B1 to     R25C15B.F1 SLICE_12
ROUTE         1     0.000     R25C15B.F1 to    R25C15B.DI1 Count_s[8] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[6]  (from ipClk_c +)
   Destination:    FF         Data in        Count[6]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_13 to SLICE_13 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C15A.CLK to     R25C15A.Q1 SLICE_13 (from ipClk_c)
ROUTE         1     0.150     R25C15A.Q1 to     R25C15A.B1 Count[6]
CTOF_DEL    ---     0.059     R25C15A.B1 to     R25C15A.F1 SLICE_13
ROUTE         1     0.000     R25C15A.F1 to    R25C15A.DI1 Count_s[6] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[4]  (from ipClk_c +)
   Destination:    FF         Data in        Count[4]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_14 to SLICE_14 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14C.CLK to     R25C14C.Q1 SLICE_14 (from ipClk_c)
ROUTE         1     0.150     R25C14C.Q1 to     R25C14C.B1 Count[4]
CTOF_DEL    ---     0.059     R25C14C.B1 to     R25C14C.F1 SLICE_14
ROUTE         1     0.000     R25C14C.F1 to    R25C14C.DI1 Count_s[4] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[2]  (from ipClk_c +)
   Destination:    FF         Data in        Count[2]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_15 to SLICE_15 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14B.CLK to     R25C14B.Q1 SLICE_15 (from ipClk_c)
ROUTE         1     0.150     R25C14B.Q1 to     R25C14B.B1 Count[2]
CTOF_DEL    ---     0.059     R25C14B.B1 to     R25C14B.F1 SLICE_15
ROUTE         1     0.000     R25C14B.F1 to    R25C14B.DI1 Count_s[2] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[22]  (from ipClk_c +)
   Destination:    FF         Data in        Count[22]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_5 to SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C17C.CLK to     R25C17C.Q1 SLICE_5 (from ipClk_c)
ROUTE         1     0.150     R25C17C.Q1 to     R25C17C.B1 Count[22]
CTOF_DEL    ---     0.059     R25C17C.B1 to     R25C17C.F1 SLICE_5
ROUTE         1     0.000     R25C17C.F1 to    R25C17C.DI1 Count_s[22] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[20]  (from ipClk_c +)
   Destination:    FF         Data in        Count[20]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_6 to SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C17B.CLK to     R25C17B.Q1 SLICE_6 (from ipClk_c)
ROUTE         1     0.150     R25C17B.Q1 to     R25C17B.B1 Count[20]
CTOF_DEL    ---     0.059     R25C17B.B1 to     R25C17B.F1 SLICE_6
ROUTE         1     0.000     R25C17B.F1 to    R25C17B.DI1 Count_s[20] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[18]  (from ipClk_c +)
   Destination:    FF         Data in        Count[18]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_7 to SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C17A.CLK to     R25C17A.Q1 SLICE_7 (from ipClk_c)
ROUTE         1     0.150     R25C17A.Q1 to     R25C17A.B1 Count[18]
CTOF_DEL    ---     0.059     R25C17A.B1 to     R25C17A.F1 SLICE_7
ROUTE         1     0.000     R25C17A.F1 to    R25C17A.DI1 Count_s[18] (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       61.PADDI to    R25C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: BLOCK PATH FROM CELL "Count[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM CELL "Count[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_22"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_23"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_24"></A>Preference: BLOCK PATH FROM CELL "Count[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_25"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_26"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_27"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_28"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_29"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_30"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_31"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_32"></A>Preference: BLOCK PATH FROM CELL "Count[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_33"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_34"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_35"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_36"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_37"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_38"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_39"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_40"></A>Preference: BLOCK PATH FROM CELL "Count[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_41"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_42"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_43"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_44"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_45"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_46"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_47"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_48"></A>Preference: BLOCK PATH FROM CELL "Count[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_49"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_50"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_51"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_52"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_53"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_54"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_55"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_56"></A>Preference: BLOCK PATH FROM CELL "Count[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_57"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_58"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_59"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_60"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_61"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_62"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_63"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_64"></A>Preference: BLOCK PATH FROM CELL "Count[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_65"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_66"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_67"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_68"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_69"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_70"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_71"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_72"></A>Preference: BLOCK PATH FROM CELL "Count[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_73"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_74"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_75"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_76"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_77"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_78"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_79"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_80"></A>Preference: BLOCK PATH FROM CELL "Count[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_81"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_82"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_83"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_84"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_85"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_86"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_87"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_88"></A>Preference: BLOCK PATH FROM CELL "Count[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_89"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_90"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_91"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_92"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_93"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_94"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_95"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_96"></A>Preference: BLOCK PATH FROM CELL "Count[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_97"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_98"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_99"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_100"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_101"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_102"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_103"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_104"></A>Preference: BLOCK PATH FROM CELL "Count[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_105"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_106"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_107"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_108"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_109"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_110"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_111"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_112"></A>Preference: BLOCK PATH FROM CELL "Count[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_113"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_114"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_115"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_116"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_117"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_118"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_119"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_120"></A>Preference: BLOCK PATH FROM CELL "Count[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_121"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_122"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_123"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_124"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_125"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_126"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_127"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_128"></A>Preference: BLOCK PATH FROM CELL "Count[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_129"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_130"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_131"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_132"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_133"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_134"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_135"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_136"></A>Preference: BLOCK PATH FROM CELL "Count[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_137"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_138"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_139"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_140"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_141"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_142"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_143"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_144"></A>Preference: BLOCK PATH FROM CELL "Count[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_145"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_146"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_147"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_148"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_149"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_150"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_151"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_152"></A>Preference: BLOCK PATH FROM CELL "Count[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_153"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_154"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_155"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_156"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_157"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_158"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_159"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_160"></A>Preference: BLOCK PATH FROM CELL "Count[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_161"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_162"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_163"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_164"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_165"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_166"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_167"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_168"></A>Preference: BLOCK PATH FROM CELL "Count[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_169"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_170"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_171"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_172"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_173"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_174"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_175"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_176"></A>Preference: BLOCK PATH FROM CELL "Count[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_177"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_178"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_179"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_180"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_181"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_182"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_183"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_184"></A>Preference: BLOCK PATH FROM CELL "Count[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_185"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[23]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               0.884ns  (84.4% logic, 15.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18A.CLK to     R25C18A.Q0 SLICE_4 (from ipClk_c)
ROUTE         2     0.231     R25C18A.Q0 to       55.PADDO opLED_c[0]
DOPAD_DEL   ---     0.626       55.PADDO to         55.PAD opLED[0]
                  --------
                    0.979   (76.4% logic, 23.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_186"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_187"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_188"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_189"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_190"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_191"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_192"></A>Preference: BLOCK PATH FROM CELL "Count[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_193"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_194"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[24]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               1.041ns  (71.7% logic, 28.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18A.CLK to     R25C18A.Q1 SLICE_4 (from ipClk_c)
ROUTE         2     0.419     R25C18A.Q1 to       58.PADDO opLED_c[1]
DOPAD_DEL   ---     0.626       58.PADDO to         58.PAD opLED[1]
                  --------
                    1.167   (64.1% logic, 35.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_195"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_196"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_197"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_198"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_199"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_200"></A>Preference: BLOCK PATH FROM CELL "Count[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_201"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_202"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_203"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[25]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               1.041ns  (71.7% logic, 28.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18B.CLK to     R25C18B.Q0 SLICE_3 (from ipClk_c)
ROUTE         2     0.419     R25C18B.Q0 to       54.PADDO opLED_c[2]
DOPAD_DEL   ---     0.626       54.PADDO to         54.PAD opLED[2]
                  --------
                    1.167   (64.1% logic, 35.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_204"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_205"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_206"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_207"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_208"></A>Preference: BLOCK PATH FROM CELL "Count[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_209"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_210"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_211"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_212"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[26]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[3]

   Delay:               0.965ns  (77.3% logic, 22.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18B.CLK to     R25C18B.Q1 SLICE_3 (from ipClk_c)
ROUTE         2     0.327     R25C18B.Q1 to       57.PADDO opLED_c[3]
DOPAD_DEL   ---     0.626       57.PADDO to         57.PAD opLED[3]
                  --------
                    1.075   (69.6% logic, 30.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_213"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_214"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_215"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_216"></A>Preference: BLOCK PATH FROM CELL "Count[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_217"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_218"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_219"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_220"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_221"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[27]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               0.961ns  (77.6% logic, 22.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18C.CLK to     R25C18C.Q0 SLICE_2 (from ipClk_c)
ROUTE         2     0.322     R25C18C.Q0 to       52.PADDO opLED_c[4]
DOPAD_DEL   ---     0.626       52.PADDO to         52.PAD opLED[4]
                  --------
                    1.070   (69.9% logic, 30.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_222"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_223"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_224"></A>Preference: BLOCK PATH FROM CELL "Count[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_225"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_226"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_227"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_228"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_229"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_230"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[28]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[5]

   Delay:               1.041ns  (71.7% logic, 28.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C18C.CLK to     R25C18C.Q1 SLICE_2 (from ipClk_c)
ROUTE         2     0.419     R25C18C.Q1 to       53.PADDO opLED_c[5]
DOPAD_DEL   ---     0.626       53.PADDO to         53.PAD opLED[5]
                  --------
                    1.167   (64.1% logic, 35.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_231"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_232"></A>Preference: BLOCK PATH FROM CELL "Count[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_233"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_234"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_235"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_236"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_237"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_238"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_239"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[29]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               0.884ns  (84.4% logic, 15.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C19A.CLK to     R25C19A.Q0 SLICE_1 (from ipClk_c)
ROUTE         2     0.231     R25C19A.Q0 to       56.PADDO opLED_c[6]
DOPAD_DEL   ---     0.626       56.PADDO to         56.PAD opLED[6]
                  --------
                    0.979   (76.4% logic, 23.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_240"></A>Preference: BLOCK PATH FROM CELL "Count[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_241"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_242"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_243"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_244"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_245"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_246"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_247"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_248"></A>Preference: BLOCK PATH FROM CELL "Count[30]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Count[30]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               1.041ns  (71.7% logic, 28.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R25C19A.CLK to     R25C19A.Q1 SLICE_1 (from ipClk_c)
ROUTE         2     0.419     R25C19A.Q1 to       62.PADDO opLED_c[7]
DOPAD_DEL   ---     0.626       62.PADDO to         62.PAD opLED[7]
                  --------
                    1.167   (64.1% logic, 35.9% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 16
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 504 paths, 1 nets, and 132 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
