# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rshift_sreg.srcs/sources_1/new/rshift_sreg_bh.vhd" \
"../../../../rshift_sreg.srcs/sim_1/new/rshift_sreg_tb.vhd" \

# Do not sort compile order
nosort
