// Seed: 1997089975
module module_0 ();
  assign id_1 = 1;
  assign module_1.id_6 = 0;
  always @(posedge (id_1)) id_1 = 1;
  assign module_2.id_1 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply0 id_6
);
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
module module_2;
  final $display(id_1, id_1, id_1);
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
