<stg><name>fwht16</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %block_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %output_block) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %stride) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %intra) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fwht16_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride) nounwind

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="35" op_0_bw="32">
<![CDATA[
:6  %sext_ln25 = sext i32 %stride_read to i35

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="35" op_0_bw="35" op_1_bw="0" op_2_bw="35" op_3_bw="0">
<![CDATA[
:0  %tmp_0_rec = phi i35 [ 0, %0 ], [ %add_ln25, %2 ]

]]></Node>
<StgValue><ssdm name="tmp_0_rec"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %out_0_rec = phi i7 [ 0, %0 ], [ %add_ln25_1, %2 ]

]]></Node>
<StgValue><ssdm name="out_0_rec"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="35">
<![CDATA[
:3  %tmp_0_rec_cast = sext i35 %tmp_0_rec to i64

]]></Node>
<StgValue><ssdm name="tmp_0_rec_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
:4  %out_0_rec_cast = zext i7 %out_0_rec to i64

]]></Node>
<StgValue><ssdm name="out_0_rec_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_block_addr = getelementptr [100 x i32]* %output_block, i64 0, i64 %out_0_rec_cast

]]></Node>
<StgValue><ssdm name="output_block_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %block_addr = getelementptr [100 x i32]* %block_r, i64 0, i64 %tmp_0_rec_cast

]]></Node>
<StgValue><ssdm name="block_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln25 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln25, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
:0  %block_load = load i32* %block_addr, align 4

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="35">
<![CDATA[
:1  %empty_2 = trunc i35 %tmp_0_rec to i8

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln27 = add i8 1, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln27 = zext i8 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %block_addr_1 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="block_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
:5  %block_load_1 = load i32* %block_addr_1, align 4

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="7">
<![CDATA[
:49  %empty_3 = trunc i7 %out_0_rec to i6

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:84  %add_ln25 = add i35 %tmp_0_rec, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:85  %add_ln25_1 = add i7 8, %out_0_rec

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
:0  %block_load = load i32* %block_addr, align 4

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
:5  %block_load_1 = load i32* %block_addr_1, align 4

]]></Node>
<StgValue><ssdm name="block_load_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %add_ln30 = add i8 2, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
:9  %zext_ln30 = zext i8 %add_ln30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %block_addr_2 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="block_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:11  %block_load_2 = load i32* %block_addr_2, align 4

]]></Node>
<StgValue><ssdm name="block_load_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %add_ln30_1 = add i8 3, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
:13  %zext_ln30_1 = zext i8 %add_ln30_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %block_addr_3 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="block_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
:15  %block_load_3 = load i32* %block_addr_3, align 4

]]></Node>
<StgValue><ssdm name="block_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:11  %block_load_2 = load i32* %block_addr_2, align 4

]]></Node>
<StgValue><ssdm name="block_load_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
:15  %block_load_3 = load i32* %block_addr_3, align 4

]]></Node>
<StgValue><ssdm name="block_load_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %add_ln33 = add i8 4, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
:19  %zext_ln33 = zext i8 %add_ln33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %block_addr_4 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="block_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
:21  %block_load_4 = load i32* %block_addr_4, align 4

]]></Node>
<StgValue><ssdm name="block_load_4"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %add_ln33_1 = add i8 5, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
:23  %zext_ln33_1 = zext i8 %add_ln33_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %block_addr_5 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="block_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:25  %block_load_5 = load i32* %block_addr_5, align 4

]]></Node>
<StgValue><ssdm name="block_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
:21  %block_load_4 = load i32* %block_addr_4, align 4

]]></Node>
<StgValue><ssdm name="block_load_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:25  %block_load_5 = load i32* %block_addr_5, align 4

]]></Node>
<StgValue><ssdm name="block_load_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %add_ln36 = add i8 6, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
:29  %zext_ln36 = zext i8 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %block_addr_6 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="block_addr_6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
:31  %block_load_6 = load i32* %block_addr_6, align 4

]]></Node>
<StgValue><ssdm name="block_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %add_ln36_1 = add i8 7, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
:33  %zext_ln36_1 = zext i8 %add_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %block_addr_7 = getelementptr [100 x i32]* %block_r, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="block_addr_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
:35  %block_load_7 = load i32* %block_addr_7, align 4

]]></Node>
<StgValue><ssdm name="block_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
:31  %block_load_6 = load i32* %block_addr_6, align 4

]]></Node>
<StgValue><ssdm name="block_load_6"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
:35  %block_load_7 = load i32* %block_addr_7, align 4

]]></Node>
<StgValue><ssdm name="block_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln27_1 = add nsw i32 %block_load, %block_load_1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sub_ln28 = sub nsw i32 %block_load, %block_load_1

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %add_ln30_2 = add nsw i32 %block_load_2, %block_load_3

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sub_ln31 = sub nsw i32 %block_load_2, %block_load_3

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln33_2 = add nsw i32 %block_load_4, %block_load_5

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %sub_ln34 = sub nsw i32 %block_load_4, %block_load_5

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln36_2 = add nsw i32 %block_load_6, %block_load_7

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %sub_ln37 = sub nsw i32 %block_load_6, %block_load_7

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %add_ln40 = add nsw i32 %add_ln27_1, %add_ln30_2

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %sub_ln41 = sub nsw i32 %add_ln27_1, %add_ln30_2

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %add_ln45 = add nsw i32 %add_ln33_2, %add_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %sub_ln46 = sub nsw i32 %add_ln33_2, %add_ln36_2

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %add_ln51 = add nsw i32 %add_ln40, %add_ln45

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:47  store i32 %add_ln51, i32* %output_block_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %sub_ln52 = sub nsw i32 %add_ln40, %add_ln45

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  %or_ln52 = or i6 %empty_3, 1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
:51  %zext_ln52 = zext i6 %or_ln52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %output_block_addr_2 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="output_block_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:53  store i32 %sub_ln52, i32* %output_block_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %sub_ln53 = sub nsw i32 %sub_ln41, %sub_ln46

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:55  %or_ln53 = or i6 %empty_3, 2

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="6">
<![CDATA[
:56  %zext_ln53 = zext i6 %or_ln53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %output_block_addr_3 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="output_block_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:58  store i32 %sub_ln53, i32* %output_block_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln54 = add nsw i32 %sub_ln41, %sub_ln46

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:60  %or_ln54 = or i6 %empty_3, 3

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
:61  %zext_ln54 = zext i6 %or_ln54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %output_block_addr_4 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="output_block_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:63  store i32 %add_ln54, i32* %output_block_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %sub_ln42 = sub nsw i32 %sub_ln28, %sub_ln31

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %add_ln43 = add nsw i32 %sub_ln28, %sub_ln31

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sub_ln47 = sub nsw i32 %sub_ln34, %sub_ln37

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %add_ln48 = add nsw i32 %sub_ln34, %sub_ln37

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %add_ln55 = add nsw i32 %sub_ln42, %sub_ln47

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:65  %or_ln55 = or i6 %empty_3, 4

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
:66  %zext_ln55 = zext i6 %or_ln55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %output_block_addr_5 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="output_block_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:68  store i32 %add_ln55, i32* %output_block_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %sub_ln56 = sub nsw i32 %sub_ln42, %sub_ln47

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:70  %or_ln56 = or i6 %empty_3, 5

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="6">
<![CDATA[
:71  %zext_ln56 = zext i6 %or_ln56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %output_block_addr_6 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="output_block_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:73  store i32 %sub_ln56, i32* %output_block_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %sub_ln57 = sub nsw i32 %add_ln43, %add_ln48

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:75  %or_ln57 = or i6 %empty_3, 6

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
:76  %zext_ln57 = zext i6 %or_ln57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %output_block_addr_7 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="output_block_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:78  store i32 %sub_ln57, i32* %output_block_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %add_ln58 = add nsw i32 %add_ln43, %add_ln48

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:80  %or_ln58 = or i6 %empty_3, 7

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
:81  %zext_ln58 = zext i6 %or_ln58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %output_block_addr_8 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="output_block_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:83  store i32 %add_ln58, i32* %output_block_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:86  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %out_1_rec = phi i4 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_1_rec"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="4">
<![CDATA[
.preheader:1  %out_1_rec_cast2 = zext i4 %out_1_rec to i6

]]></Node>
<StgValue><ssdm name="out_1_rec_cast2"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="4">
<![CDATA[
.preheader:2  %out_1_rec_cast = zext i4 %out_1_rec to i64

]]></Node>
<StgValue><ssdm name="out_1_rec_cast"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:3  %output_block_addr_1 = getelementptr [100 x i32]* %output_block, i64 0, i64 %out_1_rec_cast

]]></Node>
<StgValue><ssdm name="output_block_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %icmp_ln63 = icmp eq i4 %out_1_rec, -8

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %i_1 = add i4 %out_1_rec, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln63, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
:0  %output_block_load = load i32* %output_block_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_block_load"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %xor_ln65 = xor i4 %out_1_rec, -8

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln65 = zext i4 %xor_ln65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_block_addr_9 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="output_block_addr_9"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
:4  %output_block_load_1 = load i32* %output_block_addr_9, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_1"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
:0  %output_block_load = load i32* %output_block_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_block_load"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="7">
<![CDATA[
:4  %output_block_load_1 = load i32* %output_block_addr_9, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:7  %or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %out_1_rec)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="5">
<![CDATA[
:8  %zext_ln68 = zext i5 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_block_addr_10 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="output_block_addr_10"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
:10  %output_block_load_2 = load i32* %output_block_addr_10, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_2"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="4">
<![CDATA[
:11  %sext_ln68 = sext i4 %xor_ln65 to i5

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="5">
<![CDATA[
:12  %zext_ln68_1 = zext i5 %sext_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_block_addr_11 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="output_block_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="7">
<![CDATA[
:14  %output_block_load_3 = load i32* %output_block_addr_11, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
:10  %output_block_load_2 = load i32* %output_block_addr_10, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_2"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="7">
<![CDATA[
:14  %output_block_load_3 = load i32* %output_block_addr_11, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_3"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:17  %or_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %out_1_rec)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
:18  %zext_ln71 = zext i6 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %output_block_addr_12 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="output_block_addr_12"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="7">
<![CDATA[
:20  %output_block_load_4 = load i32* %output_block_addr_12, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_4"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:21  %add_ln71 = add i6 %out_1_rec_cast2, -24

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
:22  %zext_ln71_1 = zext i6 %add_ln71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %output_block_addr_13 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="output_block_addr_13"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="7">
<![CDATA[
:24  %output_block_load_5 = load i32* %output_block_addr_13, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="7">
<![CDATA[
:20  %output_block_load_4 = load i32* %output_block_addr_12, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_4"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="7">
<![CDATA[
:24  %output_block_load_5 = load i32* %output_block_addr_13, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_5"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="5">
<![CDATA[
:27  %sext_ln74 = sext i5 %or_ln to i6

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
:28  %zext_ln74 = zext i6 %sext_ln74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %output_block_addr_14 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="output_block_addr_14"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="7">
<![CDATA[
:30  %output_block_load_6 = load i32* %output_block_addr_14, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_6"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="4">
<![CDATA[
:31  %sext_ln74_1 = sext i4 %xor_ln65 to i6

]]></Node>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
:32  %zext_ln74_1 = zext i6 %sext_ln74_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %output_block_addr_15 = getelementptr [100 x i32]* %output_block, i64 0, i64 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="output_block_addr_15"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
:34  %output_block_load_7 = load i32* %output_block_addr_15, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="7">
<![CDATA[
:30  %output_block_load_6 = load i32* %output_block_addr_14, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_6"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="7">
<![CDATA[
:34  %output_block_load_7 = load i32* %output_block_addr_15, align 4

]]></Node>
<StgValue><ssdm name="output_block_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="181" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln65 = add nsw i32 %output_block_load_1, %output_block_load

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln66 = sub nsw i32 %output_block_load, %output_block_load_1

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %add_ln68 = add nsw i32 %output_block_load_3, %output_block_load_2

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sub_ln69 = sub nsw i32 %output_block_load_2, %output_block_load_3

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %add_ln71_1 = add nsw i32 %output_block_load_5, %output_block_load_4

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %sub_ln72 = sub nsw i32 %output_block_load_4, %output_block_load_5

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %add_ln74 = add nsw i32 %output_block_load_7, %output_block_load_6

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %sub_ln75 = sub nsw i32 %output_block_load_6, %output_block_load_7

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %add_ln78 = add nsw i32 %add_ln68, %add_ln65

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sub_ln79 = sub nsw i32 %add_ln65, %add_ln68

]]></Node>
<StgValue><ssdm name="sub_ln79"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %add_ln83 = add nsw i32 %add_ln74, %add_ln71_1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %sub_ln84 = sub nsw i32 %add_ln71_1, %add_ln74

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %add_ln89 = add nsw i32 %add_ln83, %add_ln78

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sub_ln90 = sub nsw i32 %add_ln78, %add_ln83

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:48  store i32 %sub_ln90, i32* %output_block_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %sub_ln91 = sub nsw i32 %sub_ln79, %sub_ln84

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  store i32 %sub_ln91, i32* %output_block_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %add_ln92 = add nsw i32 %sub_ln84, %sub_ln79

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:46  store i32 %add_ln89, i32* %output_block_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:52  store i32 %add_ln92, i32* %output_block_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %sub_ln80 = sub nsw i32 %sub_ln66, %sub_ln69

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %add_ln81 = add nsw i32 %sub_ln69, %sub_ln66

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %sub_ln85 = sub nsw i32 %sub_ln72, %sub_ln75

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %add_ln86 = add nsw i32 %sub_ln75, %sub_ln72

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %add_ln93 = add nsw i32 %sub_ln85, %sub_ln80

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:54  store i32 %add_ln93, i32* %output_block_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %sub_ln94 = sub nsw i32 %sub_ln80, %sub_ln85

]]></Node>
<StgValue><ssdm name="sub_ln94"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:56  store i32 %sub_ln94, i32* %output_block_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="209" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %sub_ln95 = sub nsw i32 %add_ln81, %add_ln86

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:58  store i32 %sub_ln95, i32* %output_block_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln96 = add nsw i32 %add_ln86, %add_ln81

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:60  store i32 %add_ln96, i32* %output_block_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:61  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
