#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May  4 19:54:57 2018
# Process ID: 25601
# Current directory: /home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/IZigzagMatrix_f2r_forBody_s2e_forEnd/xsim_script.tcl}
# Log file: /home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/xsim.log
# Journal file: /home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/IZigzagMatrix_f2r_forBody_s2e_forEnd/xsim_script.tcl
# xsim {IZigzagMatrix_f2r_forBody_s2e_forEnd} -autoloadwcfg -tclbatch {IZigzagMatrix_f2r_forBody_s2e_forEnd.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source IZigzagMatrix_f2r_forBody_s2e_forEnd.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 144 [0.00%] @ "107000"
// RTL Simulation : 1 / 144 [0.00%] @ "941000"
// RTL Simulation : 2 / 144 [0.00%] @ "1778000"
// RTL Simulation : 3 / 144 [0.00%] @ "2615000"
// RTL Simulation : 4 / 144 [0.00%] @ "3452000"
// RTL Simulation : 5 / 144 [0.00%] @ "4289000"
// RTL Simulation : 6 / 144 [0.00%] @ "5126000"
// RTL Simulation : 7 / 144 [0.00%] @ "5963000"
// RTL Simulation : 8 / 144 [0.00%] @ "6800000"
// RTL Simulation : 9 / 144 [0.00%] @ "7637000"
// RTL Simulation : 10 / 144 [0.00%] @ "8474000"
// RTL Simulation : 11 / 144 [0.00%] @ "9311000"
// RTL Simulation : 12 / 144 [0.00%] @ "10148000"
// RTL Simulation : 13 / 144 [0.00%] @ "10985000"
// RTL Simulation : 14 / 144 [0.00%] @ "11822000"
// RTL Simulation : 15 / 144 [0.00%] @ "12659000"
// RTL Simulation : 16 / 144 [0.00%] @ "13496000"
// RTL Simulation : 17 / 144 [0.00%] @ "14333000"
// RTL Simulation : 18 / 144 [0.00%] @ "15170000"
// RTL Simulation : 19 / 144 [0.00%] @ "16007000"
// RTL Simulation : 20 / 144 [0.00%] @ "16844000"
// RTL Simulation : 21 / 144 [0.00%] @ "17681000"
// RTL Simulation : 22 / 144 [0.00%] @ "18518000"
// RTL Simulation : 23 / 144 [0.00%] @ "19355000"
// RTL Simulation : 24 / 144 [0.00%] @ "20192000"
// RTL Simulation : 25 / 144 [0.00%] @ "21029000"
// RTL Simulation : 26 / 144 [0.00%] @ "21866000"
// RTL Simulation : 27 / 144 [0.00%] @ "22703000"
// RTL Simulation : 28 / 144 [0.00%] @ "23540000"
// RTL Simulation : 29 / 144 [0.00%] @ "24377000"
// RTL Simulation : 30 / 144 [0.00%] @ "25214000"
// RTL Simulation : 31 / 144 [0.00%] @ "26051000"
// RTL Simulation : 32 / 144 [0.00%] @ "26888000"
// RTL Simulation : 33 / 144 [0.00%] @ "27725000"
// RTL Simulation : 34 / 144 [0.00%] @ "28562000"
// RTL Simulation : 35 / 144 [0.00%] @ "29399000"
// RTL Simulation : 36 / 144 [0.00%] @ "30236000"
// RTL Simulation : 37 / 144 [0.00%] @ "31073000"
// RTL Simulation : 38 / 144 [0.00%] @ "31910000"
// RTL Simulation : 39 / 144 [0.00%] @ "32747000"
// RTL Simulation : 40 / 144 [0.00%] @ "33584000"
// RTL Simulation : 41 / 144 [0.00%] @ "34421000"
// RTL Simulation : 42 / 144 [0.00%] @ "35258000"
// RTL Simulation : 43 / 144 [0.00%] @ "36095000"
// RTL Simulation : 44 / 144 [0.00%] @ "36932000"
// RTL Simulation : 45 / 144 [0.00%] @ "37769000"
// RTL Simulation : 46 / 144 [0.00%] @ "38606000"
// RTL Simulation : 47 / 144 [0.00%] @ "39443000"
// RTL Simulation : 48 / 144 [0.00%] @ "40280000"
// RTL Simulation : 49 / 144 [0.00%] @ "41117000"
// RTL Simulation : 50 / 144 [0.00%] @ "41954000"
// RTL Simulation : 51 / 144 [0.00%] @ "42791000"
// RTL Simulation : 52 / 144 [0.00%] @ "43628000"
// RTL Simulation : 53 / 144 [0.00%] @ "44465000"
// RTL Simulation : 54 / 144 [0.00%] @ "45302000"
// RTL Simulation : 55 / 144 [0.00%] @ "46139000"
// RTL Simulation : 56 / 144 [0.00%] @ "46976000"
// RTL Simulation : 57 / 144 [0.00%] @ "47813000"
// RTL Simulation : 58 / 144 [0.00%] @ "48650000"
// RTL Simulation : 59 / 144 [0.00%] @ "49487000"
// RTL Simulation : 60 / 144 [0.00%] @ "50324000"
// RTL Simulation : 61 / 144 [0.00%] @ "51161000"
// RTL Simulation : 62 / 144 [0.00%] @ "51998000"
// RTL Simulation : 63 / 144 [0.00%] @ "52835000"
// RTL Simulation : 64 / 144 [0.00%] @ "53672000"
// RTL Simulation : 65 / 144 [0.00%] @ "54509000"
// RTL Simulation : 66 / 144 [0.00%] @ "55346000"
// RTL Simulation : 67 / 144 [0.00%] @ "56183000"
// RTL Simulation : 68 / 144 [0.00%] @ "57020000"
// RTL Simulation : 69 / 144 [0.00%] @ "57857000"
// RTL Simulation : 70 / 144 [0.00%] @ "58694000"
// RTL Simulation : 71 / 144 [0.00%] @ "59531000"
// RTL Simulation : 72 / 144 [0.00%] @ "60368000"
// RTL Simulation : 73 / 144 [0.00%] @ "61205000"
// RTL Simulation : 74 / 144 [0.00%] @ "62042000"
// RTL Simulation : 75 / 144 [0.00%] @ "62879000"
// RTL Simulation : 76 / 144 [0.00%] @ "63716000"
// RTL Simulation : 77 / 144 [0.00%] @ "64553000"
// RTL Simulation : 78 / 144 [0.00%] @ "65390000"
// RTL Simulation : 79 / 144 [0.00%] @ "66227000"
// RTL Simulation : 80 / 144 [0.00%] @ "67064000"
// RTL Simulation : 81 / 144 [0.00%] @ "67901000"
// RTL Simulation : 82 / 144 [0.00%] @ "68738000"
// RTL Simulation : 83 / 144 [0.00%] @ "69575000"
// RTL Simulation : 84 / 144 [0.00%] @ "70412000"
// RTL Simulation : 85 / 144 [0.00%] @ "71249000"
// RTL Simulation : 86 / 144 [0.00%] @ "72086000"
// RTL Simulation : 87 / 144 [0.00%] @ "72923000"
// RTL Simulation : 88 / 144 [0.00%] @ "73760000"
// RTL Simulation : 89 / 144 [0.00%] @ "74597000"
// RTL Simulation : 90 / 144 [0.00%] @ "75434000"
// RTL Simulation : 91 / 144 [0.00%] @ "76271000"
// RTL Simulation : 92 / 144 [0.00%] @ "77108000"
// RTL Simulation : 93 / 144 [0.00%] @ "77945000"
// RTL Simulation : 94 / 144 [0.00%] @ "78782000"
// RTL Simulation : 95 / 144 [0.00%] @ "79619000"
// RTL Simulation : 96 / 144 [0.00%] @ "80456000"
// RTL Simulation : 97 / 144 [0.00%] @ "81293000"
// RTL Simulation : 98 / 144 [0.00%] @ "82130000"
// RTL Simulation : 99 / 144 [0.00%] @ "82967000"
// RTL Simulation : 100 / 144 [0.00%] @ "83804000"
// RTL Simulation : 101 / 144 [0.00%] @ "84641000"
// RTL Simulation : 102 / 144 [0.00%] @ "85478000"
// RTL Simulation : 103 / 144 [0.00%] @ "86315000"
// RTL Simulation : 104 / 144 [0.00%] @ "87152000"
// RTL Simulation : 105 / 144 [0.00%] @ "87989000"
// RTL Simulation : 106 / 144 [0.00%] @ "88826000"
// RTL Simulation : 107 / 144 [0.00%] @ "89663000"
// RTL Simulation : 108 / 144 [0.00%] @ "90500000"
// RTL Simulation : 109 / 144 [0.00%] @ "91337000"
// RTL Simulation : 110 / 144 [0.00%] @ "92174000"
// RTL Simulation : 111 / 144 [0.00%] @ "93011000"
// RTL Simulation : 112 / 144 [0.00%] @ "93848000"
// RTL Simulation : 113 / 144 [0.00%] @ "94685000"
// RTL Simulation : 114 / 144 [0.00%] @ "95522000"
// RTL Simulation : 115 / 144 [0.00%] @ "96359000"
// RTL Simulation : 116 / 144 [0.00%] @ "97196000"
// RTL Simulation : 117 / 144 [0.00%] @ "98033000"
// RTL Simulation : 118 / 144 [0.00%] @ "98870000"
// RTL Simulation : 119 / 144 [0.00%] @ "99707000"
// RTL Simulation : 120 / 144 [0.00%] @ "100544000"
// RTL Simulation : 121 / 144 [0.00%] @ "101381000"
// RTL Simulation : 122 / 144 [0.00%] @ "102218000"
// RTL Simulation : 123 / 144 [0.00%] @ "103055000"
// RTL Simulation : 124 / 144 [0.00%] @ "103892000"
// RTL Simulation : 125 / 144 [0.00%] @ "104729000"
// RTL Simulation : 126 / 144 [0.00%] @ "105566000"
// RTL Simulation : 127 / 144 [0.00%] @ "106403000"
// RTL Simulation : 128 / 144 [0.00%] @ "107240000"
// RTL Simulation : 129 / 144 [0.00%] @ "108077000"
// RTL Simulation : 130 / 144 [0.00%] @ "108914000"
// RTL Simulation : 131 / 144 [0.00%] @ "109751000"
// RTL Simulation : 132 / 144 [0.00%] @ "110588000"
// RTL Simulation : 133 / 144 [0.00%] @ "111425000"
// RTL Simulation : 134 / 144 [0.00%] @ "112262000"
// RTL Simulation : 135 / 144 [0.00%] @ "113099000"
// RTL Simulation : 136 / 144 [0.00%] @ "113936000"
// RTL Simulation : 137 / 144 [0.00%] @ "114773000"
// RTL Simulation : 138 / 144 [0.00%] @ "115610000"
// RTL Simulation : 139 / 144 [0.00%] @ "116447000"
// RTL Simulation : 140 / 144 [0.00%] @ "117284000"
// RTL Simulation : 141 / 144 [0.00%] @ "118121000"
// RTL Simulation : 142 / 144 [0.00%] @ "118958000"
// RTL Simulation : 143 / 144 [0.00%] @ "119795000"
// RTL Simulation : 144 / 144 [100.00%] @ "120632000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 120643500 ps : File "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd.autotb.v" Line 582
## quit
INFO: [Common 17-206] Exiting xsim at Fri May  4 19:55:09 2018...
