Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 25 12:45:30 2022
| Host         : LAPTOP-I5VMOPNP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_control_sets_placed.rpt
| Design       : sistema
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |              15 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           10 |
| Yes          | No                    | Yes                    |              46 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | uart_inst_ch1/rx_i/bit_cnt0            |                  |                1 |              4 |
|  Clk_IBUF_BUFG | driver/r_X_reg[0]                      |                  |                2 |              5 |
|  Clk_IBUF_BUFG | state/E[0]                             |                  |                3 |              8 |
|  Clk_IBUF_BUFG | state/eqOp                             | Reset_IBUF       |                3 |              8 |
|  Clk_IBUF_BUFG | uart_inst_ch1/rx_i/data_out[7]_i_1_n_0 | Reset_IBUF       |                1 |              8 |
|  Clk_IBUF_BUFG | uart_inst_ch1/rx_i/shreg0              |                  |                1 |              8 |
|  Clk_IBUF_BUFG | driver/CONT2_reg[0]_0[0]               |                  |                3 |              9 |
|  Clk_IBUF_BUFG |                                        |                  |                7 |             10 |
|  Clk_IBUF_BUFG | driver/CONT3                           | Reset_IBUF       |                5 |             10 |
|  Clk_IBUF_BUFG | driver/CONT2[9]_i_1_n_0                | Reset_IBUF       |                3 |             10 |
|  Clk_IBUF_BUFG | state/count[9]_i_1_n_0                 | Reset_IBUF       |                3 |             10 |
|  Clk_IBUF_BUFG |                                        | Reset_IBUF       |                8 |             15 |
+----------------+----------------------------------------+------------------+------------------+----------------+


