{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607179964237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607179964237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  5 14:52:44 2020 " "Processing started: Sat Dec  5 14:52:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607179964237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179964237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_8 -c CRC_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_8 -c CRC_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179964237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607179964396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607179964396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_CRC_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_CRC_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_CRC_8-logicFunction " "Found design unit 1: encoder_CRC_8-logicFunction" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972885 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_CRC_8 " "Found entity 1: encoder_CRC_8" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-logicFunction " "Found design unit 1: gateXOR2-logicFunction" {  } { { "gateXOR2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972886 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "gateXOR2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR3-logicFunction " "Found design unit 1: gateXOR3-logicFunction" {  } { { "gateXOR3.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972886 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR3 " "Found entity 1: gateXOR3" {  } { { "gateXOR3.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR4-logicFunction " "Found design unit 1: gateXOR4-logicFunction" {  } { { "gateXOR4.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972887 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR4 " "Found entity 1: gateXOR4" {  } { { "gateXOR4.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR5-logicFunction " "Found design unit 1: gateXOR5-logicFunction" {  } { { "gateXOR5.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972887 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR5 " "Found entity 1: gateXOR5" {  } { { "gateXOR5.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR6-logicFunction " "Found design unit 1: gateXOR6-logicFunction" {  } { { "gateXOR6.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972888 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR6 " "Found entity 1: gateXOR6" {  } { { "gateXOR6.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR7-logicFunction " "Found design unit 1: gateXOR7-logicFunction" {  } { { "gateXOR7.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972888 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR7 " "Found entity 1: gateXOR7" {  } { { "gateXOR7.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_CRC_8_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_CRC_8_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_CRC_8_v2-logicFunction " "Found design unit 1: encoder_CRC_8_v2-logicFunction" {  } { { "encoder_CRC_8_v2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972889 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_CRC_8_v2 " "Found entity 1: encoder_CRC_8_v2" {  } { { "encoder_CRC_8_v2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607179972889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972889 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "a15_6_4_3_1_0 encoder_CRC_8_v2.vhd(55) " "VHDL error at encoder_CRC_8_v2.vhd(55): object \"a15_6_4_3_1_0\" is used but not declared" {  } { { "encoder_CRC_8_v2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v2.vhd" 55 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1607179972890 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y encoder_CRC_8_v2.vhd(55) " "VHDL error at encoder_CRC_8_v2.vhd(55): cannot associate formal port \"y\" of mode \"out\" with an expression" {  } { { "encoder_CRC_8_v2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8_v2.vhd" 55 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1607179972890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607179972972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  5 14:52:52 2020 " "Processing ended: Sat Dec  5 14:52:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607179972972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607179972972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607179972972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179972972 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607179973077 ""}
