// Seed: 4148844291
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  logic id_5;
  logic id_6, id_7;
  logic id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output id_7
);
  logic id_8 (
      1,
      1,
      (id_6)
  );
  logic id_9;
  always @(posedge id_2) begin
    id_7 <= 1;
  end
endmodule
