INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/lab4/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/edgeDect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sources_1/new/topMod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.srcs/sim_1/imports/lab4/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Documents/UCSC/CMPE100/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
