-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

-- DATE "10/26/2017 09:23:15"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TOP_D5M_IP IS
    PORT (
	CLOCK_50 : IN std_logic;
	Ext_Clock : IN std_logic;
	CCD_FVAL : IN std_logic;
	CCD_LVAL : IN std_logic;
	CCD_PIXCLK : IN std_logic;
	I2C_SCLK : BUFFER std_logic;
	I2C_SDAT : BUFFER std_logic;
	CCD_DATA : IN std_logic_vector(11 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	CCD_MCCLK : BUFFER std_logic;
	TRIGGER : BUFFER std_logic;
	RESETn : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_R : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_CLK : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	tempo_flag : BUFFER std_logic;
	servo1 : BUFFER std_logic;
	servo2 : BUFFER std_logic
	);
END TOP_D5M_IP;

-- Design Ports Information
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_MCCLK	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TRIGGER	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESETn	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- tempo_flag	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- servo1	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- servo2	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_PIXCLK	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ext_Clock	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_FVAL	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_LVAL	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[7]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[8]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[9]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[10]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[11]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[1]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CCD_DATA[0]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TOP_D5M_IP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_Ext_Clock : std_logic;
SIGNAL ww_CCD_FVAL : std_logic;
SIGNAL ww_CCD_LVAL : std_logic;
SIGNAL ww_CCD_PIXCLK : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_I2C_SDAT : std_logic;
SIGNAL ww_CCD_DATA : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CCD_MCCLK : std_logic;
SIGNAL ww_TRIGGER : std_logic;
SIGNAL ww_RESETn : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_tempo_flag : std_logic;
SIGNAL ww_servo1 : std_logic;
SIGNAL ww_servo2 : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \I2C_SCLK~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~61_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~114\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~93_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[21]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~94\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~89_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~90\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~85_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~86\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~109_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~110\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~105_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~106\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~101_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~102\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~97_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Cont[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~10\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~34\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~30\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~26\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~22\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~18\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~14\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~81_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~82\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~77_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~78\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~73_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~74\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~69_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~70\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~65_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~66\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~61_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~62\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~57_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~58\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~54\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~50\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~46\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~42\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~38\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~6\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~2\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~121_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~122\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~117_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~118\ : std_logic;
SIGNAL \b2v_inst|u2|Add0~113_sumout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_2~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~10\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~14\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~18\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~22\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~26\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~2\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~46\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~57_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~58\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~61_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~62\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~65_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~66\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~54\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~69_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~70\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~73_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[12]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~74\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~77_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~78\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~81_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~82\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~50\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~6\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~42\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~38\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~34\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~30\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~97_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~98\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~93_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~94\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~89_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~90\ : std_logic;
SIGNAL \b2v_inst|u8|Add2~85_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|i2c_reset~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|combo_cnt[12]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|i2c_reset~combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~38\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~34\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~2\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~42\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~46\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~54\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~62\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~57_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~58\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~6\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~18\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~14\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~10\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~22\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~26\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~30\ : std_logic;
SIGNAL \b2v_inst|u8|Add3~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[0]~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[2]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[3]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~22\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~26\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~18\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~14\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~10\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|END~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|END~q\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK1~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK3~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK2~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK4~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ACK~combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0000~q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0001~q\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mSetup_ST.0010~q\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[4]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[5]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[1]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|LessThan3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_GO~q\ : std_logic;
SIGNAL \b2v_inst|u8|Selector0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_GO~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~6\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD_COUNTER~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Selector1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SCLK~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Equal4~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|mI2C_DATA[23]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[23]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~13_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~20_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~22\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~10_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~18\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~6\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~54\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~18_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~46\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~19_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~50\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~17_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~42\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~15_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~38\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~14_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~34\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~14\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~11_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~2\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~13_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|always1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[13]~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~30\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~12_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~26\ : std_logic;
SIGNAL \b2v_inst|u8|Add1~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux8~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \rtl~50_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux7~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux14~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux13~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux6~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux9~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux16~0_combout\ : std_logic;
SIGNAL \rtl~46_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux10~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SD[13]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux11~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux5~0_combout\ : std_logic;
SIGNAL \rtl~54_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux19~0_combout\ : std_logic;
SIGNAL \rtl~42_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux20~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux18~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|senosr_exposure[0]~16_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux22~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|Mux23~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|Mux0~9_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SDO~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|SDO~q\ : std_logic;
SIGNAL \b2v_inst|rClk[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|Equal0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u2|oRST_1~q\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \b2v_inst2|Add1~21_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~18\ : std_logic;
SIGNAL \b2v_inst2|Add1~5_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~37_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~18\ : std_logic;
SIGNAL \b2v_inst2|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~22\ : std_logic;
SIGNAL \b2v_inst2|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~14\ : std_logic;
SIGNAL \b2v_inst2|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~26\ : std_logic;
SIGNAL \b2v_inst2|Add0~33_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~34\ : std_logic;
SIGNAL \b2v_inst2|Add0~29_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~30\ : std_logic;
SIGNAL \b2v_inst2|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~10\ : std_logic;
SIGNAL \b2v_inst2|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add0~2\ : std_logic;
SIGNAL \b2v_inst2|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst2|process_0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Add0~38\ : std_logic;
SIGNAL \b2v_inst2|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst2|Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Equal0~1_combout\ : std_logic;
SIGNAL \b2v_inst2|Add1~6\ : std_logic;
SIGNAL \b2v_inst2|Add1~13_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~14\ : std_logic;
SIGNAL \b2v_inst2|Add1~9_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~10\ : std_logic;
SIGNAL \b2v_inst2|Add1~37_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~38\ : std_logic;
SIGNAL \b2v_inst2|Add1~25_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~26\ : std_logic;
SIGNAL \b2v_inst2|Add1~33_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~34\ : std_logic;
SIGNAL \b2v_inst2|Add1~29_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add1~30\ : std_logic;
SIGNAL \b2v_inst2|Add1~1_sumout\ : std_logic;
SIGNAL \b2v_inst2|process_0~1_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY_out~1_combout\ : std_logic;
SIGNAL \b2v_inst2|process_0~2_combout\ : std_logic;
SIGNAL \b2v_inst2|Add1~22\ : std_logic;
SIGNAL \b2v_inst2|Add1~17_sumout\ : std_logic;
SIGNAL \b2v_inst2|LessThan6~0_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan6~1_combout\ : std_logic;
SIGNAL \b2v_inst2|VSYNC~q\ : std_logic;
SIGNAL \b2v_inst2|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst2|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst2|HSYNC~q\ : std_logic;
SIGNAL \CCD_PIXCLK~input_o\ : std_logic;
SIGNAL \CCD_PIXCLK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~1_sumout\ : std_logic;
SIGNAL \CCD_FVAL~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_FVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|Pre_FVAL~q\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mSTART~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mSTART~q\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_FVAL~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_FVAL~q\ : std_logic;
SIGNAL \CCD_LVAL~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_LVAL~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|rCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[0]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~6\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~34\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~30\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~26\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~22\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~18\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~14\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~10\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~42\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~38\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~2\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~61_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~62\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~46\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~57_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~58\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~54\ : std_logic;
SIGNAL \b2v_inst|u3|Add0~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[0]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u3|LessThan0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[2]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~2\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~6\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~10\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~14\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~18\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~22\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~26\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~29_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~9_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~10\ : std_logic;
SIGNAL \b2v_inst2|Add6~13_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~14\ : std_logic;
SIGNAL \b2v_inst2|Add6~34\ : std_logic;
SIGNAL \b2v_inst2|Add6~30\ : std_logic;
SIGNAL \b2v_inst2|Add6~26\ : std_logic;
SIGNAL \b2v_inst2|Add6~17_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~18\ : std_logic;
SIGNAL \b2v_inst2|Add6~21_sumout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \b2v_inst2|Add6~22\ : std_logic;
SIGNAL \b2v_inst2|Add6~2\ : std_logic;
SIGNAL \b2v_inst2|Add6~5_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~33_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~29_sumout\ : std_logic;
SIGNAL \b2v_inst2|Add6~25_sumout\ : std_logic;
SIGNAL \b2v_inst2|IMGY_out~2_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY_out~0_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~1_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[6]~1_combout\ : std_logic;
SIGNAL \b2v_inst2|Add6~1_sumout\ : std_logic;
SIGNAL \b2v_inst3|gen~0_combout\ : std_logic;
SIGNAL \b2v_inst3|state~q\ : std_logic;
SIGNAL \b2v_inst2|LessThan4~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[4]~0_combout\ : std_logic;
SIGNAL \b2v_inst2|IMG~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[8]~3_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[5]~10_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[4]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~30\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|always1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mwrite_DPRAM~q\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~34\ : std_logic;
SIGNAL \b2v_inst|u3|Add1~37_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|oDVAL~combout\ : std_logic;
SIGNAL \CCD_DATA[5]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[5]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CCD_DATA[6]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[6]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA[6]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[7]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[7]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA[7]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~32_combout\ : std_logic;
SIGNAL \CCD_DATA[2]~input_o\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \CCD_DATA[3]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[4]~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|mCCD_DATA[4]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[10]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[10]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[11]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[11]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~43_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~48_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~53_combout\ : std_logic;
SIGNAL \CCD_DATA[0]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[0]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[1]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[1]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~58_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~63_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~61_cout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~56_cout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~51_cout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~46_cout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~35_cout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst2|X[0]~4_combout\ : std_logic;
SIGNAL \b2v_inst2|X[1]~5_combout\ : std_logic;
SIGNAL \b2v_inst2|X[2]~1_combout\ : std_logic;
SIGNAL \b2v_inst2|X[3]~2_combout\ : std_logic;
SIGNAL \b2v_inst2|X[4]~3_combout\ : std_logic;
SIGNAL \b2v_inst2|X[5]~6_combout\ : std_logic;
SIGNAL \b2v_inst2|X[6]~7_combout\ : std_logic;
SIGNAL \b2v_inst2|X[7]~8_combout\ : std_logic;
SIGNAL \b2v_inst2|X[8]~0_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[0]~4_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[1]~5_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[2]~6_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[3]~7_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~8_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~5_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~7_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~6_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[6]~8_combout\ : std_logic;
SIGNAL \b2v_inst2|Y[7]~9_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~9_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~2_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~1_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~3_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~0_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~4_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~10_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~3_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan9~2_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan9~0_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~5_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan6~0_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~6_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~4_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~7_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~8_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~3_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~2_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~1_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~2_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan9~1_combout\ : std_logic;
SIGNAL \b2v_inst3|nbi[1]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_0[6]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~37_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~2\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~14_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~11_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~13_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~12_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~15_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~17_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~18_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~19_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~16_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~20_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~21_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~1_combout\ : std_logic;
SIGNAL \CCD_DATA[8]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[8]~feeder_combout\ : std_logic;
SIGNAL \CCD_DATA[9]~input_o\ : std_logic;
SIGNAL \b2v_inst|rCCD_DATA[9]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~38_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~6\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~24_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~25_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~22_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~23_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~26_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~29_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~30_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~28_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~27_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~31_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~32_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~2_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~39_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~10\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~40_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~41_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~39_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~38_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~42_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~36_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~34_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~33_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~35_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~37_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~43_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~3_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~40_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~14\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~46_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~44_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~47_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~45_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~48_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~50_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~52_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~51_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~49_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~53_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~54_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~4_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~41_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~18\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~63_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~60_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~61_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~62_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~64_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~55_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~57_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~56_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~58_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~59_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~65_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~5_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~42_combout\ : std_logic;
SIGNAL \b2v_inst|u4|mDATAd_1[11]~feeder_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~22\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~69_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~68_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~66_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~67_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~70_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~74_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~73_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~72_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~71_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~75_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~76_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~6_combout\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~26\ : std_logic;
SIGNAL \b2v_inst|u4|Add0~29_sumout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~83_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~85_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~84_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~82_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~86_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~80_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~79_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~78_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ : std_logic;
SIGNAL \b2v_inst3|gi~77_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~81_combout\ : std_logic;
SIGNAL \b2v_inst3|gi~87_combout\ : std_logic;
SIGNAL \b2v_inst3|b_out~7_combout\ : std_logic;
SIGNAL \b2v_inst2|IMGY_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan4~4_combout\ : std_logic;
SIGNAL \b2v_inst3|nbi[1]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|LessThan9~3_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~9_combout\ : std_logic;
SIGNAL \b2v_inst3|gen~10_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~0_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~1_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~2_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~4_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~5_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~6_combout\ : std_logic;
SIGNAL \b2v_inst3|g_out~7_combout\ : std_logic;
SIGNAL \b2v_inst3|nri[7]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|nri[7]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~0_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~1_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~2_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~3_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~4_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~5_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~6_combout\ : std_logic;
SIGNAL \b2v_inst3|r_out~7_combout\ : std_logic;
SIGNAL \Ext_Clock~input_o\ : std_logic;
SIGNAL \Ext_Clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \b2v_inst10|Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~14\ : std_logic;
SIGNAL \b2v_inst10|Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst10|count_pwm[1]~1_combout\ : std_logic;
SIGNAL \b2v_inst10|count_pwm[1]~2_combout\ : std_logic;
SIGNAL \b2v_inst10|Add0~10\ : std_logic;
SIGNAL \b2v_inst10|Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~6\ : std_logic;
SIGNAL \b2v_inst10|Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~2\ : std_logic;
SIGNAL \b2v_inst10|Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~22\ : std_logic;
SIGNAL \b2v_inst10|Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~18\ : std_logic;
SIGNAL \b2v_inst10|Add0~29_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add0~30\ : std_logic;
SIGNAL \b2v_inst10|Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst10|LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst10|count_pwm[7]~0_combout\ : std_logic;
SIGNAL \b2v_inst10|LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Pwm~1_combout\ : std_logic;
SIGNAL \b2v_inst10|Add2~13_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~10\ : std_logic;
SIGNAL \b2v_inst10|Add2~33_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~34\ : std_logic;
SIGNAL \b2v_inst10|Add2~1_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~2\ : std_logic;
SIGNAL \b2v_inst10|Add2~69_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~70\ : std_logic;
SIGNAL \b2v_inst10|Add2~37_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~38\ : std_logic;
SIGNAL \b2v_inst10|Add2~41_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~42\ : std_logic;
SIGNAL \b2v_inst10|Add2~45_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~46\ : std_logic;
SIGNAL \b2v_inst10|Add2~49_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~50\ : std_logic;
SIGNAL \b2v_inst10|Add2~53_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~54\ : std_logic;
SIGNAL \b2v_inst10|Add2~61_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~62\ : std_logic;
SIGNAL \b2v_inst10|Add2~29_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~30\ : std_logic;
SIGNAL \b2v_inst10|Add2~73_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~74\ : std_logic;
SIGNAL \b2v_inst10|Add2~5_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~6\ : std_logic;
SIGNAL \b2v_inst10|Add2~17_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~18\ : std_logic;
SIGNAL \b2v_inst10|Add2~25_sumout\ : std_logic;
SIGNAL \b2v_inst10|Equal1~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Equal2~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Add2~26\ : std_logic;
SIGNAL \b2v_inst10|Add2~65_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~66\ : std_logic;
SIGNAL \b2v_inst10|Add2~81_sumout\ : std_logic;
SIGNAL \b2v_inst10|Equal2~1_combout\ : std_logic;
SIGNAL \b2v_inst10|Equal2~3_combout\ : std_logic;
SIGNAL \b2v_inst10|cnt[8]~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Add2~14\ : std_logic;
SIGNAL \b2v_inst10|Add2~21_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~22\ : std_logic;
SIGNAL \b2v_inst10|Add2~57_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~58\ : std_logic;
SIGNAL \b2v_inst10|Add2~77_sumout\ : std_logic;
SIGNAL \b2v_inst10|Add2~78\ : std_logic;
SIGNAL \b2v_inst10|Add2~9_sumout\ : std_logic;
SIGNAL \b2v_inst10|Equal2~2_combout\ : std_logic;
SIGNAL \b2v_inst10|Equal1~2_combout\ : std_logic;
SIGNAL \b2v_inst10|Equal1~1_combout\ : std_logic;
SIGNAL \b2v_inst10|Equal1~3_combout\ : std_logic;
SIGNAL \b2v_inst10|next_new_trame_int~0_combout\ : std_logic;
SIGNAL \b2v_inst10|new_trame_int~q\ : std_logic;
SIGNAL \b2v_inst10|etat~8_combout\ : std_logic;
SIGNAL \b2v_inst10|etat.pwm_init_high_s~q\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~5_combout\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~4_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~2_combout\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~1_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst10|LessThan0~3_combout\ : std_logic;
SIGNAL \b2v_inst10|Selector9~0_combout\ : std_logic;
SIGNAL \b2v_inst10|etat.pwm_high_s~q\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[0]~2_combout\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[1]~1_combout\ : std_logic;
SIGNAL \b2v_inst10|Selector10~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Selector10~1_combout\ : std_logic;
SIGNAL \b2v_inst10|etat.pwm_low_s~q\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[2]~4_combout\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[2]~0_combout\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[3]~5_combout\ : std_logic;
SIGNAL \b2v_inst10|pwm_number[3]~3_combout\ : std_logic;
SIGNAL \b2v_inst10|Pwm~0_combout\ : std_logic;
SIGNAL \b2v_inst10|Selector11~0_combout\ : std_logic;
SIGNAL \b2v_inst10|etat.new_t0~q\ : std_logic;
SIGNAL \b2v_inst10|etat~7_combout\ : std_logic;
SIGNAL \b2v_inst10|etat.new_t1~q\ : std_logic;
SIGNAL \b2v_inst10|pwm_signal~0_combout\ : std_logic;
SIGNAL \b2v_inst10|PWMout~q\ : std_logic;
SIGNAL \b2v_inst|rClk\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u3|Y_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst|u8|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u3|X_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|iexposure_adj_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|rCCD_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|combo_cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|SD_COUNTER\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst2|comptY\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst10|count_pwm\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst2|comptX\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|gi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst10|pwm_number\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst10|cnt\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \b2v_inst|u3|mCCD_DATA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u4|mCCD_G\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \b2v_inst|u8|mI2C_DATA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u2|Cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|senosr_exposure\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|b_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|g_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst3|r_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|SD\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|mDATAd_0\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u4|mDATAd_1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mSetup_ST.0010~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Cont[21]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_combo_cnt[12]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_combo_cnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_X_Cont[3]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_X_Cont[4]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_X_Cont[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_X_Cont[0]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_DATA[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_CCD_LVAL~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_I2C_SDAT~input_o\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK4~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK3~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK3~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK1~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_pwm_number[3]~5_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_pwm_number[2]~4_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_mDATAd_1\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u4|ALT_INV_Add0~63_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_mDATAd_0\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \b2v_inst|u4|ALT_INV_Add0~58_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~53_combout\ : std_logic;
SIGNAL \b2v_inst|ALT_INV_rCCD_DATA\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \b2v_inst|u4|ALT_INV_Add0~48_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure[13]~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure[13]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure[13]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure[13]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~43_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_senosr_exposure\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst|u8|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LUT_INDEX[5]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK~combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK4~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK3~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK2~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_ACK1~q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mSetup_ST.0000~q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_iexposure_adj_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst|u4|ALT_INV_Add0~42_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~41_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~40_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~39_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~38_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~37_combout\ : std_logic;
SIGNAL \b2v_inst|u4|ALT_INV_Add0~32_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mI2C_DATA\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD[23]~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Equal4~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD[23]~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LUT_INDEX\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|ALT_INV_END~q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mSetup_ST.0010~q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mI2C_GO~q\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_i2c_reset~combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_i2c_reset~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD[23]~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \b2v_inst10|ALT_INV_Pwm~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SDO~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_I2C_SCLK~0_combout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_SCLK~q\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_count_pwm[1]~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_etat.pwm_init_high_s~q\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Pwm~0_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_pwm_number\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \b2v_inst10|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~86_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~85_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~84_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~83_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~82_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~81_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~80_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~79_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~78_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~77_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~75_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~74_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~73_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~72_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~71_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~70_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~69_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~68_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~67_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~66_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~64_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~63_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~62_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~61_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~60_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~59_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~58_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~57_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~56_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~55_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~53_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~52_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~51_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~50_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~49_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~48_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~47_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~46_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~45_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~44_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~42_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~41_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~40_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~39_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~38_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~37_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~36_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~35_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~34_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~33_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~31_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~30_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~29_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~28_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~27_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~26_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~25_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~24_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~23_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~22_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~20_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~19_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~18_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~17_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~16_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~15_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~14_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~13_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~12_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~11_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~9_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~8_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~7_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~6_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~5_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~4_combout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \b2v_inst3|ALT_INV_gi~3_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~2_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi~0_combout\ : std_logic;
SIGNAL \b2v_inst|ALT_INV_rCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_Pre_FVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_mSTART~q\ : std_logic;
SIGNAL \b2v_inst|ALT_INV_rCCD_FVAL~q\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_nri[7]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_nri[7]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~10_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~9_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan9~3_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_nbi[1]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_IMGY_out~3_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Y[8]~3_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~8_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~7_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~6_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~5_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~4_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_nbi[1]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~3_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~2_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_X[4]~3_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_X[3]~2_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_X[2]~1_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_X[8]~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Y[4]~2_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_state~q\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gen~0_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Y[6]~1_combout\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_mCCD_LVAL~q\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_oRST_2~q\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_oRST_1~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_etat.new_t1~q\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_IMG~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Y[4]~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_IMGY_out~2_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_IMGY_out~1_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_IMGY_out~0_combout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \b2v_inst|u2|ALT_INV_oRST_1~q\ : std_logic;
SIGNAL \b2v_inst|ALT_INV_rClk\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_comb_bita10~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \b2v_inst|u8|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|u0|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u8|ALT_INV_combo_cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \b2v_inst|u3|ALT_INV_Y_Cont\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst10|ALT_INV_etat.pwm_low_s~q\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_cnt\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\ : std_logic;
SIGNAL \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_count_pwm\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst10|ALT_INV_etat.pwm_high_s~q\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_etat.new_t0~q\ : std_logic;
SIGNAL \b2v_inst10|ALT_INV_new_trame_int~q\ : std_logic;
SIGNAL \b2v_inst3|ALT_INV_gi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \b2v_inst2|ALT_INV_comptX\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \b2v_inst2|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \b2v_inst|u3|ALT_INV_X_Cont\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \b2v_inst10|ALT_INV_PWMout~q\ : std_logic;
SIGNAL \b2v_inst2|ALT_INV_comptY\ : std_logic_vector(9 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_Ext_Clock <= Ext_Clock;
ww_CCD_FVAL <= CCD_FVAL;
ww_CCD_LVAL <= CCD_LVAL;
ww_CCD_PIXCLK <= CCD_PIXCLK;
I2C_SCLK <= ww_I2C_SCLK;
I2C_SDAT <= ww_I2C_SDAT;
ww_CCD_DATA <= CCD_DATA;
ww_KEY <= KEY;
ww_SW <= SW;
CCD_MCCLK <= ww_CCD_MCCLK;
TRIGGER <= ww_TRIGGER;
RESETn <= ww_RESETn;
VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
LEDG <= ww_LEDG;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
VGA_CLK <= ww_VGA_CLK;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
tempo_flag <= ww_tempo_flag;
servo1 <= ww_servo1;
servo2 <= ww_servo2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(5);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(6);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\
);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(7);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(8);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(9);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & 
\b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(10);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(7) & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(11);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\
& \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(2) & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont\(3) & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont\(3) & \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont\(1));

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \b2v_inst|u4|mCCD_G\(12);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\b2v_inst|u3|Y_Cont\(4) & \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|Y_Cont\(2) & \b2v_inst|u3|Y_Cont\(1) & \b2v_inst|u3|X_Cont\(9) & 
\b2v_inst|u3|X_Cont[8]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont\(6) & \b2v_inst|u3|X_Cont\(5) & \b2v_inst|u3|X_Cont\(4) & \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\ & 
\b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\b2v_inst2|Y[3]~7_combout\ & \b2v_inst2|Y[2]~6_combout\ & \b2v_inst2|Y[1]~5_combout\ & \b2v_inst2|Y[0]~4_combout\ & \b2v_inst2|X[8]~0_combout\ & \b2v_inst2|X[7]~8_combout\ & 
\b2v_inst2|X[6]~7_combout\ & \b2v_inst2|X[5]~6_combout\ & \b2v_inst2|X[4]~3_combout\ & \b2v_inst2|X[3]~2_combout\ & \b2v_inst2|X[2]~1_combout\ & \b2v_inst2|X[1]~5_combout\ & \b2v_inst2|X[0]~4_combout\);

\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5) & \b2v_inst|u3|mCCD_DATA\(7) & \b2v_inst|u3|mCCD_DATA\(6) & \b2v_inst|u3|mCCD_DATA\(5));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(17) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\(4);

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7) & \b2v_inst|u3|mCCD_DATA\(9) & \b2v_inst|u3|mCCD_DATA\(8));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(21) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\(4);

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10) & \b2v_inst|u3|mCCD_DATA\(11) & \b2v_inst|u3|mCCD_DATA\(10) & \b2v_inst|u3|mCCD_DATA\(4));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\(4);

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2) & \b2v_inst|u3|mCCD_DATA\(3) & \b2v_inst|u3|mCCD_DATA\(2));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(14) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(15) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(16) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\(4);

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (gnd & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0) & \b2v_inst|u3|mCCD_DATA\(1) & \b2v_inst|u3|mCCD_DATA\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\ & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\ & 
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(12) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(13) <= \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\ <= NOT \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\;
\b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\ <= NOT \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\;
\b2v_inst|u8|ALT_INV_mSetup_ST.0010~DUPLICATE_q\ <= NOT \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\;
\b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\ <= NOT \b2v_inst|u8|mI2C_GO~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\ <= NOT \b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\;
\b2v_inst|u2|ALT_INV_Cont[21]~DUPLICATE_q\ <= NOT \b2v_inst|u2|Cont[21]~DUPLICATE_q\;
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\ <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\;
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\;
\b2v_inst|u8|ALT_INV_combo_cnt[12]~DUPLICATE_q\ <= NOT \b2v_inst|u8|combo_cnt[12]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\ <= NOT \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\;
\b2v_inst|u8|ALT_INV_combo_cnt[7]~DUPLICATE_q\ <= NOT \b2v_inst|u8|combo_cnt[7]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\ <= NOT \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_X_Cont[3]~DUPLICATE_q\ <= NOT \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_X_Cont[4]~DUPLICATE_q\ <= NOT \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_X_Cont[6]~DUPLICATE_q\ <= NOT \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\ <= NOT \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_X_Cont[0]~DUPLICATE_q\ <= NOT \b2v_inst|u3|X_Cont[0]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\ <= NOT \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\;
\b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\ <= NOT \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\;
\ALT_INV_CCD_DATA[0]~input_o\ <= NOT \CCD_DATA[0]~input_o\;
\ALT_INV_CCD_DATA[1]~input_o\ <= NOT \CCD_DATA[1]~input_o\;
\ALT_INV_CCD_DATA[3]~input_o\ <= NOT \CCD_DATA[3]~input_o\;
\ALT_INV_CCD_DATA[11]~input_o\ <= NOT \CCD_DATA[11]~input_o\;
\ALT_INV_CCD_DATA[10]~input_o\ <= NOT \CCD_DATA[10]~input_o\;
\ALT_INV_CCD_DATA[9]~input_o\ <= NOT \CCD_DATA[9]~input_o\;
\ALT_INV_CCD_DATA[8]~input_o\ <= NOT \CCD_DATA[8]~input_o\;
\ALT_INV_CCD_DATA[7]~input_o\ <= NOT \CCD_DATA[7]~input_o\;
\ALT_INV_CCD_DATA[6]~input_o\ <= NOT \CCD_DATA[6]~input_o\;
\ALT_INV_CCD_DATA[5]~input_o\ <= NOT \CCD_DATA[5]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_CCD_LVAL~input_o\ <= NOT \CCD_LVAL~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_I2C_SDAT~input_o\ <= NOT \I2C_SDAT~input_o\;
\b2v_inst|u3|ALT_INV_LessThan0~5_combout\ <= NOT \b2v_inst|u3|LessThan0~5_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK4~2_combout\ <= NOT \b2v_inst|u8|u0|ACK4~2_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK4~1_combout\ <= NOT \b2v_inst|u8|u0|ACK4~1_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK3~2_combout\ <= NOT \b2v_inst|u8|u0|ACK3~2_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK3~1_combout\ <= NOT \b2v_inst|u8|u0|ACK3~1_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK2~2_combout\ <= NOT \b2v_inst|u8|u0|ACK2~2_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK2~1_combout\ <= NOT \b2v_inst|u8|u0|ACK2~1_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK1~1_combout\ <= NOT \b2v_inst|u8|u0|ACK1~1_combout\;
\b2v_inst10|ALT_INV_pwm_number[3]~5_combout\ <= NOT \b2v_inst10|pwm_number[3]~5_combout\;
\b2v_inst10|ALT_INV_pwm_number[2]~4_combout\ <= NOT \b2v_inst10|pwm_number[2]~4_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_1\(0) <= NOT \b2v_inst|u4|mDATAd_1\(0);
\b2v_inst|u4|ALT_INV_Add0~63_combout\ <= NOT \b2v_inst|u4|Add0~63_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(0) <= NOT \b2v_inst|u4|mDATAd_0\(0);
\b2v_inst|u4|ALT_INV_mDATAd_1\(1) <= NOT \b2v_inst|u4|mDATAd_1\(1);
\b2v_inst|u4|ALT_INV_Add0~58_combout\ <= NOT \b2v_inst|u4|Add0~58_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(1) <= NOT \b2v_inst|u4|mDATAd_0\(1);
\b2v_inst|u4|ALT_INV_mDATAd_1\(2) <= NOT \b2v_inst|u4|mDATAd_1\(2);
\b2v_inst|u4|ALT_INV_Add0~53_combout\ <= NOT \b2v_inst|u4|Add0~53_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(2) <= NOT \b2v_inst|u4|mDATAd_0\(2);
\b2v_inst|ALT_INV_rCCD_DATA\(4) <= NOT \b2v_inst|rCCD_DATA\(4);
\b2v_inst|ALT_INV_rCCD_DATA\(7) <= NOT \b2v_inst|rCCD_DATA\(7);
\b2v_inst|ALT_INV_rCCD_DATA\(6) <= NOT \b2v_inst|rCCD_DATA\(6);
\b2v_inst|u4|ALT_INV_mDATAd_1\(3) <= NOT \b2v_inst|u4|mDATAd_1\(3);
\b2v_inst|u4|ALT_INV_Add0~48_combout\ <= NOT \b2v_inst|u4|Add0~48_combout\;
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~1_combout\ <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\;
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(3) <= NOT \b2v_inst|u4|mDATAd_0\(3);
\b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\ <= NOT \b2v_inst|u8|senosr_exposure[13]~4_combout\;
\b2v_inst|u8|ALT_INV_senosr_exposure[13]~3_combout\ <= NOT \b2v_inst|u8|senosr_exposure[13]~3_combout\;
\b2v_inst|u8|ALT_INV_always1~1_combout\ <= NOT \b2v_inst|u8|always1~1_combout\;
\b2v_inst|u8|ALT_INV_senosr_exposure[13]~2_combout\ <= NOT \b2v_inst|u8|senosr_exposure[13]~2_combout\;
\b2v_inst|u8|ALT_INV_senosr_exposure[13]~1_combout\ <= NOT \b2v_inst|u8|senosr_exposure[13]~1_combout\;
\b2v_inst|u8|ALT_INV_always1~0_combout\ <= NOT \b2v_inst|u8|always1~0_combout\;
\b2v_inst|u8|ALT_INV_senosr_exposure[13]~0_combout\ <= NOT \b2v_inst|u8|senosr_exposure[13]~0_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_1\(4) <= NOT \b2v_inst|u4|mDATAd_1\(4);
\b2v_inst|u4|ALT_INV_Add0~43_combout\ <= NOT \b2v_inst|u4|Add0~43_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(4) <= NOT \b2v_inst|u4|mDATAd_0\(4);
\b2v_inst|u8|ALT_INV_senosr_exposure\(0) <= NOT \b2v_inst|u8|senosr_exposure\(0);
\b2v_inst|u8|ALT_INV_senosr_exposure\(6) <= NOT \b2v_inst|u8|senosr_exposure\(6);
\b2v_inst|u8|ALT_INV_senosr_exposure\(7) <= NOT \b2v_inst|u8|senosr_exposure\(7);
\b2v_inst|u8|ALT_INV_senosr_exposure\(9) <= NOT \b2v_inst|u8|senosr_exposure\(9);
\b2v_inst|u8|ALT_INV_senosr_exposure\(10) <= NOT \b2v_inst|u8|senosr_exposure\(10);
\b2v_inst|u8|ALT_INV_senosr_exposure\(8) <= NOT \b2v_inst|u8|senosr_exposure\(8);
\b2v_inst|u8|ALT_INV_Mux1~0_combout\ <= NOT \b2v_inst|u8|Mux1~0_combout\;
\b2v_inst|u8|ALT_INV_Add4~0_combout\ <= NOT \b2v_inst|u8|Add4~0_combout\;
\b2v_inst|u8|ALT_INV_LUT_INDEX[5]~1_combout\ <= NOT \b2v_inst|u8|LUT_INDEX[5]~1_combout\;
\b2v_inst|u8|u0|ALT_INV_Selector0~0_combout\ <= NOT \b2v_inst|u8|u0|Selector0~0_combout\;
\b2v_inst|u8|u0|ALT_INV_ACK~combout\ <= NOT \b2v_inst|u8|u0|ACK~combout\;
\b2v_inst|u8|u0|ALT_INV_ACK4~q\ <= NOT \b2v_inst|u8|u0|ACK4~q\;
\b2v_inst|u8|u0|ALT_INV_ACK3~q\ <= NOT \b2v_inst|u8|u0|ACK3~q\;
\b2v_inst|u8|u0|ALT_INV_ACK2~q\ <= NOT \b2v_inst|u8|u0|ACK2~q\;
\b2v_inst|u8|u0|ALT_INV_ACK1~q\ <= NOT \b2v_inst|u8|u0|ACK1~q\;
\b2v_inst|u8|ALT_INV_mSetup_ST.0000~q\ <= NOT \b2v_inst|u8|mSetup_ST.0000~q\;
\b2v_inst|u8|ALT_INV_iexposure_adj_delay\(0) <= NOT \b2v_inst|u8|iexposure_adj_delay\(0);
\b2v_inst|u4|ALT_INV_mDATAd_1\(11) <= NOT \b2v_inst|u4|mDATAd_1\(11);
\b2v_inst|u4|ALT_INV_Add0~42_combout\ <= NOT \b2v_inst|u4|Add0~42_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(11) <= NOT \b2v_inst|u4|mDATAd_0\(11);
\b2v_inst|u4|ALT_INV_mDATAd_1\(10) <= NOT \b2v_inst|u4|mDATAd_1\(10);
\b2v_inst|u4|ALT_INV_Add0~41_combout\ <= NOT \b2v_inst|u4|Add0~41_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(10) <= NOT \b2v_inst|u4|mDATAd_0\(10);
\b2v_inst|u4|ALT_INV_mDATAd_1\(9) <= NOT \b2v_inst|u4|mDATAd_1\(9);
\b2v_inst|u4|ALT_INV_Add0~40_combout\ <= NOT \b2v_inst|u4|Add0~40_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(9) <= NOT \b2v_inst|u4|mDATAd_0\(9);
\b2v_inst|u4|ALT_INV_mDATAd_1\(8) <= NOT \b2v_inst|u4|mDATAd_1\(8);
\b2v_inst|u4|ALT_INV_Add0~39_combout\ <= NOT \b2v_inst|u4|Add0~39_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(8) <= NOT \b2v_inst|u4|mDATAd_0\(8);
\b2v_inst|u4|ALT_INV_mDATAd_1\(7) <= NOT \b2v_inst|u4|mDATAd_1\(7);
\b2v_inst|u4|ALT_INV_Add0~38_combout\ <= NOT \b2v_inst|u4|Add0~38_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(7) <= NOT \b2v_inst|u4|mDATAd_0\(7);
\b2v_inst|u4|ALT_INV_mDATAd_1\(6) <= NOT \b2v_inst|u4|mDATAd_1\(6);
\b2v_inst|u4|ALT_INV_Add0~37_combout\ <= NOT \b2v_inst|u4|Add0~37_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(6) <= NOT \b2v_inst|u4|mDATAd_0\(6);
\b2v_inst|u4|ALT_INV_mDATAd_1\(5) <= NOT \b2v_inst|u4|mDATAd_1\(5);
\b2v_inst|u4|ALT_INV_Add0~32_combout\ <= NOT \b2v_inst|u4|Add0~32_combout\;
\b2v_inst|u4|ALT_INV_mDATAd_0\(5) <= NOT \b2v_inst|u4|mDATAd_0\(5);
\b2v_inst|u8|ALT_INV_mI2C_DATA\(13) <= NOT \b2v_inst|u8|mI2C_DATA\(13);
\b2v_inst|u8|u0|ALT_INV_SD[23]~2_combout\ <= NOT \b2v_inst|u8|u0|SD[23]~2_combout\;
\b2v_inst|u8|ALT_INV_Equal4~4_combout\ <= NOT \b2v_inst|u8|Equal4~4_combout\;
\b2v_inst|u8|u0|ALT_INV_SD[23]~1_combout\ <= NOT \b2v_inst|u8|u0|SD[23]~1_combout\;
\b2v_inst|u8|ALT_INV_LessThan3~0_combout\ <= NOT \b2v_inst|u8|LessThan3~0_combout\;
\b2v_inst|u8|ALT_INV_LUT_INDEX\(0) <= NOT \b2v_inst|u8|LUT_INDEX\(0);
\b2v_inst|u8|ALT_INV_LUT_INDEX\(2) <= NOT \b2v_inst|u8|LUT_INDEX\(2);
\b2v_inst|u8|ALT_INV_LUT_INDEX\(1) <= NOT \b2v_inst|u8|LUT_INDEX\(1);
\b2v_inst|u8|ALT_INV_LUT_INDEX\(3) <= NOT \b2v_inst|u8|LUT_INDEX\(3);
\b2v_inst|u8|ALT_INV_LUT_INDEX\(4) <= NOT \b2v_inst|u8|LUT_INDEX\(4);
\b2v_inst|u8|u0|ALT_INV_END~q\ <= NOT \b2v_inst|u8|u0|END~q\;
\b2v_inst|u8|ALT_INV_mSetup_ST.0010~q\ <= NOT \b2v_inst|u8|mSetup_ST.0010~q\;
\b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\ <= NOT \b2v_inst|u8|mSetup_ST.0001~q\;
\b2v_inst|u8|u0|ALT_INV_Mux0~8_combout\ <= NOT \b2v_inst|u8|u0|Mux0~8_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(2) <= NOT \b2v_inst|u8|u0|SD\(2);
\b2v_inst|u8|u0|ALT_INV_SD\(4) <= NOT \b2v_inst|u8|u0|SD\(4);
\b2v_inst|u8|u0|ALT_INV_SD\(3) <= NOT \b2v_inst|u8|u0|SD\(3);
\b2v_inst|u8|u0|ALT_INV_SD\(5) <= NOT \b2v_inst|u8|u0|SD\(5);
\b2v_inst|u8|u0|ALT_INV_Mux0~7_combout\ <= NOT \b2v_inst|u8|u0|Mux0~7_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(1) <= NOT \b2v_inst|u8|u0|SD\(1);
\b2v_inst|u8|u0|ALT_INV_SD\(0) <= NOT \b2v_inst|u8|u0|SD\(0);
\b2v_inst|u8|u0|ALT_INV_Mux0~6_combout\ <= NOT \b2v_inst|u8|u0|Mux0~6_combout\;
\b2v_inst|u8|u0|ALT_INV_Mux0~5_combout\ <= NOT \b2v_inst|u8|u0|Mux0~5_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(6) <= NOT \b2v_inst|u8|u0|SD\(6);
\b2v_inst|u8|u0|ALT_INV_SD\(7) <= NOT \b2v_inst|u8|u0|SD\(7);
\b2v_inst|u8|u0|ALT_INV_SD\(13) <= NOT \b2v_inst|u8|u0|SD\(13);
\b2v_inst|u8|u0|ALT_INV_SD\(14) <= NOT \b2v_inst|u8|u0|SD\(14);
\b2v_inst|u8|u0|ALT_INV_Mux0~4_combout\ <= NOT \b2v_inst|u8|u0|Mux0~4_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(9) <= NOT \b2v_inst|u8|u0|SD\(9);
\b2v_inst|u8|u0|ALT_INV_SD\(10) <= NOT \b2v_inst|u8|u0|SD\(10);
\b2v_inst|u8|u0|ALT_INV_SD\(16) <= NOT \b2v_inst|u8|u0|SD\(16);
\b2v_inst|u8|u0|ALT_INV_SD\(17) <= NOT \b2v_inst|u8|u0|SD\(17);
\b2v_inst|u8|u0|ALT_INV_Mux0~3_combout\ <= NOT \b2v_inst|u8|u0|Mux0~3_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(8) <= NOT \b2v_inst|u8|u0|SD\(8);
\b2v_inst|u8|u0|ALT_INV_SD\(15) <= NOT \b2v_inst|u8|u0|SD\(15);
\b2v_inst|u8|u0|ALT_INV_Mux0~2_combout\ <= NOT \b2v_inst|u8|u0|Mux0~2_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(11) <= NOT \b2v_inst|u8|u0|SD\(11);
\b2v_inst|u8|u0|ALT_INV_SD\(12) <= NOT \b2v_inst|u8|u0|SD\(12);
\b2v_inst|u8|u0|ALT_INV_SD\(18) <= NOT \b2v_inst|u8|u0|SD\(18);
\b2v_inst|u8|u0|ALT_INV_SD\(19) <= NOT \b2v_inst|u8|u0|SD\(19);
\b2v_inst|u8|u0|ALT_INV_Mux0~1_combout\ <= NOT \b2v_inst|u8|u0|Mux0~1_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(20) <= NOT \b2v_inst|u8|u0|SD\(20);
\b2v_inst|u8|u0|ALT_INV_SD\(22) <= NOT \b2v_inst|u8|u0|SD\(22);
\b2v_inst|u8|u0|ALT_INV_Mux0~0_combout\ <= NOT \b2v_inst|u8|u0|Mux0~0_combout\;
\b2v_inst|u8|u0|ALT_INV_SD\(21) <= NOT \b2v_inst|u8|u0|SD\(21);
\b2v_inst|u8|u0|ALT_INV_SD\(23) <= NOT \b2v_inst|u8|u0|SD\(23);
\b2v_inst|u8|u0|ALT_INV_LessThan2~0_combout\ <= NOT \b2v_inst|u8|u0|LessThan2~0_combout\;
\b2v_inst|u8|ALT_INV_mI2C_GO~q\ <= NOT \b2v_inst|u8|mI2C_GO~q\;
\b2v_inst|u8|ALT_INV_LessThan2~3_combout\ <= NOT \b2v_inst|u8|LessThan2~3_combout\;
\b2v_inst|u8|ALT_INV_LessThan2~2_combout\ <= NOT \b2v_inst|u8|LessThan2~2_combout\;
\b2v_inst|u8|ALT_INV_LessThan2~1_combout\ <= NOT \b2v_inst|u8|LessThan2~1_combout\;
\b2v_inst|u8|ALT_INV_LessThan2~0_combout\ <= NOT \b2v_inst|u8|LessThan2~0_combout\;
\b2v_inst|u8|ALT_INV_i2c_reset~combout\ <= NOT \b2v_inst|u8|i2c_reset~combout\;
\b2v_inst|u8|ALT_INV_i2c_reset~0_combout\ <= NOT \b2v_inst|u8|i2c_reset~0_combout\;
\b2v_inst|u8|ALT_INV_iexposure_adj_delay\(2) <= NOT \b2v_inst|u8|iexposure_adj_delay\(2);
\b2v_inst|u8|ALT_INV_iexposure_adj_delay\(3) <= NOT \b2v_inst|u8|iexposure_adj_delay\(3);
\b2v_inst|u8|ALT_INV_Equal4~3_combout\ <= NOT \b2v_inst|u8|Equal4~3_combout\;
\b2v_inst|u8|ALT_INV_Equal4~2_combout\ <= NOT \b2v_inst|u8|Equal4~2_combout\;
\b2v_inst|u8|ALT_INV_Equal4~1_combout\ <= NOT \b2v_inst|u8|Equal4~1_combout\;
\b2v_inst|u8|ALT_INV_Equal4~0_combout\ <= NOT \b2v_inst|u8|Equal4~0_combout\;
\b2v_inst|u8|u0|ALT_INV_SD[23]~0_combout\ <= NOT \b2v_inst|u8|u0|SD[23]~0_combout\;
\b2v_inst|u8|u0|ALT_INV_Selector1~0_combout\ <= NOT \b2v_inst|u8|u0|Selector1~0_combout\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(1);
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(0);
\b2v_inst10|ALT_INV_Pwm~1_combout\ <= NOT \b2v_inst10|Pwm~1_combout\;
\b2v_inst10|ALT_INV_Selector10~0_combout\ <= NOT \b2v_inst10|Selector10~0_combout\;
\b2v_inst10|ALT_INV_Equal2~3_combout\ <= NOT \b2v_inst10|Equal2~3_combout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(1);
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3) <= NOT \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(3);
\b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\ <= NOT \b2v_inst|u4|mwrite_DPRAM~q\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(4) <= NOT \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4);
\b2v_inst|u8|u0|ALT_INV_SDO~q\ <= NOT \b2v_inst|u8|u0|SDO~q\;
\b2v_inst|u8|u0|ALT_INV_I2C_SCLK~0_combout\ <= NOT \b2v_inst|u8|u0|I2C_SCLK~0_combout\;
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(2) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(2);
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(3);
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(4);
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(5) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(5);
\b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6) <= NOT \b2v_inst|u8|u0|SD_COUNTER\(6);
\b2v_inst|u8|ALT_INV_mI2C_CTRL_CLK~q\ <= NOT \b2v_inst|u8|mI2C_CTRL_CLK~q\;
\b2v_inst|u8|u0|ALT_INV_SCLK~q\ <= NOT \b2v_inst|u8|u0|SCLK~q\;
\b2v_inst10|ALT_INV_count_pwm[1]~1_combout\ <= NOT \b2v_inst10|count_pwm[1]~1_combout\;
\b2v_inst10|ALT_INV_etat.pwm_init_high_s~q\ <= NOT \b2v_inst10|etat.pwm_init_high_s~q\;
\b2v_inst10|ALT_INV_Pwm~0_combout\ <= NOT \b2v_inst10|Pwm~0_combout\;
\b2v_inst10|ALT_INV_pwm_number\(0) <= NOT \b2v_inst10|pwm_number\(0);
\b2v_inst10|ALT_INV_pwm_number\(1) <= NOT \b2v_inst10|pwm_number\(1);
\b2v_inst10|ALT_INV_pwm_number\(2) <= NOT \b2v_inst10|pwm_number\(2);
\b2v_inst10|ALT_INV_LessThan2~1_combout\ <= NOT \b2v_inst10|LessThan2~1_combout\;
\b2v_inst10|ALT_INV_LessThan2~0_combout\ <= NOT \b2v_inst10|LessThan2~0_combout\;
\b2v_inst10|ALT_INV_Equal1~3_combout\ <= NOT \b2v_inst10|Equal1~3_combout\;
\b2v_inst10|ALT_INV_Equal1~2_combout\ <= NOT \b2v_inst10|Equal1~2_combout\;
\b2v_inst10|ALT_INV_Equal1~1_combout\ <= NOT \b2v_inst10|Equal1~1_combout\;
\b2v_inst10|ALT_INV_Equal2~2_combout\ <= NOT \b2v_inst10|Equal2~2_combout\;
\b2v_inst10|ALT_INV_Equal2~1_combout\ <= NOT \b2v_inst10|Equal2~1_combout\;
\b2v_inst10|ALT_INV_Equal2~0_combout\ <= NOT \b2v_inst10|Equal2~0_combout\;
\b2v_inst10|ALT_INV_Equal1~0_combout\ <= NOT \b2v_inst10|Equal1~0_combout\;
\b2v_inst3|ALT_INV_gi~86_combout\ <= NOT \b2v_inst3|gi~86_combout\;
\b2v_inst3|ALT_INV_gi~85_combout\ <= NOT \b2v_inst3|gi~85_combout\;
\b2v_inst3|ALT_INV_gi~84_combout\ <= NOT \b2v_inst3|gi~84_combout\;
\b2v_inst3|ALT_INV_gi~83_combout\ <= NOT \b2v_inst3|gi~83_combout\;
\b2v_inst3|ALT_INV_gi~82_combout\ <= NOT \b2v_inst3|gi~82_combout\;
\b2v_inst3|ALT_INV_gi~81_combout\ <= NOT \b2v_inst3|gi~81_combout\;
\b2v_inst3|ALT_INV_gi~80_combout\ <= NOT \b2v_inst3|gi~80_combout\;
\b2v_inst3|ALT_INV_gi~79_combout\ <= NOT \b2v_inst3|gi~79_combout\;
\b2v_inst3|ALT_INV_gi~78_combout\ <= NOT \b2v_inst3|gi~78_combout\;
\b2v_inst3|ALT_INV_gi~77_combout\ <= NOT \b2v_inst3|gi~77_combout\;
\b2v_inst3|ALT_INV_gi~75_combout\ <= NOT \b2v_inst3|gi~75_combout\;
\b2v_inst3|ALT_INV_gi~74_combout\ <= NOT \b2v_inst3|gi~74_combout\;
\b2v_inst3|ALT_INV_gi~73_combout\ <= NOT \b2v_inst3|gi~73_combout\;
\b2v_inst3|ALT_INV_gi~72_combout\ <= NOT \b2v_inst3|gi~72_combout\;
\b2v_inst3|ALT_INV_gi~71_combout\ <= NOT \b2v_inst3|gi~71_combout\;
\b2v_inst3|ALT_INV_gi~70_combout\ <= NOT \b2v_inst3|gi~70_combout\;
\b2v_inst3|ALT_INV_gi~69_combout\ <= NOT \b2v_inst3|gi~69_combout\;
\b2v_inst3|ALT_INV_gi~68_combout\ <= NOT \b2v_inst3|gi~68_combout\;
\b2v_inst3|ALT_INV_gi~67_combout\ <= NOT \b2v_inst3|gi~67_combout\;
\b2v_inst3|ALT_INV_gi~66_combout\ <= NOT \b2v_inst3|gi~66_combout\;
\b2v_inst3|ALT_INV_gi~64_combout\ <= NOT \b2v_inst3|gi~64_combout\;
\b2v_inst3|ALT_INV_gi~63_combout\ <= NOT \b2v_inst3|gi~63_combout\;
\b2v_inst3|ALT_INV_gi~62_combout\ <= NOT \b2v_inst3|gi~62_combout\;
\b2v_inst3|ALT_INV_gi~61_combout\ <= NOT \b2v_inst3|gi~61_combout\;
\b2v_inst3|ALT_INV_gi~60_combout\ <= NOT \b2v_inst3|gi~60_combout\;
\b2v_inst3|ALT_INV_gi~59_combout\ <= NOT \b2v_inst3|gi~59_combout\;
\b2v_inst3|ALT_INV_gi~58_combout\ <= NOT \b2v_inst3|gi~58_combout\;
\b2v_inst3|ALT_INV_gi~57_combout\ <= NOT \b2v_inst3|gi~57_combout\;
\b2v_inst3|ALT_INV_gi~56_combout\ <= NOT \b2v_inst3|gi~56_combout\;
\b2v_inst3|ALT_INV_gi~55_combout\ <= NOT \b2v_inst3|gi~55_combout\;
\b2v_inst3|ALT_INV_gi~53_combout\ <= NOT \b2v_inst3|gi~53_combout\;
\b2v_inst3|ALT_INV_gi~52_combout\ <= NOT \b2v_inst3|gi~52_combout\;
\b2v_inst3|ALT_INV_gi~51_combout\ <= NOT \b2v_inst3|gi~51_combout\;
\b2v_inst3|ALT_INV_gi~50_combout\ <= NOT \b2v_inst3|gi~50_combout\;
\b2v_inst3|ALT_INV_gi~49_combout\ <= NOT \b2v_inst3|gi~49_combout\;
\b2v_inst3|ALT_INV_gi~48_combout\ <= NOT \b2v_inst3|gi~48_combout\;
\b2v_inst3|ALT_INV_gi~47_combout\ <= NOT \b2v_inst3|gi~47_combout\;
\b2v_inst3|ALT_INV_gi~46_combout\ <= NOT \b2v_inst3|gi~46_combout\;
\b2v_inst3|ALT_INV_gi~45_combout\ <= NOT \b2v_inst3|gi~45_combout\;
\b2v_inst3|ALT_INV_gi~44_combout\ <= NOT \b2v_inst3|gi~44_combout\;
\b2v_inst3|ALT_INV_gi~42_combout\ <= NOT \b2v_inst3|gi~42_combout\;
\b2v_inst3|ALT_INV_gi~41_combout\ <= NOT \b2v_inst3|gi~41_combout\;
\b2v_inst3|ALT_INV_gi~40_combout\ <= NOT \b2v_inst3|gi~40_combout\;
\b2v_inst3|ALT_INV_gi~39_combout\ <= NOT \b2v_inst3|gi~39_combout\;
\b2v_inst3|ALT_INV_gi~38_combout\ <= NOT \b2v_inst3|gi~38_combout\;
\b2v_inst3|ALT_INV_gi~37_combout\ <= NOT \b2v_inst3|gi~37_combout\;
\b2v_inst3|ALT_INV_gi~36_combout\ <= NOT \b2v_inst3|gi~36_combout\;
\b2v_inst3|ALT_INV_gi~35_combout\ <= NOT \b2v_inst3|gi~35_combout\;
\b2v_inst3|ALT_INV_gi~34_combout\ <= NOT \b2v_inst3|gi~34_combout\;
\b2v_inst3|ALT_INV_gi~33_combout\ <= NOT \b2v_inst3|gi~33_combout\;
\b2v_inst3|ALT_INV_gi~31_combout\ <= NOT \b2v_inst3|gi~31_combout\;
\b2v_inst3|ALT_INV_gi~30_combout\ <= NOT \b2v_inst3|gi~30_combout\;
\b2v_inst3|ALT_INV_gi~29_combout\ <= NOT \b2v_inst3|gi~29_combout\;
\b2v_inst3|ALT_INV_gi~28_combout\ <= NOT \b2v_inst3|gi~28_combout\;
\b2v_inst3|ALT_INV_gi~27_combout\ <= NOT \b2v_inst3|gi~27_combout\;
\b2v_inst3|ALT_INV_gi~26_combout\ <= NOT \b2v_inst3|gi~26_combout\;
\b2v_inst3|ALT_INV_gi~25_combout\ <= NOT \b2v_inst3|gi~25_combout\;
\b2v_inst3|ALT_INV_gi~24_combout\ <= NOT \b2v_inst3|gi~24_combout\;
\b2v_inst3|ALT_INV_gi~23_combout\ <= NOT \b2v_inst3|gi~23_combout\;
\b2v_inst3|ALT_INV_gi~22_combout\ <= NOT \b2v_inst3|gi~22_combout\;
\b2v_inst3|ALT_INV_gi~20_combout\ <= NOT \b2v_inst3|gi~20_combout\;
\b2v_inst3|ALT_INV_gi~19_combout\ <= NOT \b2v_inst3|gi~19_combout\;
\b2v_inst3|ALT_INV_gi~18_combout\ <= NOT \b2v_inst3|gi~18_combout\;
\b2v_inst3|ALT_INV_gi~17_combout\ <= NOT \b2v_inst3|gi~17_combout\;
\b2v_inst3|ALT_INV_gi~16_combout\ <= NOT \b2v_inst3|gi~16_combout\;
\b2v_inst3|ALT_INV_gi~15_combout\ <= NOT \b2v_inst3|gi~15_combout\;
\b2v_inst3|ALT_INV_gi~14_combout\ <= NOT \b2v_inst3|gi~14_combout\;
\b2v_inst3|ALT_INV_gi~13_combout\ <= NOT \b2v_inst3|gi~13_combout\;
\b2v_inst3|ALT_INV_gi~12_combout\ <= NOT \b2v_inst3|gi~12_combout\;
\b2v_inst3|ALT_INV_gi~11_combout\ <= NOT \b2v_inst3|gi~11_combout\;
\b2v_inst3|ALT_INV_gi~9_combout\ <= NOT \b2v_inst3|gi~9_combout\;
\b2v_inst3|ALT_INV_gi~8_combout\ <= NOT \b2v_inst3|gi~8_combout\;
\b2v_inst3|ALT_INV_gi~7_combout\ <= NOT \b2v_inst3|gi~7_combout\;
\b2v_inst3|ALT_INV_gi~6_combout\ <= NOT \b2v_inst3|gi~6_combout\;
\b2v_inst3|ALT_INV_gi~5_combout\ <= NOT \b2v_inst3|gi~5_combout\;
\b2v_inst3|ALT_INV_gi~4_combout\ <= NOT \b2v_inst3|gi~4_combout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1);
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0);
\b2v_inst3|ALT_INV_gi~3_combout\ <= NOT \b2v_inst3|gi~3_combout\;
\b2v_inst3|ALT_INV_gi~2_combout\ <= NOT \b2v_inst3|gi~2_combout\;
\b2v_inst3|ALT_INV_gi~1_combout\ <= NOT \b2v_inst3|gi~1_combout\;
\b2v_inst3|ALT_INV_gi~0_combout\ <= NOT \b2v_inst3|gi~0_combout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3) <= NOT \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3);
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2) <= NOT \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2);
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4) <= NOT \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4);
\b2v_inst|ALT_INV_rCCD_LVAL~q\ <= NOT \b2v_inst|rCCD_LVAL~q\;
\b2v_inst|u3|ALT_INV_Pre_FVAL~q\ <= NOT \b2v_inst|u3|Pre_FVAL~q\;
\b2v_inst|u3|ALT_INV_mSTART~q\ <= NOT \b2v_inst|u3|mSTART~q\;
\b2v_inst|ALT_INV_rCCD_FVAL~q\ <= NOT \b2v_inst|rCCD_FVAL~q\;
\b2v_inst|u2|ALT_INV_Equal0~7_combout\ <= NOT \b2v_inst|u2|Equal0~7_combout\;
\b2v_inst|u2|ALT_INV_Equal0~6_combout\ <= NOT \b2v_inst|u2|Equal0~6_combout\;
\b2v_inst10|ALT_INV_LessThan0~5_combout\ <= NOT \b2v_inst10|LessThan0~5_combout\;
\b2v_inst10|ALT_INV_LessThan0~4_combout\ <= NOT \b2v_inst10|LessThan0~4_combout\;
\b2v_inst10|ALT_INV_LessThan0~3_combout\ <= NOT \b2v_inst10|LessThan0~3_combout\;
\b2v_inst10|ALT_INV_LessThan0~2_combout\ <= NOT \b2v_inst10|LessThan0~2_combout\;
\b2v_inst10|ALT_INV_LessThan0~1_combout\ <= NOT \b2v_inst10|LessThan0~1_combout\;
\b2v_inst10|ALT_INV_LessThan0~0_combout\ <= NOT \b2v_inst10|LessThan0~0_combout\;
\b2v_inst2|ALT_INV_Equal0~0_combout\ <= NOT \b2v_inst2|Equal0~0_combout\;
\b2v_inst2|ALT_INV_process_0~1_combout\ <= NOT \b2v_inst2|process_0~1_combout\;
\b2v_inst3|ALT_INV_nri[7]~1_combout\ <= NOT \b2v_inst3|nri[7]~1_combout\;
\b2v_inst3|ALT_INV_nri[7]~0_combout\ <= NOT \b2v_inst3|nri[7]~0_combout\;
\b2v_inst3|ALT_INV_gen~10_combout\ <= NOT \b2v_inst3|gen~10_combout\;
\b2v_inst3|ALT_INV_gen~9_combout\ <= NOT \b2v_inst3|gen~9_combout\;
\b2v_inst3|ALT_INV_LessThan9~3_combout\ <= NOT \b2v_inst3|LessThan9~3_combout\;
\b2v_inst3|ALT_INV_nbi[1]~1_combout\ <= NOT \b2v_inst3|nbi[1]~1_combout\;
\b2v_inst3|ALT_INV_LessThan4~4_combout\ <= NOT \b2v_inst3|LessThan4~4_combout\;
\b2v_inst2|ALT_INV_IMGY_out~3_combout\ <= NOT \b2v_inst2|IMGY_out~3_combout\;
\b2v_inst2|ALT_INV_Y[8]~3_combout\ <= NOT \b2v_inst2|Y[8]~3_combout\;
\b2v_inst3|ALT_INV_gen~8_combout\ <= NOT \b2v_inst3|gen~8_combout\;
\b2v_inst3|ALT_INV_gen~7_combout\ <= NOT \b2v_inst3|gen~7_combout\;
\b2v_inst3|ALT_INV_gen~6_combout\ <= NOT \b2v_inst3|gen~6_combout\;
\b2v_inst3|ALT_INV_gen~5_combout\ <= NOT \b2v_inst3|gen~5_combout\;
\b2v_inst3|ALT_INV_gen~4_combout\ <= NOT \b2v_inst3|gen~4_combout\;
\b2v_inst3|ALT_INV_LessThan9~2_combout\ <= NOT \b2v_inst3|LessThan9~2_combout\;
\b2v_inst3|ALT_INV_LessThan4~3_combout\ <= NOT \b2v_inst3|LessThan4~3_combout\;
\b2v_inst3|ALT_INV_nbi[1]~0_combout\ <= NOT \b2v_inst3|nbi[1]~0_combout\;
\b2v_inst3|ALT_INV_gen~3_combout\ <= NOT \b2v_inst3|gen~3_combout\;
\b2v_inst3|ALT_INV_LessThan6~0_combout\ <= NOT \b2v_inst3|LessThan6~0_combout\;
\b2v_inst3|ALT_INV_gen~2_combout\ <= NOT \b2v_inst3|gen~2_combout\;
\b2v_inst3|ALT_INV_gen~1_combout\ <= NOT \b2v_inst3|gen~1_combout\;
\b2v_inst3|ALT_INV_LessThan0~0_combout\ <= NOT \b2v_inst3|LessThan0~0_combout\;
\b2v_inst2|ALT_INV_X[4]~3_combout\ <= NOT \b2v_inst2|X[4]~3_combout\;
\b2v_inst2|ALT_INV_X[3]~2_combout\ <= NOT \b2v_inst2|X[3]~2_combout\;
\b2v_inst2|ALT_INV_X[2]~1_combout\ <= NOT \b2v_inst2|X[2]~1_combout\;
\b2v_inst2|ALT_INV_X[8]~0_combout\ <= NOT \b2v_inst2|X[8]~0_combout\;
\b2v_inst3|ALT_INV_LessThan9~1_combout\ <= NOT \b2v_inst3|LessThan9~1_combout\;
\b2v_inst3|ALT_INV_LessThan4~2_combout\ <= NOT \b2v_inst3|LessThan4~2_combout\;
\b2v_inst3|ALT_INV_LessThan9~0_combout\ <= NOT \b2v_inst3|LessThan9~0_combout\;
\b2v_inst2|ALT_INV_Y[4]~2_combout\ <= NOT \b2v_inst2|Y[4]~2_combout\;
\b2v_inst3|ALT_INV_state~q\ <= NOT \b2v_inst3|state~q\;
\b2v_inst3|ALT_INV_gen~0_combout\ <= NOT \b2v_inst3|gen~0_combout\;
\b2v_inst3|ALT_INV_LessThan4~1_combout\ <= NOT \b2v_inst3|LessThan4~1_combout\;
\b2v_inst2|ALT_INV_Y[6]~1_combout\ <= NOT \b2v_inst2|Y[6]~1_combout\;
\b2v_inst3|ALT_INV_LessThan4~0_combout\ <= NOT \b2v_inst3|LessThan4~0_combout\;
\b2v_inst|u3|ALT_INV_LessThan0~4_combout\ <= NOT \b2v_inst|u3|LessThan0~4_combout\;
\b2v_inst|u3|ALT_INV_LessThan0~3_combout\ <= NOT \b2v_inst|u3|LessThan0~3_combout\;
\b2v_inst|u3|ALT_INV_LessThan0~2_combout\ <= NOT \b2v_inst|u3|LessThan0~2_combout\;
\b2v_inst|u3|ALT_INV_LessThan0~1_combout\ <= NOT \b2v_inst|u3|LessThan0~1_combout\;
\b2v_inst|u3|ALT_INV_LessThan0~0_combout\ <= NOT \b2v_inst|u3|LessThan0~0_combout\;
\b2v_inst|u3|ALT_INV_mCCD_LVAL~q\ <= NOT \b2v_inst|u3|mCCD_LVAL~q\;
\b2v_inst|u3|ALT_INV_mCCD_FVAL~q\ <= NOT \b2v_inst|u3|mCCD_FVAL~q\;
\b2v_inst|u2|ALT_INV_oRST_2~q\ <= NOT \b2v_inst|u2|oRST_2~q\;
\b2v_inst2|ALT_INV_LessThan2~0_combout\ <= NOT \b2v_inst2|LessThan2~0_combout\;
\b2v_inst2|ALT_INV_LessThan6~0_combout\ <= NOT \b2v_inst2|LessThan6~0_combout\;
\b2v_inst|u2|ALT_INV_oRST_1~0_combout\ <= NOT \b2v_inst|u2|oRST_1~0_combout\;
\b2v_inst|u2|ALT_INV_Cont\(22) <= NOT \b2v_inst|u2|Cont\(22);
\b2v_inst|u2|ALT_INV_Cont\(23) <= NOT \b2v_inst|u2|Cont\(23);
\b2v_inst|u2|ALT_INV_Cont\(24) <= NOT \b2v_inst|u2|Cont\(24);
\b2v_inst|u2|ALT_INV_Equal0~5_combout\ <= NOT \b2v_inst|u2|Equal0~5_combout\;
\b2v_inst|u2|ALT_INV_Equal0~4_combout\ <= NOT \b2v_inst|u2|Equal0~4_combout\;
\b2v_inst|u2|ALT_INV_Cont\(28) <= NOT \b2v_inst|u2|Cont\(28);
\b2v_inst|u2|ALT_INV_Cont\(29) <= NOT \b2v_inst|u2|Cont\(29);
\b2v_inst|u2|ALT_INV_Cont\(30) <= NOT \b2v_inst|u2|Cont\(30);
\b2v_inst|u2|ALT_INV_Cont\(31) <= NOT \b2v_inst|u2|Cont\(31);
\b2v_inst|u2|ALT_INV_Cont\(25) <= NOT \b2v_inst|u2|Cont\(25);
\b2v_inst|u2|ALT_INV_Cont\(26) <= NOT \b2v_inst|u2|Cont\(26);
\b2v_inst|u2|ALT_INV_Cont\(27) <= NOT \b2v_inst|u2|Cont\(27);
\b2v_inst|u2|ALT_INV_Equal0~3_combout\ <= NOT \b2v_inst|u2|Equal0~3_combout\;
\b2v_inst|u2|ALT_INV_Equal0~2_combout\ <= NOT \b2v_inst|u2|Equal0~2_combout\;
\b2v_inst|u2|ALT_INV_Cont\(8) <= NOT \b2v_inst|u2|Cont\(8);
\b2v_inst|u2|ALT_INV_Cont\(9) <= NOT \b2v_inst|u2|Cont\(9);
\b2v_inst|u2|ALT_INV_Cont\(10) <= NOT \b2v_inst|u2|Cont\(10);
\b2v_inst|u2|ALT_INV_Cont\(11) <= NOT \b2v_inst|u2|Cont\(11);
\b2v_inst|u2|ALT_INV_Cont\(12) <= NOT \b2v_inst|u2|Cont\(12);
\b2v_inst|u2|ALT_INV_Cont\(13) <= NOT \b2v_inst|u2|Cont\(13);
\b2v_inst|u2|ALT_INV_Equal0~1_combout\ <= NOT \b2v_inst|u2|Equal0~1_combout\;
\b2v_inst|u2|ALT_INV_Cont\(14) <= NOT \b2v_inst|u2|Cont\(14);
\b2v_inst|u2|ALT_INV_Cont\(15) <= NOT \b2v_inst|u2|Cont\(15);
\b2v_inst|u2|ALT_INV_Cont\(16) <= NOT \b2v_inst|u2|Cont\(16);
\b2v_inst|u2|ALT_INV_Cont\(17) <= NOT \b2v_inst|u2|Cont\(17);
\b2v_inst|u2|ALT_INV_Cont\(18) <= NOT \b2v_inst|u2|Cont\(18);
\b2v_inst|u2|ALT_INV_Cont\(19) <= NOT \b2v_inst|u2|Cont\(19);
\b2v_inst|u2|ALT_INV_Equal0~0_combout\ <= NOT \b2v_inst|u2|Equal0~0_combout\;
\b2v_inst|u2|ALT_INV_Cont\(2) <= NOT \b2v_inst|u2|Cont\(2);
\b2v_inst|u2|ALT_INV_Cont\(3) <= NOT \b2v_inst|u2|Cont\(3);
\b2v_inst|u2|ALT_INV_Cont\(4) <= NOT \b2v_inst|u2|Cont\(4);
\b2v_inst|u2|ALT_INV_Cont\(5) <= NOT \b2v_inst|u2|Cont\(5);
\b2v_inst|u2|ALT_INV_Cont\(6) <= NOT \b2v_inst|u2|Cont\(6);
\b2v_inst|u2|ALT_INV_Cont\(7) <= NOT \b2v_inst|u2|Cont\(7);
\b2v_inst|u2|ALT_INV_Cont\(0) <= NOT \b2v_inst|u2|Cont\(0);
\b2v_inst|u2|ALT_INV_Cont\(1) <= NOT \b2v_inst|u2|Cont\(1);
\b2v_inst|u2|ALT_INV_Cont\(20) <= NOT \b2v_inst|u2|Cont\(20);
\b2v_inst|u2|ALT_INV_Cont\(21) <= NOT \b2v_inst|u2|Cont\(21);
\b2v_inst10|ALT_INV_etat.new_t1~q\ <= NOT \b2v_inst10|etat.new_t1~q\;
\b2v_inst2|ALT_INV_IMG~0_combout\ <= NOT \b2v_inst2|IMG~0_combout\;
\b2v_inst2|ALT_INV_Y[4]~0_combout\ <= NOT \b2v_inst2|Y[4]~0_combout\;
\b2v_inst2|ALT_INV_IMGY_out~2_combout\ <= NOT \b2v_inst2|IMGY_out~2_combout\;
\b2v_inst2|ALT_INV_IMGY_out~1_combout\ <= NOT \b2v_inst2|IMGY_out~1_combout\;
\b2v_inst2|ALT_INV_IMGY_out~0_combout\ <= NOT \b2v_inst2|IMGY_out~0_combout\;
\b2v_inst2|ALT_INV_LessThan4~0_combout\ <= NOT \b2v_inst2|LessThan4~0_combout\;
\b2v_inst|u2|ALT_INV_oRST_1~q\ <= NOT \b2v_inst|u2|oRST_1~q\;
\b2v_inst|ALT_INV_rClk\(0) <= NOT \b2v_inst|rClk\(0);
\b2v_inst|u8|u0|ALT_INV_Mux0~13_combout\ <= NOT \b2v_inst|u8|u0|Mux0~13_combout\;
\b2v_inst|u8|u0|ALT_INV_Mux0~9_combout\ <= NOT \b2v_inst|u8|u0|Mux0~9_combout\;
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(1) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(12) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(12);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(13) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(13);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(0) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(3) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(14) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(14);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(15) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(15);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(16) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(16);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(2) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(0) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(0);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_comb_bita10~1_sumout\ <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\;
\b2v_inst|u8|ALT_INV_Add1~53_sumout\ <= NOT \b2v_inst|u8|Add1~53_sumout\;
\b2v_inst|u8|ALT_INV_Add1~49_sumout\ <= NOT \b2v_inst|u8|Add1~49_sumout\;
\b2v_inst|u8|ALT_INV_Add1~45_sumout\ <= NOT \b2v_inst|u8|Add1~45_sumout\;
\b2v_inst|u8|ALT_INV_Add1~41_sumout\ <= NOT \b2v_inst|u8|Add1~41_sumout\;
\b2v_inst|u8|ALT_INV_Add1~37_sumout\ <= NOT \b2v_inst|u8|Add1~37_sumout\;
\b2v_inst|u8|ALT_INV_Add1~33_sumout\ <= NOT \b2v_inst|u8|Add1~33_sumout\;
\b2v_inst|u8|ALT_INV_Add1~29_sumout\ <= NOT \b2v_inst|u8|Add1~29_sumout\;
\b2v_inst|u8|ALT_INV_Add1~25_sumout\ <= NOT \b2v_inst|u8|Add1~25_sumout\;
\b2v_inst|u8|ALT_INV_Add1~21_sumout\ <= NOT \b2v_inst|u8|Add1~21_sumout\;
\b2v_inst|u8|ALT_INV_Add1~17_sumout\ <= NOT \b2v_inst|u8|Add1~17_sumout\;
\b2v_inst|u8|ALT_INV_Add1~13_sumout\ <= NOT \b2v_inst|u8|Add1~13_sumout\;
\b2v_inst|u8|ALT_INV_Add1~9_sumout\ <= NOT \b2v_inst|u8|Add1~9_sumout\;
\b2v_inst|u8|ALT_INV_Add1~5_sumout\ <= NOT \b2v_inst|u8|Add1~5_sumout\;
\b2v_inst|u8|ALT_INV_Add1~1_sumout\ <= NOT \b2v_inst|u8|Add1~1_sumout\;
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(1) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(10) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(11) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(22) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(23) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(4) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(10) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(9) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(8) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(7) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(7);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(2);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0);
\b2v_inst|u8|ALT_INV_senosr_exposure\(2) <= NOT \b2v_inst|u8|senosr_exposure\(2);
\b2v_inst|u8|ALT_INV_senosr_exposure\(4) <= NOT \b2v_inst|u8|senosr_exposure\(4);
\b2v_inst|u8|ALT_INV_senosr_exposure\(3) <= NOT \b2v_inst|u8|senosr_exposure\(3);
\b2v_inst|u8|ALT_INV_senosr_exposure\(5) <= NOT \b2v_inst|u8|senosr_exposure\(5);
\b2v_inst|u8|ALT_INV_senosr_exposure\(13) <= NOT \b2v_inst|u8|senosr_exposure\(13);
\b2v_inst|u8|ALT_INV_senosr_exposure\(14) <= NOT \b2v_inst|u8|senosr_exposure\(14);
\b2v_inst|u8|ALT_INV_senosr_exposure\(15) <= NOT \b2v_inst|u8|senosr_exposure\(15);
\b2v_inst|u8|ALT_INV_senosr_exposure\(11) <= NOT \b2v_inst|u8|senosr_exposure\(11);
\b2v_inst|u8|ALT_INV_senosr_exposure\(12) <= NOT \b2v_inst|u8|senosr_exposure\(12);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(9) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(19) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(20) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(21) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(21);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(8) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(6) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(7) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(17) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(17);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(18) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18);
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(5) <= NOT \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5);
\b2v_inst|u8|ALT_INV_Add2~73_sumout\ <= NOT \b2v_inst|u8|Add2~73_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~25_sumout\ <= NOT \b2v_inst|u8|u0|Add0~25_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~21_sumout\ <= NOT \b2v_inst|u8|u0|Add0~21_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~17_sumout\ <= NOT \b2v_inst|u8|u0|Add0~17_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~13_sumout\ <= NOT \b2v_inst|u8|u0|Add0~13_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~9_sumout\ <= NOT \b2v_inst|u8|u0|Add0~9_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~5_sumout\ <= NOT \b2v_inst|u8|u0|Add0~5_sumout\;
\b2v_inst|u8|u0|ALT_INV_Add0~1_sumout\ <= NOT \b2v_inst|u8|u0|Add0~1_sumout\;
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(14) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(14);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(15) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(15);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(13) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(13);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(12) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(12);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(9) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(9);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(10) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(10);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(8) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(8);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(7) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(7);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(6) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(6);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(3) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(3);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(4) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(4);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(5) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(5);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(2) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(2);
\b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(11) <= NOT \b2v_inst|u8|mI2C_CLK_DIV\(11);
\b2v_inst|u8|ALT_INV_combo_cnt\(21) <= NOT \b2v_inst|u8|combo_cnt\(21);
\b2v_inst|u8|ALT_INV_combo_cnt\(22) <= NOT \b2v_inst|u8|combo_cnt\(22);
\b2v_inst|u8|ALT_INV_combo_cnt\(23) <= NOT \b2v_inst|u8|combo_cnt\(23);
\b2v_inst|u8|ALT_INV_combo_cnt\(24) <= NOT \b2v_inst|u8|combo_cnt\(24);
\b2v_inst|u8|ALT_INV_combo_cnt\(14) <= NOT \b2v_inst|u8|combo_cnt\(14);
\b2v_inst|u8|ALT_INV_combo_cnt\(13) <= NOT \b2v_inst|u8|combo_cnt\(13);
\b2v_inst|u8|ALT_INV_combo_cnt\(12) <= NOT \b2v_inst|u8|combo_cnt\(12);
\b2v_inst|u8|ALT_INV_combo_cnt\(11) <= NOT \b2v_inst|u8|combo_cnt\(11);
\b2v_inst|u8|ALT_INV_combo_cnt\(9) <= NOT \b2v_inst|u8|combo_cnt\(9);
\b2v_inst|u8|ALT_INV_combo_cnt\(8) <= NOT \b2v_inst|u8|combo_cnt\(8);
\b2v_inst|u8|ALT_INV_combo_cnt\(7) <= NOT \b2v_inst|u8|combo_cnt\(7);
\b2v_inst|u8|ALT_INV_combo_cnt\(10) <= NOT \b2v_inst|u8|combo_cnt\(10);
\b2v_inst|u8|ALT_INV_combo_cnt\(15) <= NOT \b2v_inst|u8|combo_cnt\(15);
\b2v_inst|u8|ALT_INV_combo_cnt\(6) <= NOT \b2v_inst|u8|combo_cnt\(6);
\b2v_inst|u8|ALT_INV_combo_cnt\(17) <= NOT \b2v_inst|u8|combo_cnt\(17);
\b2v_inst|u8|ALT_INV_combo_cnt\(18) <= NOT \b2v_inst|u8|combo_cnt\(18);
\b2v_inst|u8|ALT_INV_combo_cnt\(19) <= NOT \b2v_inst|u8|combo_cnt\(19);
\b2v_inst|u8|ALT_INV_combo_cnt\(20) <= NOT \b2v_inst|u8|combo_cnt\(20);
\b2v_inst|u8|ALT_INV_combo_cnt\(4) <= NOT \b2v_inst|u8|combo_cnt\(4);
\b2v_inst|u8|ALT_INV_combo_cnt\(3) <= NOT \b2v_inst|u8|combo_cnt\(3);
\b2v_inst|u8|ALT_INV_combo_cnt\(2) <= NOT \b2v_inst|u8|combo_cnt\(2);
\b2v_inst|u8|ALT_INV_combo_cnt\(1) <= NOT \b2v_inst|u8|combo_cnt\(1);
\b2v_inst|u8|ALT_INV_combo_cnt\(0) <= NOT \b2v_inst|u8|combo_cnt\(0);
\b2v_inst|u8|ALT_INV_combo_cnt\(16) <= NOT \b2v_inst|u8|combo_cnt\(16);
\b2v_inst|u8|ALT_INV_combo_cnt\(5) <= NOT \b2v_inst|u8|combo_cnt\(5);
\b2v_inst|u3|ALT_INV_Y_Cont\(9) <= NOT \b2v_inst|u3|Y_Cont\(9);
\b2v_inst|u3|ALT_INV_Y_Cont\(8) <= NOT \b2v_inst|u3|Y_Cont\(8);
\b2v_inst10|ALT_INV_pwm_number\(3) <= NOT \b2v_inst10|pwm_number\(3);
\b2v_inst10|ALT_INV_etat.pwm_low_s~q\ <= NOT \b2v_inst10|etat.pwm_low_s~q\;
\b2v_inst10|ALT_INV_cnt\(20) <= NOT \b2v_inst10|cnt\(20);
\b2v_inst10|ALT_INV_cnt\(3) <= NOT \b2v_inst10|cnt\(3);
\b2v_inst10|ALT_INV_cnt\(15) <= NOT \b2v_inst10|cnt\(15);
\b2v_inst10|ALT_INV_cnt\(7) <= NOT \b2v_inst10|cnt\(7);
\b2v_inst10|ALT_INV_cnt\(19) <= NOT \b2v_inst10|cnt\(19);
\b2v_inst10|ALT_INV_cnt\(13) <= NOT \b2v_inst10|cnt\(13);
\b2v_inst10|ALT_INV_cnt\(2) <= NOT \b2v_inst10|cnt\(2);
\b2v_inst10|ALT_INV_cnt\(12) <= NOT \b2v_inst10|cnt\(12);
\b2v_inst10|ALT_INV_cnt\(11) <= NOT \b2v_inst10|cnt\(11);
\b2v_inst10|ALT_INV_cnt\(10) <= NOT \b2v_inst10|cnt\(10);
\b2v_inst10|ALT_INV_cnt\(9) <= NOT \b2v_inst10|cnt\(9);
\b2v_inst10|ALT_INV_cnt\(8) <= NOT \b2v_inst10|cnt\(8);
\b2v_inst10|ALT_INV_cnt\(5) <= NOT \b2v_inst10|cnt\(5);
\b2v_inst10|ALT_INV_cnt\(14) <= NOT \b2v_inst10|cnt\(14);
\b2v_inst10|ALT_INV_cnt\(18) <= NOT \b2v_inst10|cnt\(18);
\b2v_inst10|ALT_INV_cnt\(1) <= NOT \b2v_inst10|cnt\(1);
\b2v_inst10|ALT_INV_cnt\(17) <= NOT \b2v_inst10|cnt\(17);
\b2v_inst10|ALT_INV_cnt\(0) <= NOT \b2v_inst10|cnt\(0);
\b2v_inst10|ALT_INV_cnt\(4) <= NOT \b2v_inst10|cnt\(4);
\b2v_inst10|ALT_INV_cnt\(16) <= NOT \b2v_inst10|cnt\(16);
\b2v_inst10|ALT_INV_cnt\(6) <= NOT \b2v_inst10|cnt\(6);
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\;
\b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\ <= NOT \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\;
\b2v_inst10|ALT_INV_count_pwm\(6) <= NOT \b2v_inst10|count_pwm\(6);
\b2v_inst10|ALT_INV_count_pwm\(7) <= NOT \b2v_inst10|count_pwm\(7);
\b2v_inst10|ALT_INV_count_pwm\(4) <= NOT \b2v_inst10|count_pwm\(4);
\b2v_inst10|ALT_INV_count_pwm\(5) <= NOT \b2v_inst10|count_pwm\(5);
\b2v_inst10|ALT_INV_count_pwm\(0) <= NOT \b2v_inst10|count_pwm\(0);
\b2v_inst10|ALT_INV_count_pwm\(1) <= NOT \b2v_inst10|count_pwm\(1);
\b2v_inst10|ALT_INV_count_pwm\(2) <= NOT \b2v_inst10|count_pwm\(2);
\b2v_inst10|ALT_INV_count_pwm\(3) <= NOT \b2v_inst10|count_pwm\(3);
\b2v_inst10|ALT_INV_etat.pwm_high_s~q\ <= NOT \b2v_inst10|etat.pwm_high_s~q\;
\b2v_inst10|ALT_INV_etat.new_t0~q\ <= NOT \b2v_inst10|etat.new_t0~q\;
\b2v_inst10|ALT_INV_new_trame_int~q\ <= NOT \b2v_inst10|new_trame_int~q\;
\b2v_inst3|ALT_INV_gi\(7) <= NOT \b2v_inst3|gi\(7);
\b2v_inst3|ALT_INV_gi\(6) <= NOT \b2v_inst3|gi\(6);
\b2v_inst3|ALT_INV_gi\(5) <= NOT \b2v_inst3|gi\(5);
\b2v_inst3|ALT_INV_gi\(4) <= NOT \b2v_inst3|gi\(4);
\b2v_inst3|ALT_INV_gi\(3) <= NOT \b2v_inst3|gi\(3);
\b2v_inst3|ALT_INV_gi\(2) <= NOT \b2v_inst3|gi\(2);
\b2v_inst3|ALT_INV_gi\(1) <= NOT \b2v_inst3|gi\(1);
\b2v_inst2|ALT_INV_comptX\(0) <= NOT \b2v_inst2|comptX\(0);
\b2v_inst2|ALT_INV_Add6~33_sumout\ <= NOT \b2v_inst2|Add6~33_sumout\;
\b2v_inst2|ALT_INV_Add6~29_sumout\ <= NOT \b2v_inst2|Add6~29_sumout\;
\b2v_inst2|ALT_INV_Add6~25_sumout\ <= NOT \b2v_inst2|Add6~25_sumout\;
\b2v_inst2|ALT_INV_Add6~21_sumout\ <= NOT \b2v_inst2|Add6~21_sumout\;
\b2v_inst2|ALT_INV_Add6~17_sumout\ <= NOT \b2v_inst2|Add6~17_sumout\;
\b2v_inst2|ALT_INV_Add6~13_sumout\ <= NOT \b2v_inst2|Add6~13_sumout\;
\b2v_inst2|ALT_INV_Add6~9_sumout\ <= NOT \b2v_inst2|Add6~9_sumout\;
\b2v_inst2|ALT_INV_Add6~5_sumout\ <= NOT \b2v_inst2|Add6~5_sumout\;
\b2v_inst2|ALT_INV_Add6~1_sumout\ <= NOT \b2v_inst2|Add6~1_sumout\;
\b2v_inst3|ALT_INV_gi\(0) <= NOT \b2v_inst3|gi\(0);
\b2v_inst|u3|ALT_INV_X_Cont\(11) <= NOT \b2v_inst|u3|X_Cont\(11);
\b2v_inst|u3|ALT_INV_X_Cont\(13) <= NOT \b2v_inst|u3|X_Cont\(13);
\b2v_inst|u3|ALT_INV_X_Cont\(14) <= NOT \b2v_inst|u3|X_Cont\(14);
\b2v_inst|u3|ALT_INV_X_Cont\(15) <= NOT \b2v_inst|u3|X_Cont\(15);
\b2v_inst|u3|ALT_INV_X_Cont\(12) <= NOT \b2v_inst|u3|X_Cont\(12);
\b2v_inst|u3|ALT_INV_X_Cont\(8) <= NOT \b2v_inst|u3|X_Cont\(8);
\b2v_inst|u3|ALT_INV_X_Cont\(9) <= NOT \b2v_inst|u3|X_Cont\(9);
\b2v_inst|u3|ALT_INV_X_Cont\(2) <= NOT \b2v_inst|u3|X_Cont\(2);
\b2v_inst|u3|ALT_INV_X_Cont\(1) <= NOT \b2v_inst|u3|X_Cont\(1);
\b2v_inst|u3|ALT_INV_X_Cont\(3) <= NOT \b2v_inst|u3|X_Cont\(3);
\b2v_inst|u3|ALT_INV_X_Cont\(4) <= NOT \b2v_inst|u3|X_Cont\(4);
\b2v_inst|u3|ALT_INV_X_Cont\(5) <= NOT \b2v_inst|u3|X_Cont\(5);
\b2v_inst|u3|ALT_INV_X_Cont\(6) <= NOT \b2v_inst|u3|X_Cont\(6);
\b2v_inst|u3|ALT_INV_X_Cont\(7) <= NOT \b2v_inst|u3|X_Cont\(7);
\b2v_inst|u3|ALT_INV_X_Cont\(0) <= NOT \b2v_inst|u3|X_Cont\(0);
\b2v_inst|u3|ALT_INV_X_Cont\(10) <= NOT \b2v_inst|u3|X_Cont\(10);
\b2v_inst10|ALT_INV_PWMout~q\ <= NOT \b2v_inst10|PWMout~q\;
\b2v_inst2|ALT_INV_comptY\(5) <= NOT \b2v_inst2|comptY\(5);
\b2v_inst2|ALT_INV_comptY\(7) <= NOT \b2v_inst2|comptY\(7);
\b2v_inst2|ALT_INV_comptY\(8) <= NOT \b2v_inst2|comptY\(8);
\b2v_inst2|ALT_INV_comptY\(6) <= NOT \b2v_inst2|comptY\(6);
\b2v_inst2|ALT_INV_comptY\(0) <= NOT \b2v_inst2|comptY\(0);
\b2v_inst2|ALT_INV_comptY\(1) <= NOT \b2v_inst2|comptY\(1);
\b2v_inst2|ALT_INV_comptY\(3) <= NOT \b2v_inst2|comptY\(3);
\b2v_inst2|ALT_INV_comptY\(4) <= NOT \b2v_inst2|comptY\(4);
\b2v_inst2|ALT_INV_comptY\(2) <= NOT \b2v_inst2|comptY\(2);
\b2v_inst2|ALT_INV_comptY\(9) <= NOT \b2v_inst2|comptY\(9);
\b2v_inst2|ALT_INV_comptX\(5) <= NOT \b2v_inst2|comptX\(5);
\b2v_inst2|ALT_INV_comptX\(6) <= NOT \b2v_inst2|comptX\(6);
\b2v_inst2|ALT_INV_comptX\(4) <= NOT \b2v_inst2|comptX\(4);
\b2v_inst2|ALT_INV_comptX\(2) <= NOT \b2v_inst2|comptX\(2);
\b2v_inst2|ALT_INV_comptX\(1) <= NOT \b2v_inst2|comptX\(1);
\b2v_inst2|ALT_INV_comptX\(7) <= NOT \b2v_inst2|comptX\(7);
\b2v_inst2|ALT_INV_comptX\(9) <= NOT \b2v_inst2|comptX\(9);
\b2v_inst2|ALT_INV_comptX\(8) <= NOT \b2v_inst2|comptX\(8);
\b2v_inst|u3|ALT_INV_Y_Cont\(7) <= NOT \b2v_inst|u3|Y_Cont\(7);
\b2v_inst2|ALT_INV_comptX\(3) <= NOT \b2v_inst2|comptX\(3);
\b2v_inst|u3|ALT_INV_Y_Cont\(5) <= NOT \b2v_inst|u3|Y_Cont\(5);
\b2v_inst|u3|ALT_INV_Y_Cont\(6) <= NOT \b2v_inst|u3|Y_Cont\(6);
\b2v_inst|u3|ALT_INV_Y_Cont\(4) <= NOT \b2v_inst|u3|Y_Cont\(4);
\b2v_inst|u3|ALT_INV_Y_Cont\(3) <= NOT \b2v_inst|u3|Y_Cont\(3);
\b2v_inst|u3|ALT_INV_Y_Cont\(2) <= NOT \b2v_inst|u3|Y_Cont\(2);
\b2v_inst|u3|ALT_INV_Y_Cont\(1) <= NOT \b2v_inst|u3|Y_Cont\(1);
\b2v_inst|u3|ALT_INV_Y_Cont\(0) <= NOT \b2v_inst|u3|Y_Cont\(0);

-- Location: IOOBUF_X80_Y0_N53
\CCD_MCCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|rClk\(0),
	devoe => ww_devoe,
	o => ww_CCD_MCCLK);

-- Location: IOOBUF_X78_Y0_N53
\TRIGGER~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_TRIGGER);

-- Location: IOOBUF_X76_Y0_N36
\RESETn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u2|oRST_1~q\,
	devoe => ww_devoe,
	o => ww_RESETn);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|VSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|HSYNC~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X52_Y0_N2
\LEDG[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDG[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDG[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDG[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDG[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDG[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDG[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDG[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u3|Y_Cont\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|b_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|g_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst3|r_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst2|IMG~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X54_Y0_N2
\tempo_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst10|etat.new_t1~q\,
	devoe => ww_devoe,
	o => ww_tempo_flag);

-- Location: IOOBUF_X54_Y0_N53
\servo1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst10|PWMout~q\,
	devoe => ww_devoe,
	o => ww_servo1);

-- Location: IOOBUF_X58_Y0_N59
\servo2~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst10|ALT_INV_PWMout~q\,
	devoe => ww_devoe,
	o => ww_servo2);

-- Location: IOOBUF_X72_Y0_N36
\I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u8|u0|I2C_SCLK~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X64_Y0_N36
\I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \b2v_inst|u8|u0|ALT_INV_SDO~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G7
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X37_Y30_N0
\b2v_inst|u8|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~61_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u8|Add3~62\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(0),
	cin => GND,
	sumout => \b2v_inst|u8|Add3~61_sumout\,
	cout => \b2v_inst|u8|Add3~62\);

-- Location: LABCELL_X42_Y28_N30
\b2v_inst|u8|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~9_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u8|Add2~10\ = CARRY(( \b2v_inst|u8|combo_cnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(0),
	cin => GND,
	sumout => \b2v_inst|u8|Add2~9_sumout\,
	cout => \b2v_inst|u8|Add2~10\);

-- Location: LABCELL_X37_Y31_N9
\b2v_inst|u2|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~113_sumout\ = SUM(( \b2v_inst|u2|Cont\(24) ) + ( GND ) + ( \b2v_inst|u2|Add0~118\ ))
-- \b2v_inst|u2|Add0~114\ = CARRY(( \b2v_inst|u2|Cont\(24) ) + ( GND ) + ( \b2v_inst|u2|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(24),
	cin => \b2v_inst|u2|Add0~118\,
	sumout => \b2v_inst|u2|Add0~113_sumout\,
	cout => \b2v_inst|u2|Add0~114\);

-- Location: LABCELL_X37_Y31_N12
\b2v_inst|u2|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~93_sumout\ = SUM(( \b2v_inst|u2|Cont\(25) ) + ( GND ) + ( \b2v_inst|u2|Add0~114\ ))
-- \b2v_inst|u2|Add0~94\ = CARRY(( \b2v_inst|u2|Cont\(25) ) + ( GND ) + ( \b2v_inst|u2|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(25),
	cin => \b2v_inst|u2|Add0~114\,
	sumout => \b2v_inst|u2|Add0~93_sumout\,
	cout => \b2v_inst|u2|Add0~94\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X37_Y31_N2
\b2v_inst|u2|Cont[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont[21]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y31_N54
\b2v_inst|u2|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~6_combout\ = ( !\b2v_inst|u2|Cont[21]~DUPLICATE_q\ & ( !\b2v_inst|u2|Cont\(23) & ( !\b2v_inst|u2|Cont\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u2|ALT_INV_Cont\(22),
	datae => \b2v_inst|u2|ALT_INV_Cont[21]~DUPLICATE_q\,
	dataf => \b2v_inst|u2|ALT_INV_Cont\(23),
	combout => \b2v_inst|u2|Equal0~6_combout\);

-- Location: LABCELL_X37_Y32_N0
\b2v_inst|u2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~9_sumout\ = SUM(( \b2v_inst|u2|Cont\(1) ) + ( \b2v_inst|u2|Cont\(0) ) + ( !VCC ))
-- \b2v_inst|u2|Add0~10\ = CARRY(( \b2v_inst|u2|Cont\(1) ) + ( \b2v_inst|u2|Cont\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u2|ALT_INV_Cont\(0),
	datad => \b2v_inst|u2|ALT_INV_Cont\(1),
	cin => GND,
	sumout => \b2v_inst|u2|Add0~9_sumout\,
	cout => \b2v_inst|u2|Add0~10\);

-- Location: FF_X37_Y32_N1
\b2v_inst|u2|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(1));

-- Location: MLABCELL_X39_Y32_N33
\b2v_inst|u2|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~2_combout\ = ( \b2v_inst|u2|Cont\(9) & ( \b2v_inst|u2|Cont\(11) & ( (\b2v_inst|u2|Cont\(13) & (\b2v_inst|u2|Cont\(8) & (\b2v_inst|u2|Cont\(10) & \b2v_inst|u2|Cont\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(13),
	datab => \b2v_inst|u2|ALT_INV_Cont\(8),
	datac => \b2v_inst|u2|ALT_INV_Cont\(10),
	datad => \b2v_inst|u2|ALT_INV_Cont\(12),
	datae => \b2v_inst|u2|ALT_INV_Cont\(9),
	dataf => \b2v_inst|u2|ALT_INV_Cont\(11),
	combout => \b2v_inst|u2|Equal0~2_combout\);

-- Location: MLABCELL_X39_Y32_N45
\b2v_inst|u2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~0_combout\ = ( \b2v_inst|u2|Cont\(5) & ( \b2v_inst|u2|Cont\(4) & ( (\b2v_inst|u2|Cont\(6) & (\b2v_inst|u2|Cont\(7) & (\b2v_inst|u2|Cont\(2) & \b2v_inst|u2|Cont\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(6),
	datab => \b2v_inst|u2|ALT_INV_Cont\(7),
	datac => \b2v_inst|u2|ALT_INV_Cont\(2),
	datad => \b2v_inst|u2|ALT_INV_Cont\(3),
	datae => \b2v_inst|u2|ALT_INV_Cont\(5),
	dataf => \b2v_inst|u2|ALT_INV_Cont\(4),
	combout => \b2v_inst|u2|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y32_N57
\b2v_inst|u2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~1_combout\ = ( \b2v_inst|u2|Cont\(19) & ( \b2v_inst|u2|Cont\(14) & ( (\b2v_inst|u2|Cont\(16) & (\b2v_inst|u2|Cont\(17) & (\b2v_inst|u2|Cont\(18) & \b2v_inst|u2|Cont\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(16),
	datab => \b2v_inst|u2|ALT_INV_Cont\(17),
	datac => \b2v_inst|u2|ALT_INV_Cont\(18),
	datad => \b2v_inst|u2|ALT_INV_Cont\(15),
	datae => \b2v_inst|u2|ALT_INV_Cont\(19),
	dataf => \b2v_inst|u2|ALT_INV_Cont\(14),
	combout => \b2v_inst|u2|Equal0~1_combout\);

-- Location: LABCELL_X40_Y32_N12
\b2v_inst|u2|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~7_combout\ = ( \b2v_inst|u2|Equal0~1_combout\ & ( \b2v_inst|u2|Cont\(0) & ( (\b2v_inst|u2|Cont\(1) & (\b2v_inst|u2|Equal0~2_combout\ & (\b2v_inst|u2|Equal0~0_combout\ & \b2v_inst|u2|Cont\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(1),
	datab => \b2v_inst|u2|ALT_INV_Equal0~2_combout\,
	datac => \b2v_inst|u2|ALT_INV_Equal0~0_combout\,
	datad => \b2v_inst|u2|ALT_INV_Cont\(20),
	datae => \b2v_inst|u2|ALT_INV_Equal0~1_combout\,
	dataf => \b2v_inst|u2|ALT_INV_Cont\(0),
	combout => \b2v_inst|u2|Equal0~7_combout\);

-- Location: LABCELL_X40_Y31_N3
\b2v_inst|u2|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~8_combout\ = ( \b2v_inst|u2|Equal0~7_combout\ & ( (!\b2v_inst|u2|Equal0~5_combout\) # ((!\b2v_inst|u2|Equal0~6_combout\) # (!\b2v_inst|u2|Cont\(24))) ) ) # ( !\b2v_inst|u2|Equal0~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Equal0~5_combout\,
	datac => \b2v_inst|u2|ALT_INV_Equal0~6_combout\,
	datad => \b2v_inst|u2|ALT_INV_Cont\(24),
	dataf => \b2v_inst|u2|ALT_INV_Equal0~7_combout\,
	combout => \b2v_inst|u2|Equal0~8_combout\);

-- Location: FF_X37_Y31_N14
\b2v_inst|u2|Cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~93_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(25));

-- Location: LABCELL_X37_Y31_N15
\b2v_inst|u2|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~89_sumout\ = SUM(( \b2v_inst|u2|Cont\(26) ) + ( GND ) + ( \b2v_inst|u2|Add0~94\ ))
-- \b2v_inst|u2|Add0~90\ = CARRY(( \b2v_inst|u2|Cont\(26) ) + ( GND ) + ( \b2v_inst|u2|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(26),
	cin => \b2v_inst|u2|Add0~94\,
	sumout => \b2v_inst|u2|Add0~89_sumout\,
	cout => \b2v_inst|u2|Add0~90\);

-- Location: FF_X37_Y31_N16
\b2v_inst|u2|Cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~89_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(26));

-- Location: LABCELL_X37_Y31_N18
\b2v_inst|u2|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~85_sumout\ = SUM(( \b2v_inst|u2|Cont\(27) ) + ( GND ) + ( \b2v_inst|u2|Add0~90\ ))
-- \b2v_inst|u2|Add0~86\ = CARRY(( \b2v_inst|u2|Cont\(27) ) + ( GND ) + ( \b2v_inst|u2|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(27),
	cin => \b2v_inst|u2|Add0~90\,
	sumout => \b2v_inst|u2|Add0~85_sumout\,
	cout => \b2v_inst|u2|Add0~86\);

-- Location: FF_X37_Y31_N19
\b2v_inst|u2|Cont[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~85_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(27));

-- Location: LABCELL_X37_Y31_N21
\b2v_inst|u2|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~109_sumout\ = SUM(( \b2v_inst|u2|Cont\(28) ) + ( GND ) + ( \b2v_inst|u2|Add0~86\ ))
-- \b2v_inst|u2|Add0~110\ = CARRY(( \b2v_inst|u2|Cont\(28) ) + ( GND ) + ( \b2v_inst|u2|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(28),
	cin => \b2v_inst|u2|Add0~86\,
	sumout => \b2v_inst|u2|Add0~109_sumout\,
	cout => \b2v_inst|u2|Add0~110\);

-- Location: FF_X37_Y31_N23
\b2v_inst|u2|Cont[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~109_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(28));

-- Location: LABCELL_X37_Y31_N24
\b2v_inst|u2|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~105_sumout\ = SUM(( \b2v_inst|u2|Cont\(29) ) + ( GND ) + ( \b2v_inst|u2|Add0~110\ ))
-- \b2v_inst|u2|Add0~106\ = CARRY(( \b2v_inst|u2|Cont\(29) ) + ( GND ) + ( \b2v_inst|u2|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(29),
	cin => \b2v_inst|u2|Add0~110\,
	sumout => \b2v_inst|u2|Add0~105_sumout\,
	cout => \b2v_inst|u2|Add0~106\);

-- Location: FF_X37_Y31_N26
\b2v_inst|u2|Cont[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~105_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(29));

-- Location: LABCELL_X37_Y31_N27
\b2v_inst|u2|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~101_sumout\ = SUM(( \b2v_inst|u2|Cont\(30) ) + ( GND ) + ( \b2v_inst|u2|Add0~106\ ))
-- \b2v_inst|u2|Add0~102\ = CARRY(( \b2v_inst|u2|Cont\(30) ) + ( GND ) + ( \b2v_inst|u2|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(30),
	cin => \b2v_inst|u2|Add0~106\,
	sumout => \b2v_inst|u2|Add0~101_sumout\,
	cout => \b2v_inst|u2|Add0~102\);

-- Location: FF_X37_Y31_N28
\b2v_inst|u2|Cont[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~101_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(30));

-- Location: LABCELL_X37_Y31_N30
\b2v_inst|u2|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~97_sumout\ = SUM(( \b2v_inst|u2|Cont\(31) ) + ( GND ) + ( \b2v_inst|u2|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(31),
	cin => \b2v_inst|u2|Add0~102\,
	sumout => \b2v_inst|u2|Add0~97_sumout\);

-- Location: FF_X37_Y31_N32
\b2v_inst|u2|Cont[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~97_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(31));

-- Location: LABCELL_X37_Y31_N39
\b2v_inst|u2|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~4_combout\ = ( !\b2v_inst|u2|Cont\(28) & ( !\b2v_inst|u2|Cont\(31) & ( (!\b2v_inst|u2|Cont\(29) & !\b2v_inst|u2|Cont\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(29),
	datac => \b2v_inst|u2|ALT_INV_Cont\(30),
	datae => \b2v_inst|u2|ALT_INV_Cont\(28),
	dataf => \b2v_inst|u2|ALT_INV_Cont\(31),
	combout => \b2v_inst|u2|Equal0~4_combout\);

-- Location: LABCELL_X40_Y31_N51
\b2v_inst|u2|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~5_combout\ = ( !\b2v_inst|u2|Cont\(27) & ( (!\b2v_inst|u2|Cont\(25) & (!\b2v_inst|u2|Cont\(26) & \b2v_inst|u2|Equal0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|ALT_INV_Cont\(25),
	datac => \b2v_inst|u2|ALT_INV_Cont\(26),
	datad => \b2v_inst|u2|ALT_INV_Equal0~4_combout\,
	dataf => \b2v_inst|u2|ALT_INV_Cont\(27),
	combout => \b2v_inst|u2|Equal0~5_combout\);

-- Location: LABCELL_X40_Y32_N42
\b2v_inst|u2|Cont[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Cont[0]~0_combout\ = ( \b2v_inst|u2|Cont\(0) & ( \b2v_inst|u2|Equal0~6_combout\ & ( (\b2v_inst|u2|Equal0~5_combout\ & (\b2v_inst|u2|Cont\(24) & \b2v_inst|u2|Equal0~7_combout\)) ) ) ) # ( !\b2v_inst|u2|Cont\(0) & ( 
-- \b2v_inst|u2|Equal0~6_combout\ ) ) # ( !\b2v_inst|u2|Cont\(0) & ( !\b2v_inst|u2|Equal0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u2|ALT_INV_Equal0~5_combout\,
	datac => \b2v_inst|u2|ALT_INV_Cont\(24),
	datad => \b2v_inst|u2|ALT_INV_Equal0~7_combout\,
	datae => \b2v_inst|u2|ALT_INV_Cont\(0),
	dataf => \b2v_inst|u2|ALT_INV_Equal0~6_combout\,
	combout => \b2v_inst|u2|Cont[0]~0_combout\);

-- Location: FF_X40_Y32_N43
\b2v_inst|u2|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Cont[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(0));

-- Location: LABCELL_X37_Y32_N3
\b2v_inst|u2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~33_sumout\ = SUM(( \b2v_inst|u2|Cont\(2) ) + ( GND ) + ( \b2v_inst|u2|Add0~10\ ))
-- \b2v_inst|u2|Add0~34\ = CARRY(( \b2v_inst|u2|Cont\(2) ) + ( GND ) + ( \b2v_inst|u2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(2),
	cin => \b2v_inst|u2|Add0~10\,
	sumout => \b2v_inst|u2|Add0~33_sumout\,
	cout => \b2v_inst|u2|Add0~34\);

-- Location: FF_X37_Y32_N4
\b2v_inst|u2|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(2));

-- Location: LABCELL_X37_Y32_N6
\b2v_inst|u2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~29_sumout\ = SUM(( \b2v_inst|u2|Cont\(3) ) + ( GND ) + ( \b2v_inst|u2|Add0~34\ ))
-- \b2v_inst|u2|Add0~30\ = CARRY(( \b2v_inst|u2|Cont\(3) ) + ( GND ) + ( \b2v_inst|u2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(3),
	cin => \b2v_inst|u2|Add0~34\,
	sumout => \b2v_inst|u2|Add0~29_sumout\,
	cout => \b2v_inst|u2|Add0~30\);

-- Location: FF_X37_Y32_N8
\b2v_inst|u2|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(3));

-- Location: LABCELL_X37_Y32_N9
\b2v_inst|u2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~25_sumout\ = SUM(( \b2v_inst|u2|Cont\(4) ) + ( GND ) + ( \b2v_inst|u2|Add0~30\ ))
-- \b2v_inst|u2|Add0~26\ = CARRY(( \b2v_inst|u2|Cont\(4) ) + ( GND ) + ( \b2v_inst|u2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(4),
	cin => \b2v_inst|u2|Add0~30\,
	sumout => \b2v_inst|u2|Add0~25_sumout\,
	cout => \b2v_inst|u2|Add0~26\);

-- Location: FF_X37_Y32_N10
\b2v_inst|u2|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(4));

-- Location: LABCELL_X37_Y32_N12
\b2v_inst|u2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~21_sumout\ = SUM(( \b2v_inst|u2|Cont\(5) ) + ( GND ) + ( \b2v_inst|u2|Add0~26\ ))
-- \b2v_inst|u2|Add0~22\ = CARRY(( \b2v_inst|u2|Cont\(5) ) + ( GND ) + ( \b2v_inst|u2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(5),
	cin => \b2v_inst|u2|Add0~26\,
	sumout => \b2v_inst|u2|Add0~21_sumout\,
	cout => \b2v_inst|u2|Add0~22\);

-- Location: FF_X37_Y32_N13
\b2v_inst|u2|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(5));

-- Location: LABCELL_X37_Y32_N15
\b2v_inst|u2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~17_sumout\ = SUM(( \b2v_inst|u2|Cont\(6) ) + ( GND ) + ( \b2v_inst|u2|Add0~22\ ))
-- \b2v_inst|u2|Add0~18\ = CARRY(( \b2v_inst|u2|Cont\(6) ) + ( GND ) + ( \b2v_inst|u2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(6),
	cin => \b2v_inst|u2|Add0~22\,
	sumout => \b2v_inst|u2|Add0~17_sumout\,
	cout => \b2v_inst|u2|Add0~18\);

-- Location: FF_X37_Y32_N16
\b2v_inst|u2|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(6));

-- Location: LABCELL_X37_Y32_N18
\b2v_inst|u2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~13_sumout\ = SUM(( \b2v_inst|u2|Cont\(7) ) + ( GND ) + ( \b2v_inst|u2|Add0~18\ ))
-- \b2v_inst|u2|Add0~14\ = CARRY(( \b2v_inst|u2|Cont\(7) ) + ( GND ) + ( \b2v_inst|u2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(7),
	cin => \b2v_inst|u2|Add0~18\,
	sumout => \b2v_inst|u2|Add0~13_sumout\,
	cout => \b2v_inst|u2|Add0~14\);

-- Location: FF_X37_Y32_N20
\b2v_inst|u2|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(7));

-- Location: LABCELL_X37_Y32_N21
\b2v_inst|u2|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~81_sumout\ = SUM(( \b2v_inst|u2|Cont\(8) ) + ( GND ) + ( \b2v_inst|u2|Add0~14\ ))
-- \b2v_inst|u2|Add0~82\ = CARRY(( \b2v_inst|u2|Cont\(8) ) + ( GND ) + ( \b2v_inst|u2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(8),
	cin => \b2v_inst|u2|Add0~14\,
	sumout => \b2v_inst|u2|Add0~81_sumout\,
	cout => \b2v_inst|u2|Add0~82\);

-- Location: FF_X37_Y32_N22
\b2v_inst|u2|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~81_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(8));

-- Location: LABCELL_X37_Y32_N24
\b2v_inst|u2|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~77_sumout\ = SUM(( \b2v_inst|u2|Cont\(9) ) + ( GND ) + ( \b2v_inst|u2|Add0~82\ ))
-- \b2v_inst|u2|Add0~78\ = CARRY(( \b2v_inst|u2|Cont\(9) ) + ( GND ) + ( \b2v_inst|u2|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(9),
	cin => \b2v_inst|u2|Add0~82\,
	sumout => \b2v_inst|u2|Add0~77_sumout\,
	cout => \b2v_inst|u2|Add0~78\);

-- Location: FF_X37_Y32_N25
\b2v_inst|u2|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~77_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(9));

-- Location: LABCELL_X37_Y32_N27
\b2v_inst|u2|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~73_sumout\ = SUM(( \b2v_inst|u2|Cont\(10) ) + ( GND ) + ( \b2v_inst|u2|Add0~78\ ))
-- \b2v_inst|u2|Add0~74\ = CARRY(( \b2v_inst|u2|Cont\(10) ) + ( GND ) + ( \b2v_inst|u2|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(10),
	cin => \b2v_inst|u2|Add0~78\,
	sumout => \b2v_inst|u2|Add0~73_sumout\,
	cout => \b2v_inst|u2|Add0~74\);

-- Location: FF_X37_Y32_N28
\b2v_inst|u2|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~73_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(10));

-- Location: LABCELL_X37_Y32_N30
\b2v_inst|u2|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~69_sumout\ = SUM(( \b2v_inst|u2|Cont\(11) ) + ( GND ) + ( \b2v_inst|u2|Add0~74\ ))
-- \b2v_inst|u2|Add0~70\ = CARRY(( \b2v_inst|u2|Cont\(11) ) + ( GND ) + ( \b2v_inst|u2|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(11),
	cin => \b2v_inst|u2|Add0~74\,
	sumout => \b2v_inst|u2|Add0~69_sumout\,
	cout => \b2v_inst|u2|Add0~70\);

-- Location: FF_X37_Y32_N31
\b2v_inst|u2|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~69_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(11));

-- Location: LABCELL_X37_Y32_N33
\b2v_inst|u2|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~65_sumout\ = SUM(( \b2v_inst|u2|Cont\(12) ) + ( GND ) + ( \b2v_inst|u2|Add0~70\ ))
-- \b2v_inst|u2|Add0~66\ = CARRY(( \b2v_inst|u2|Cont\(12) ) + ( GND ) + ( \b2v_inst|u2|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(12),
	cin => \b2v_inst|u2|Add0~70\,
	sumout => \b2v_inst|u2|Add0~65_sumout\,
	cout => \b2v_inst|u2|Add0~66\);

-- Location: FF_X37_Y32_N34
\b2v_inst|u2|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~65_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(12));

-- Location: LABCELL_X37_Y32_N36
\b2v_inst|u2|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~61_sumout\ = SUM(( \b2v_inst|u2|Cont\(13) ) + ( GND ) + ( \b2v_inst|u2|Add0~66\ ))
-- \b2v_inst|u2|Add0~62\ = CARRY(( \b2v_inst|u2|Cont\(13) ) + ( GND ) + ( \b2v_inst|u2|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(13),
	cin => \b2v_inst|u2|Add0~66\,
	sumout => \b2v_inst|u2|Add0~61_sumout\,
	cout => \b2v_inst|u2|Add0~62\);

-- Location: FF_X37_Y32_N37
\b2v_inst|u2|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~61_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(13));

-- Location: LABCELL_X37_Y32_N39
\b2v_inst|u2|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~57_sumout\ = SUM(( \b2v_inst|u2|Cont\(14) ) + ( GND ) + ( \b2v_inst|u2|Add0~62\ ))
-- \b2v_inst|u2|Add0~58\ = CARRY(( \b2v_inst|u2|Cont\(14) ) + ( GND ) + ( \b2v_inst|u2|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(14),
	cin => \b2v_inst|u2|Add0~62\,
	sumout => \b2v_inst|u2|Add0~57_sumout\,
	cout => \b2v_inst|u2|Add0~58\);

-- Location: FF_X37_Y32_N40
\b2v_inst|u2|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~57_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(14));

-- Location: LABCELL_X37_Y32_N42
\b2v_inst|u2|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~53_sumout\ = SUM(( \b2v_inst|u2|Cont\(15) ) + ( GND ) + ( \b2v_inst|u2|Add0~58\ ))
-- \b2v_inst|u2|Add0~54\ = CARRY(( \b2v_inst|u2|Cont\(15) ) + ( GND ) + ( \b2v_inst|u2|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(15),
	cin => \b2v_inst|u2|Add0~58\,
	sumout => \b2v_inst|u2|Add0~53_sumout\,
	cout => \b2v_inst|u2|Add0~54\);

-- Location: FF_X37_Y32_N43
\b2v_inst|u2|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~53_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(15));

-- Location: LABCELL_X37_Y32_N45
\b2v_inst|u2|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~49_sumout\ = SUM(( \b2v_inst|u2|Cont\(16) ) + ( GND ) + ( \b2v_inst|u2|Add0~54\ ))
-- \b2v_inst|u2|Add0~50\ = CARRY(( \b2v_inst|u2|Cont\(16) ) + ( GND ) + ( \b2v_inst|u2|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(16),
	cin => \b2v_inst|u2|Add0~54\,
	sumout => \b2v_inst|u2|Add0~49_sumout\,
	cout => \b2v_inst|u2|Add0~50\);

-- Location: FF_X37_Y32_N46
\b2v_inst|u2|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~49_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(16));

-- Location: LABCELL_X37_Y32_N48
\b2v_inst|u2|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~45_sumout\ = SUM(( \b2v_inst|u2|Cont\(17) ) + ( GND ) + ( \b2v_inst|u2|Add0~50\ ))
-- \b2v_inst|u2|Add0~46\ = CARRY(( \b2v_inst|u2|Cont\(17) ) + ( GND ) + ( \b2v_inst|u2|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(17),
	cin => \b2v_inst|u2|Add0~50\,
	sumout => \b2v_inst|u2|Add0~45_sumout\,
	cout => \b2v_inst|u2|Add0~46\);

-- Location: FF_X37_Y32_N49
\b2v_inst|u2|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~45_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(17));

-- Location: LABCELL_X37_Y32_N51
\b2v_inst|u2|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~41_sumout\ = SUM(( \b2v_inst|u2|Cont\(18) ) + ( GND ) + ( \b2v_inst|u2|Add0~46\ ))
-- \b2v_inst|u2|Add0~42\ = CARRY(( \b2v_inst|u2|Cont\(18) ) + ( GND ) + ( \b2v_inst|u2|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(18),
	cin => \b2v_inst|u2|Add0~46\,
	sumout => \b2v_inst|u2|Add0~41_sumout\,
	cout => \b2v_inst|u2|Add0~42\);

-- Location: FF_X37_Y32_N52
\b2v_inst|u2|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~41_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(18));

-- Location: LABCELL_X37_Y32_N54
\b2v_inst|u2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~37_sumout\ = SUM(( \b2v_inst|u2|Cont\(19) ) + ( GND ) + ( \b2v_inst|u2|Add0~42\ ))
-- \b2v_inst|u2|Add0~38\ = CARRY(( \b2v_inst|u2|Cont\(19) ) + ( GND ) + ( \b2v_inst|u2|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(19),
	cin => \b2v_inst|u2|Add0~42\,
	sumout => \b2v_inst|u2|Add0~37_sumout\,
	cout => \b2v_inst|u2|Add0~38\);

-- Location: FF_X37_Y32_N55
\b2v_inst|u2|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(19));

-- Location: LABCELL_X37_Y32_N57
\b2v_inst|u2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~5_sumout\ = SUM(( \b2v_inst|u2|Cont\(20) ) + ( GND ) + ( \b2v_inst|u2|Add0~38\ ))
-- \b2v_inst|u2|Add0~6\ = CARRY(( \b2v_inst|u2|Cont\(20) ) + ( GND ) + ( \b2v_inst|u2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(20),
	cin => \b2v_inst|u2|Add0~38\,
	sumout => \b2v_inst|u2|Add0~5_sumout\,
	cout => \b2v_inst|u2|Add0~6\);

-- Location: FF_X37_Y32_N58
\b2v_inst|u2|Cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(20));

-- Location: LABCELL_X37_Y31_N0
\b2v_inst|u2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~1_sumout\ = SUM(( \b2v_inst|u2|Cont\(21) ) + ( GND ) + ( \b2v_inst|u2|Add0~6\ ))
-- \b2v_inst|u2|Add0~2\ = CARRY(( \b2v_inst|u2|Cont\(21) ) + ( GND ) + ( \b2v_inst|u2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(21),
	cin => \b2v_inst|u2|Add0~6\,
	sumout => \b2v_inst|u2|Add0~1_sumout\,
	cout => \b2v_inst|u2|Add0~2\);

-- Location: FF_X37_Y31_N1
\b2v_inst|u2|Cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(21));

-- Location: LABCELL_X37_Y31_N3
\b2v_inst|u2|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~121_sumout\ = SUM(( \b2v_inst|u2|Cont\(22) ) + ( GND ) + ( \b2v_inst|u2|Add0~2\ ))
-- \b2v_inst|u2|Add0~122\ = CARRY(( \b2v_inst|u2|Cont\(22) ) + ( GND ) + ( \b2v_inst|u2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(22),
	cin => \b2v_inst|u2|Add0~2\,
	sumout => \b2v_inst|u2|Add0~121_sumout\,
	cout => \b2v_inst|u2|Add0~122\);

-- Location: FF_X37_Y31_N5
\b2v_inst|u2|Cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~121_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(22));

-- Location: LABCELL_X37_Y31_N6
\b2v_inst|u2|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Add0~117_sumout\ = SUM(( \b2v_inst|u2|Cont\(23) ) + ( GND ) + ( \b2v_inst|u2|Add0~122\ ))
-- \b2v_inst|u2|Add0~118\ = CARRY(( \b2v_inst|u2|Cont\(23) ) + ( GND ) + ( \b2v_inst|u2|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u2|ALT_INV_Cont\(23),
	cin => \b2v_inst|u2|Add0~122\,
	sumout => \b2v_inst|u2|Add0~117_sumout\,
	cout => \b2v_inst|u2|Add0~118\);

-- Location: FF_X37_Y31_N8
\b2v_inst|u2|Cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~117_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(23));

-- Location: FF_X37_Y31_N10
\b2v_inst|u2|Cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|Add0~113_sumout\,
	clrn => \KEY[0]~input_o\,
	ena => \b2v_inst|u2|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|Cont\(24));

-- Location: LABCELL_X40_Y30_N45
\b2v_inst|u2|oRST_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_2~0_combout\ = ( \b2v_inst|u2|oRST_2~q\ ) # ( !\b2v_inst|u2|oRST_2~q\ & ( (!\b2v_inst|u2|Equal0~5_combout\) # ((\b2v_inst|u2|Cont\(24) & ((!\b2v_inst|u2|Equal0~6_combout\) # (\b2v_inst|u2|Equal0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111001101110111011100110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(24),
	datab => \b2v_inst|u2|ALT_INV_Equal0~5_combout\,
	datac => \b2v_inst|u2|ALT_INV_Equal0~7_combout\,
	datad => \b2v_inst|u2|ALT_INV_Equal0~6_combout\,
	dataf => \b2v_inst|u2|ALT_INV_oRST_2~q\,
	combout => \b2v_inst|u2|oRST_2~0_combout\);

-- Location: FF_X39_Y29_N35
\b2v_inst|u2|oRST_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u2|oRST_2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|oRST_2~q\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X46_Y30_N41
\b2v_inst|u8|iexposure_adj_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[1]~input_o\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(0));

-- Location: FF_X43_Y28_N11
\b2v_inst|u8|iexposure_adj_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(0),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(1));

-- Location: FF_X42_Y28_N23
\b2v_inst|u8|iexposure_adj_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(1),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(2));

-- Location: FF_X42_Y28_N11
\b2v_inst|u8|iexposure_adj_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|iexposure_adj_delay\(2),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|iexposure_adj_delay\(3));

-- Location: FF_X42_Y28_N44
\b2v_inst|u8|combo_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~9_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(0));

-- Location: LABCELL_X42_Y28_N33
\b2v_inst|u8|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~13_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(1) ) + ( GND ) + ( \b2v_inst|u8|Add2~10\ ))
-- \b2v_inst|u8|Add2~14\ = CARRY(( \b2v_inst|u8|combo_cnt\(1) ) + ( GND ) + ( \b2v_inst|u8|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(1),
	cin => \b2v_inst|u8|Add2~10\,
	sumout => \b2v_inst|u8|Add2~13_sumout\,
	cout => \b2v_inst|u8|Add2~14\);

-- Location: FF_X42_Y28_N8
\b2v_inst|u8|combo_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~13_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(1));

-- Location: LABCELL_X42_Y28_N36
\b2v_inst|u8|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~17_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(2) ) + ( GND ) + ( \b2v_inst|u8|Add2~14\ ))
-- \b2v_inst|u8|Add2~18\ = CARRY(( \b2v_inst|u8|combo_cnt\(2) ) + ( GND ) + ( \b2v_inst|u8|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(2),
	cin => \b2v_inst|u8|Add2~14\,
	sumout => \b2v_inst|u8|Add2~17_sumout\,
	cout => \b2v_inst|u8|Add2~18\);

-- Location: FF_X42_Y28_N29
\b2v_inst|u8|combo_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~17_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(2));

-- Location: LABCELL_X42_Y28_N39
\b2v_inst|u8|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~21_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(3) ) + ( GND ) + ( \b2v_inst|u8|Add2~18\ ))
-- \b2v_inst|u8|Add2~22\ = CARRY(( \b2v_inst|u8|combo_cnt\(3) ) + ( GND ) + ( \b2v_inst|u8|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(3),
	cin => \b2v_inst|u8|Add2~18\,
	sumout => \b2v_inst|u8|Add2~21_sumout\,
	cout => \b2v_inst|u8|Add2~22\);

-- Location: FF_X42_Y28_N14
\b2v_inst|u8|combo_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~21_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(3));

-- Location: LABCELL_X42_Y28_N42
\b2v_inst|u8|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~25_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(4) ) + ( GND ) + ( \b2v_inst|u8|Add2~22\ ))
-- \b2v_inst|u8|Add2~26\ = CARRY(( \b2v_inst|u8|combo_cnt\(4) ) + ( GND ) + ( \b2v_inst|u8|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(4),
	cin => \b2v_inst|u8|Add2~22\,
	sumout => \b2v_inst|u8|Add2~25_sumout\,
	cout => \b2v_inst|u8|Add2~26\);

-- Location: FF_X42_Y28_N5
\b2v_inst|u8|combo_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~25_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(4));

-- Location: LABCELL_X42_Y28_N45
\b2v_inst|u8|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~1_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(5) ) + ( GND ) + ( \b2v_inst|u8|Add2~26\ ))
-- \b2v_inst|u8|Add2~2\ = CARRY(( \b2v_inst|u8|combo_cnt\(5) ) + ( GND ) + ( \b2v_inst|u8|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(5),
	cin => \b2v_inst|u8|Add2~26\,
	sumout => \b2v_inst|u8|Add2~1_sumout\,
	cout => \b2v_inst|u8|Add2~2\);

-- Location: FF_X42_Y28_N20
\b2v_inst|u8|combo_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~1_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(5));

-- Location: LABCELL_X42_Y28_N48
\b2v_inst|u8|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~45_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(6) ) + ( GND ) + ( \b2v_inst|u8|Add2~2\ ))
-- \b2v_inst|u8|Add2~46\ = CARRY(( \b2v_inst|u8|combo_cnt\(6) ) + ( GND ) + ( \b2v_inst|u8|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(6),
	cin => \b2v_inst|u8|Add2~2\,
	sumout => \b2v_inst|u8|Add2~45_sumout\,
	cout => \b2v_inst|u8|Add2~46\);

-- Location: FF_X42_Y28_N26
\b2v_inst|u8|combo_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~45_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(6));

-- Location: LABCELL_X42_Y28_N51
\b2v_inst|u8|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~57_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(7) ) + ( GND ) + ( \b2v_inst|u8|Add2~46\ ))
-- \b2v_inst|u8|Add2~58\ = CARRY(( \b2v_inst|u8|combo_cnt\(7) ) + ( GND ) + ( \b2v_inst|u8|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt\(7),
	cin => \b2v_inst|u8|Add2~46\,
	sumout => \b2v_inst|u8|Add2~57_sumout\,
	cout => \b2v_inst|u8|Add2~58\);

-- Location: FF_X42_Y28_N2
\b2v_inst|u8|combo_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~57_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(7));

-- Location: LABCELL_X42_Y28_N54
\b2v_inst|u8|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~61_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(8) ) + ( GND ) + ( \b2v_inst|u8|Add2~58\ ))
-- \b2v_inst|u8|Add2~62\ = CARRY(( \b2v_inst|u8|combo_cnt\(8) ) + ( GND ) + ( \b2v_inst|u8|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(8),
	cin => \b2v_inst|u8|Add2~58\,
	sumout => \b2v_inst|u8|Add2~61_sumout\,
	cout => \b2v_inst|u8|Add2~62\);

-- Location: FF_X42_Y28_N17
\b2v_inst|u8|combo_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~61_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(8));

-- Location: LABCELL_X42_Y28_N57
\b2v_inst|u8|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~65_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(9) ) + ( GND ) + ( \b2v_inst|u8|Add2~62\ ))
-- \b2v_inst|u8|Add2~66\ = CARRY(( \b2v_inst|u8|combo_cnt\(9) ) + ( GND ) + ( \b2v_inst|u8|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(9),
	cin => \b2v_inst|u8|Add2~62\,
	sumout => \b2v_inst|u8|Add2~65_sumout\,
	cout => \b2v_inst|u8|Add2~66\);

-- Location: FF_X42_Y28_N58
\b2v_inst|u8|combo_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~65_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(9));

-- Location: LABCELL_X42_Y27_N0
\b2v_inst|u8|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~53_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(10) ) + ( GND ) + ( \b2v_inst|u8|Add2~66\ ))
-- \b2v_inst|u8|Add2~54\ = CARRY(( \b2v_inst|u8|combo_cnt\(10) ) + ( GND ) + ( \b2v_inst|u8|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(10),
	cin => \b2v_inst|u8|Add2~66\,
	sumout => \b2v_inst|u8|Add2~53_sumout\,
	cout => \b2v_inst|u8|Add2~54\);

-- Location: FF_X42_Y27_N5
\b2v_inst|u8|combo_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~53_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(10));

-- Location: LABCELL_X42_Y27_N3
\b2v_inst|u8|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~69_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(11) ) + ( GND ) + ( \b2v_inst|u8|Add2~54\ ))
-- \b2v_inst|u8|Add2~70\ = CARRY(( \b2v_inst|u8|combo_cnt\(11) ) + ( GND ) + ( \b2v_inst|u8|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(11),
	cin => \b2v_inst|u8|Add2~54\,
	sumout => \b2v_inst|u8|Add2~69_sumout\,
	cout => \b2v_inst|u8|Add2~70\);

-- Location: FF_X42_Y27_N49
\b2v_inst|u8|combo_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~69_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(11));

-- Location: LABCELL_X42_Y27_N6
\b2v_inst|u8|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~73_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(12) ) + ( GND ) + ( \b2v_inst|u8|Add2~70\ ))
-- \b2v_inst|u8|Add2~74\ = CARRY(( \b2v_inst|u8|combo_cnt\(12) ) + ( GND ) + ( \b2v_inst|u8|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(12),
	cin => \b2v_inst|u8|Add2~70\,
	sumout => \b2v_inst|u8|Add2~73_sumout\,
	cout => \b2v_inst|u8|Add2~74\);

-- Location: LABCELL_X42_Y27_N54
\b2v_inst|u8|combo_cnt[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|combo_cnt[12]~feeder_combout\ = ( \b2v_inst|u8|Add2~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|u8|ALT_INV_Add2~73_sumout\,
	combout => \b2v_inst|u8|combo_cnt[12]~feeder_combout\);

-- Location: FF_X42_Y27_N56
\b2v_inst|u8|combo_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|combo_cnt[12]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(12));

-- Location: LABCELL_X42_Y27_N9
\b2v_inst|u8|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~77_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(13) ) + ( GND ) + ( \b2v_inst|u8|Add2~74\ ))
-- \b2v_inst|u8|Add2~78\ = CARRY(( \b2v_inst|u8|combo_cnt\(13) ) + ( GND ) + ( \b2v_inst|u8|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt\(13),
	cin => \b2v_inst|u8|Add2~74\,
	sumout => \b2v_inst|u8|Add2~77_sumout\,
	cout => \b2v_inst|u8|Add2~78\);

-- Location: FF_X42_Y27_N53
\b2v_inst|u8|combo_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~77_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(13));

-- Location: LABCELL_X42_Y27_N12
\b2v_inst|u8|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~81_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(14) ) + ( GND ) + ( \b2v_inst|u8|Add2~78\ ))
-- \b2v_inst|u8|Add2~82\ = CARRY(( \b2v_inst|u8|combo_cnt\(14) ) + ( GND ) + ( \b2v_inst|u8|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(14),
	cin => \b2v_inst|u8|Add2~78\,
	sumout => \b2v_inst|u8|Add2~81_sumout\,
	cout => \b2v_inst|u8|Add2~82\);

-- Location: FF_X42_Y27_N32
\b2v_inst|u8|combo_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~81_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(14));

-- Location: LABCELL_X42_Y27_N15
\b2v_inst|u8|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~49_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(15) ) + ( GND ) + ( \b2v_inst|u8|Add2~82\ ))
-- \b2v_inst|u8|Add2~50\ = CARRY(( \b2v_inst|u8|combo_cnt\(15) ) + ( GND ) + ( \b2v_inst|u8|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(15),
	cin => \b2v_inst|u8|Add2~82\,
	sumout => \b2v_inst|u8|Add2~49_sumout\,
	cout => \b2v_inst|u8|Add2~50\);

-- Location: FF_X42_Y27_N17
\b2v_inst|u8|combo_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~49_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(15));

-- Location: LABCELL_X42_Y27_N18
\b2v_inst|u8|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~5_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(16) ) + ( GND ) + ( \b2v_inst|u8|Add2~50\ ))
-- \b2v_inst|u8|Add2~6\ = CARRY(( \b2v_inst|u8|combo_cnt\(16) ) + ( GND ) + ( \b2v_inst|u8|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(16),
	cin => \b2v_inst|u8|Add2~50\,
	sumout => \b2v_inst|u8|Add2~5_sumout\,
	cout => \b2v_inst|u8|Add2~6\);

-- Location: FF_X42_Y27_N38
\b2v_inst|u8|combo_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~5_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(16));

-- Location: LABCELL_X42_Y28_N6
\b2v_inst|u8|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~0_combout\ = ( \b2v_inst|u8|combo_cnt\(1) & ( \b2v_inst|u8|combo_cnt\(16) & ( (\b2v_inst|u8|combo_cnt\(2) & (\b2v_inst|u8|combo_cnt\(3) & (\b2v_inst|u8|combo_cnt\(4) & \b2v_inst|u8|combo_cnt\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt\(2),
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(3),
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(4),
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(0),
	datae => \b2v_inst|u8|ALT_INV_combo_cnt\(1),
	dataf => \b2v_inst|u8|ALT_INV_combo_cnt\(16),
	combout => \b2v_inst|u8|Equal4~0_combout\);

-- Location: LABCELL_X42_Y27_N21
\b2v_inst|u8|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~41_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(17) ) + ( GND ) + ( \b2v_inst|u8|Add2~6\ ))
-- \b2v_inst|u8|Add2~42\ = CARRY(( \b2v_inst|u8|combo_cnt\(17) ) + ( GND ) + ( \b2v_inst|u8|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(17),
	cin => \b2v_inst|u8|Add2~6\,
	sumout => \b2v_inst|u8|Add2~41_sumout\,
	cout => \b2v_inst|u8|Add2~42\);

-- Location: FF_X42_Y28_N53
\b2v_inst|u8|combo_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~41_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(17));

-- Location: LABCELL_X42_Y27_N24
\b2v_inst|u8|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~37_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(18) ) + ( GND ) + ( \b2v_inst|u8|Add2~42\ ))
-- \b2v_inst|u8|Add2~38\ = CARRY(( \b2v_inst|u8|combo_cnt\(18) ) + ( GND ) + ( \b2v_inst|u8|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(18),
	cin => \b2v_inst|u8|Add2~42\,
	sumout => \b2v_inst|u8|Add2~37_sumout\,
	cout => \b2v_inst|u8|Add2~38\);

-- Location: FF_X42_Y27_N20
\b2v_inst|u8|combo_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~37_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(18));

-- Location: LABCELL_X42_Y27_N27
\b2v_inst|u8|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~33_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(19) ) + ( GND ) + ( \b2v_inst|u8|Add2~38\ ))
-- \b2v_inst|u8|Add2~34\ = CARRY(( \b2v_inst|u8|combo_cnt\(19) ) + ( GND ) + ( \b2v_inst|u8|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(19),
	cin => \b2v_inst|u8|Add2~38\,
	sumout => \b2v_inst|u8|Add2~33_sumout\,
	cout => \b2v_inst|u8|Add2~34\);

-- Location: FF_X42_Y27_N28
\b2v_inst|u8|combo_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~33_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(19));

-- Location: LABCELL_X42_Y27_N30
\b2v_inst|u8|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~29_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(20) ) + ( GND ) + ( \b2v_inst|u8|Add2~34\ ))
-- \b2v_inst|u8|Add2~30\ = CARRY(( \b2v_inst|u8|combo_cnt\(20) ) + ( GND ) + ( \b2v_inst|u8|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(20),
	cin => \b2v_inst|u8|Add2~34\,
	sumout => \b2v_inst|u8|Add2~29_sumout\,
	cout => \b2v_inst|u8|Add2~30\);

-- Location: FF_X42_Y27_N59
\b2v_inst|u8|combo_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~29_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(20));

-- Location: LABCELL_X42_Y28_N3
\b2v_inst|u8|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~1_combout\ = ( \b2v_inst|u8|combo_cnt\(18) & ( \b2v_inst|u8|combo_cnt\(19) & ( (\b2v_inst|u8|combo_cnt\(17) & (\b2v_inst|u8|combo_cnt\(6) & (\b2v_inst|u8|combo_cnt\(20) & \b2v_inst|u8|combo_cnt\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt\(17),
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(6),
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(20),
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(15),
	datae => \b2v_inst|u8|ALT_INV_combo_cnt\(18),
	dataf => \b2v_inst|u8|ALT_INV_combo_cnt\(19),
	combout => \b2v_inst|u8|Equal4~1_combout\);

-- Location: LABCELL_X42_Y27_N33
\b2v_inst|u8|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~97_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(21) ) + ( GND ) + ( \b2v_inst|u8|Add2~30\ ))
-- \b2v_inst|u8|Add2~98\ = CARRY(( \b2v_inst|u8|combo_cnt\(21) ) + ( GND ) + ( \b2v_inst|u8|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(21),
	cin => \b2v_inst|u8|Add2~30\,
	sumout => \b2v_inst|u8|Add2~97_sumout\,
	cout => \b2v_inst|u8|Add2~98\);

-- Location: FF_X42_Y27_N35
\b2v_inst|u8|combo_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~97_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(21));

-- Location: LABCELL_X42_Y27_N36
\b2v_inst|u8|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~93_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(22) ) + ( GND ) + ( \b2v_inst|u8|Add2~98\ ))
-- \b2v_inst|u8|Add2~94\ = CARRY(( \b2v_inst|u8|combo_cnt\(22) ) + ( GND ) + ( \b2v_inst|u8|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(22),
	cin => \b2v_inst|u8|Add2~98\,
	sumout => \b2v_inst|u8|Add2~93_sumout\,
	cout => \b2v_inst|u8|Add2~94\);

-- Location: FF_X42_Y27_N11
\b2v_inst|u8|combo_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~93_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(22));

-- Location: LABCELL_X42_Y27_N39
\b2v_inst|u8|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~89_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(23) ) + ( GND ) + ( \b2v_inst|u8|Add2~94\ ))
-- \b2v_inst|u8|Add2~90\ = CARRY(( \b2v_inst|u8|combo_cnt\(23) ) + ( GND ) + ( \b2v_inst|u8|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(23),
	cin => \b2v_inst|u8|Add2~94\,
	sumout => \b2v_inst|u8|Add2~89_sumout\,
	cout => \b2v_inst|u8|Add2~90\);

-- Location: FF_X42_Y27_N40
\b2v_inst|u8|combo_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~89_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(23));

-- Location: LABCELL_X42_Y27_N42
\b2v_inst|u8|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add2~85_sumout\ = SUM(( \b2v_inst|u8|combo_cnt\(24) ) + ( GND ) + ( \b2v_inst|u8|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(24),
	cin => \b2v_inst|u8|Add2~90\,
	sumout => \b2v_inst|u8|Add2~85_sumout\);

-- Location: FF_X42_Y27_N44
\b2v_inst|u8|combo_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add2~85_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt\(24));

-- Location: LABCELL_X42_Y27_N51
\b2v_inst|u8|Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~3_combout\ = ( \b2v_inst|u8|combo_cnt\(13) & ( !\b2v_inst|u8|combo_cnt\(22) & ( (!\b2v_inst|u8|combo_cnt\(21) & (\b2v_inst|u8|combo_cnt\(14) & (!\b2v_inst|u8|combo_cnt\(24) & !\b2v_inst|u8|combo_cnt\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt\(21),
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(14),
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(24),
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(23),
	datae => \b2v_inst|u8|ALT_INV_combo_cnt\(13),
	dataf => \b2v_inst|u8|ALT_INV_combo_cnt\(22),
	combout => \b2v_inst|u8|Equal4~3_combout\);

-- Location: LABCELL_X42_Y28_N21
\b2v_inst|u8|i2c_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|i2c_reset~0_combout\ = ( \b2v_inst|u2|oRST_2~q\ & ( (!\b2v_inst|u8|iexposure_adj_delay\(3)) # (\b2v_inst|u8|iexposure_adj_delay\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(3),
	datad => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(2),
	dataf => \b2v_inst|u2|ALT_INV_oRST_2~q\,
	combout => \b2v_inst|u8|i2c_reset~0_combout\);

-- Location: FF_X42_Y28_N1
\b2v_inst|u8|combo_cnt[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|Add2~57_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt[7]~DUPLICATE_q\);

-- Location: FF_X42_Y27_N55
\b2v_inst|u8|combo_cnt[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|combo_cnt[12]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|iexposure_adj_delay\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|combo_cnt[12]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y28_N24
\b2v_inst|u8|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~2_combout\ = ( \b2v_inst|u8|combo_cnt[12]~DUPLICATE_q\ & ( \b2v_inst|u8|combo_cnt\(11) & ( (\b2v_inst|u8|combo_cnt[7]~DUPLICATE_q\ & (\b2v_inst|u8|combo_cnt\(10) & (\b2v_inst|u8|combo_cnt\(9) & \b2v_inst|u8|combo_cnt\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_combo_cnt[7]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(10),
	datac => \b2v_inst|u8|ALT_INV_combo_cnt\(9),
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(8),
	datae => \b2v_inst|u8|ALT_INV_combo_cnt[12]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_combo_cnt\(11),
	combout => \b2v_inst|u8|Equal4~2_combout\);

-- Location: LABCELL_X42_Y28_N12
\b2v_inst|u8|i2c_reset\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|i2c_reset~combout\ = ( \b2v_inst|u8|i2c_reset~0_combout\ & ( \b2v_inst|u8|Equal4~2_combout\ & ( (\b2v_inst|u8|Equal4~0_combout\ & (\b2v_inst|u8|combo_cnt\(5) & (\b2v_inst|u8|Equal4~1_combout\ & \b2v_inst|u8|Equal4~3_combout\))) ) ) ) # ( 
-- !\b2v_inst|u8|i2c_reset~0_combout\ & ( \b2v_inst|u8|Equal4~2_combout\ ) ) # ( !\b2v_inst|u8|i2c_reset~0_combout\ & ( !\b2v_inst|u8|Equal4~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_Equal4~0_combout\,
	datab => \b2v_inst|u8|ALT_INV_combo_cnt\(5),
	datac => \b2v_inst|u8|ALT_INV_Equal4~1_combout\,
	datad => \b2v_inst|u8|ALT_INV_Equal4~3_combout\,
	datae => \b2v_inst|u8|ALT_INV_i2c_reset~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Equal4~2_combout\,
	combout => \b2v_inst|u8|i2c_reset~combout\);

-- Location: LABCELL_X37_Y30_N27
\b2v_inst|u8|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~37_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \b2v_inst|u8|Add3~30\ ))
-- \b2v_inst|u8|Add3~38\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \b2v_inst|u8|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(9),
	cin => \b2v_inst|u8|Add3~30\,
	sumout => \b2v_inst|u8|Add3~37_sumout\,
	cout => \b2v_inst|u8|Add3~38\);

-- Location: LABCELL_X37_Y30_N30
\b2v_inst|u8|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~33_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \b2v_inst|u8|Add3~38\ ))
-- \b2v_inst|u8|Add3~34\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \b2v_inst|u8|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(10),
	cin => \b2v_inst|u8|Add3~38\,
	sumout => \b2v_inst|u8|Add3~33_sumout\,
	cout => \b2v_inst|u8|Add3~34\);

-- Location: FF_X37_Y30_N32
\b2v_inst|u8|mI2C_CLK_DIV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~33_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(10));

-- Location: LABCELL_X37_Y30_N33
\b2v_inst|u8|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~1_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(11) ) + ( GND ) + ( \b2v_inst|u8|Add3~34\ ))
-- \b2v_inst|u8|Add3~2\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(11) ) + ( GND ) + ( \b2v_inst|u8|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(11),
	cin => \b2v_inst|u8|Add3~34\,
	sumout => \b2v_inst|u8|Add3~1_sumout\,
	cout => \b2v_inst|u8|Add3~2\);

-- Location: FF_X37_Y30_N34
\b2v_inst|u8|mI2C_CLK_DIV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~1_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(11));

-- Location: LABCELL_X37_Y30_N36
\b2v_inst|u8|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~41_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \b2v_inst|u8|Add3~2\ ))
-- \b2v_inst|u8|Add3~42\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \b2v_inst|u8|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(12),
	cin => \b2v_inst|u8|Add3~2\,
	sumout => \b2v_inst|u8|Add3~41_sumout\,
	cout => \b2v_inst|u8|Add3~42\);

-- Location: FF_X37_Y30_N38
\b2v_inst|u8|mI2C_CLK_DIV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~41_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(12));

-- Location: LABCELL_X37_Y30_N39
\b2v_inst|u8|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~45_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \b2v_inst|u8|Add3~42\ ))
-- \b2v_inst|u8|Add3~46\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \b2v_inst|u8|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(13),
	cin => \b2v_inst|u8|Add3~42\,
	sumout => \b2v_inst|u8|Add3~45_sumout\,
	cout => \b2v_inst|u8|Add3~46\);

-- Location: FF_X37_Y30_N41
\b2v_inst|u8|mI2C_CLK_DIV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~45_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(13));

-- Location: LABCELL_X37_Y30_N42
\b2v_inst|u8|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~53_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \b2v_inst|u8|Add3~46\ ))
-- \b2v_inst|u8|Add3~54\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \b2v_inst|u8|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(14),
	cin => \b2v_inst|u8|Add3~46\,
	sumout => \b2v_inst|u8|Add3~53_sumout\,
	cout => \b2v_inst|u8|Add3~54\);

-- Location: FF_X37_Y30_N44
\b2v_inst|u8|mI2C_CLK_DIV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~53_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(14));

-- Location: LABCELL_X37_Y30_N45
\b2v_inst|u8|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~49_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(15) ) + ( GND ) + ( \b2v_inst|u8|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(15),
	cin => \b2v_inst|u8|Add3~54\,
	sumout => \b2v_inst|u8|Add3~49_sumout\);

-- Location: FF_X37_Y30_N47
\b2v_inst|u8|mI2C_CLK_DIV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~49_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(15));

-- Location: LABCELL_X37_Y30_N51
\b2v_inst|u8|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~3_combout\ = ( !\b2v_inst|u8|mI2C_CLK_DIV\(13) & ( (!\b2v_inst|u8|mI2C_CLK_DIV\(12) & (!\b2v_inst|u8|mI2C_CLK_DIV\(14) & !\b2v_inst|u8|mI2C_CLK_DIV\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(12),
	datac => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(14),
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(15),
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(13),
	combout => \b2v_inst|u8|LessThan2~3_combout\);

-- Location: LABCELL_X37_Y30_N48
\b2v_inst|u8|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~0_combout\ = ( !\b2v_inst|u8|mI2C_CLK_DIV\(3) & ( (!\b2v_inst|u8|mI2C_CLK_DIV\(5) & (!\b2v_inst|u8|mI2C_CLK_DIV\(2) & !\b2v_inst|u8|mI2C_CLK_DIV\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(5),
	datac => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(2),
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(4),
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(3),
	combout => \b2v_inst|u8|LessThan2~0_combout\);

-- Location: LABCELL_X37_Y30_N54
\b2v_inst|u8|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~1_combout\ = ( \b2v_inst|u8|mI2C_CLK_DIV\(6) & ( (\b2v_inst|u8|mI2C_CLK_DIV\(7) & \b2v_inst|u8|mI2C_CLK_DIV\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(7),
	datac => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(8),
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(6),
	combout => \b2v_inst|u8|LessThan2~1_combout\);

-- Location: LABCELL_X43_Y28_N3
\b2v_inst|u8|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~4_combout\ = ( \b2v_inst|u8|LessThan2~1_combout\ & ( (!\b2v_inst|u8|LessThan2~3_combout\) # ((\b2v_inst|u8|mI2C_CLK_DIV\(11) & ((!\b2v_inst|u8|LessThan2~2_combout\) # (!\b2v_inst|u8|LessThan2~0_combout\)))) ) ) # ( 
-- !\b2v_inst|u8|LessThan2~1_combout\ & ( (!\b2v_inst|u8|LessThan2~3_combout\) # ((!\b2v_inst|u8|LessThan2~2_combout\ & \b2v_inst|u8|mI2C_CLK_DIV\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011101110110011001110111011001100111111101100110011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LessThan2~2_combout\,
	datab => \b2v_inst|u8|ALT_INV_LessThan2~3_combout\,
	datac => \b2v_inst|u8|ALT_INV_LessThan2~0_combout\,
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(11),
	dataf => \b2v_inst|u8|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst|u8|LessThan2~4_combout\);

-- Location: FF_X37_Y30_N2
\b2v_inst|u8|mI2C_CLK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~61_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(0));

-- Location: LABCELL_X37_Y30_N3
\b2v_inst|u8|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~57_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \b2v_inst|u8|Add3~62\ ))
-- \b2v_inst|u8|Add3~58\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \b2v_inst|u8|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(1),
	cin => \b2v_inst|u8|Add3~62\,
	sumout => \b2v_inst|u8|Add3~57_sumout\,
	cout => \b2v_inst|u8|Add3~58\);

-- Location: FF_X37_Y30_N5
\b2v_inst|u8|mI2C_CLK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~57_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(1));

-- Location: LABCELL_X37_Y30_N6
\b2v_inst|u8|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~5_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \b2v_inst|u8|Add3~58\ ))
-- \b2v_inst|u8|Add3~6\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \b2v_inst|u8|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(2),
	cin => \b2v_inst|u8|Add3~58\,
	sumout => \b2v_inst|u8|Add3~5_sumout\,
	cout => \b2v_inst|u8|Add3~6\);

-- Location: FF_X37_Y30_N7
\b2v_inst|u8|mI2C_CLK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~5_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(2));

-- Location: LABCELL_X37_Y30_N9
\b2v_inst|u8|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~17_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(3) ) + ( GND ) + ( \b2v_inst|u8|Add3~6\ ))
-- \b2v_inst|u8|Add3~18\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(3) ) + ( GND ) + ( \b2v_inst|u8|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(3),
	cin => \b2v_inst|u8|Add3~6\,
	sumout => \b2v_inst|u8|Add3~17_sumout\,
	cout => \b2v_inst|u8|Add3~18\);

-- Location: FF_X37_Y30_N11
\b2v_inst|u8|mI2C_CLK_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~17_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(3));

-- Location: LABCELL_X37_Y30_N12
\b2v_inst|u8|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~13_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \b2v_inst|u8|Add3~18\ ))
-- \b2v_inst|u8|Add3~14\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \b2v_inst|u8|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(4),
	cin => \b2v_inst|u8|Add3~18\,
	sumout => \b2v_inst|u8|Add3~13_sumout\,
	cout => \b2v_inst|u8|Add3~14\);

-- Location: FF_X37_Y30_N13
\b2v_inst|u8|mI2C_CLK_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~13_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(4));

-- Location: LABCELL_X37_Y30_N15
\b2v_inst|u8|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~9_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \b2v_inst|u8|Add3~14\ ))
-- \b2v_inst|u8|Add3~10\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \b2v_inst|u8|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(5),
	cin => \b2v_inst|u8|Add3~14\,
	sumout => \b2v_inst|u8|Add3~9_sumout\,
	cout => \b2v_inst|u8|Add3~10\);

-- Location: FF_X37_Y30_N17
\b2v_inst|u8|mI2C_CLK_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~9_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(5));

-- Location: LABCELL_X37_Y30_N18
\b2v_inst|u8|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~21_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \b2v_inst|u8|Add3~10\ ))
-- \b2v_inst|u8|Add3~22\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \b2v_inst|u8|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(6),
	cin => \b2v_inst|u8|Add3~10\,
	sumout => \b2v_inst|u8|Add3~21_sumout\,
	cout => \b2v_inst|u8|Add3~22\);

-- Location: FF_X37_Y30_N20
\b2v_inst|u8|mI2C_CLK_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~21_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(6));

-- Location: LABCELL_X37_Y30_N21
\b2v_inst|u8|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~25_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \b2v_inst|u8|Add3~22\ ))
-- \b2v_inst|u8|Add3~26\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \b2v_inst|u8|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(7),
	cin => \b2v_inst|u8|Add3~22\,
	sumout => \b2v_inst|u8|Add3~25_sumout\,
	cout => \b2v_inst|u8|Add3~26\);

-- Location: FF_X37_Y30_N22
\b2v_inst|u8|mI2C_CLK_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~25_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(7));

-- Location: LABCELL_X37_Y30_N24
\b2v_inst|u8|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add3~29_sumout\ = SUM(( \b2v_inst|u8|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \b2v_inst|u8|Add3~26\ ))
-- \b2v_inst|u8|Add3~30\ = CARRY(( \b2v_inst|u8|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \b2v_inst|u8|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(8),
	cin => \b2v_inst|u8|Add3~26\,
	sumout => \b2v_inst|u8|Add3~29_sumout\,
	cout => \b2v_inst|u8|Add3~30\);

-- Location: FF_X37_Y30_N26
\b2v_inst|u8|mI2C_CLK_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~29_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(8));

-- Location: FF_X37_Y30_N29
\b2v_inst|u8|mI2C_CLK_DIV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|Add3~37_sumout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sclr => \b2v_inst|u8|LessThan2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CLK_DIV\(9));

-- Location: LABCELL_X37_Y30_N57
\b2v_inst|u8|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan2~2_combout\ = ( !\b2v_inst|u8|mI2C_CLK_DIV\(10) & ( !\b2v_inst|u8|mI2C_CLK_DIV\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(9),
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(10),
	combout => \b2v_inst|u8|LessThan2~2_combout\);

-- Location: LABCELL_X43_Y28_N54
\b2v_inst|u8|mI2C_CTRL_CLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\ = ( \b2v_inst|u8|mI2C_CLK_DIV\(11) & ( \b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( (\b2v_inst|u8|LessThan2~2_combout\ & (\b2v_inst|u8|LessThan2~3_combout\ & ((!\b2v_inst|u8|LessThan2~1_combout\) # 
-- (\b2v_inst|u8|LessThan2~0_combout\)))) ) ) ) # ( !\b2v_inst|u8|mI2C_CLK_DIV\(11) & ( \b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( \b2v_inst|u8|LessThan2~3_combout\ ) ) ) # ( \b2v_inst|u8|mI2C_CLK_DIV\(11) & ( !\b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( 
-- (!\b2v_inst|u8|LessThan2~2_combout\) # ((!\b2v_inst|u8|LessThan2~3_combout\) # ((!\b2v_inst|u8|LessThan2~0_combout\ & \b2v_inst|u8|LessThan2~1_combout\))) ) ) ) # ( !\b2v_inst|u8|mI2C_CLK_DIV\(11) & ( !\b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( 
-- !\b2v_inst|u8|LessThan2~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111010111000000000111111110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LessThan2~2_combout\,
	datab => \b2v_inst|u8|ALT_INV_LessThan2~0_combout\,
	datac => \b2v_inst|u8|ALT_INV_LessThan2~1_combout\,
	datad => \b2v_inst|u8|ALT_INV_LessThan2~3_combout\,
	datae => \b2v_inst|u8|ALT_INV_mI2C_CLK_DIV\(11),
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\);

-- Location: FF_X42_Y30_N11
\b2v_inst|u8|mI2C_CTRL_CLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \b2v_inst|u8|mI2C_CTRL_CLK~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_CTRL_CLK~q\);

-- Location: FF_X42_Y30_N20
\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y30_N30
\b2v_inst|u8|LUT_INDEX[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[0]~4_combout\ = !\b2v_inst|u8|LUT_INDEX\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|LUT_INDEX[0]~4_combout\);

-- Location: FF_X42_Y30_N34
\b2v_inst|u8|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|LUT_INDEX[0]~4_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	ena => \b2v_inst|u8|LUT_INDEX[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(0));

-- Location: LABCELL_X43_Y28_N45
\b2v_inst|u8|LUT_INDEX[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[2]~3_combout\ = ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( (!\b2v_inst|u8|LUT_INDEX\(0)) # (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- \b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( (\b2v_inst|u8|LUT_INDEX\(0) & \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\) ) ) ) # ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|LUT_INDEX[5]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001100111111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[5]~1_combout\,
	combout => \b2v_inst|u8|LUT_INDEX[2]~3_combout\);

-- Location: FF_X43_Y28_N52
\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|LUT_INDEX[2]~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y28_N6
\b2v_inst|u8|LUT_INDEX[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[3]~2_combout\ = ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( !\b2v_inst|u8|LUT_INDEX\(3) $ (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\) # (!\b2v_inst|u8|LUT_INDEX\(0)))) ) ) ) # ( 
-- !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( \b2v_inst|u8|LUT_INDEX\(3) ) ) ) # ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( \b2v_inst|u8|LUT_INDEX\(3) ) ) ) # ( 
-- !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|LUT_INDEX[5]~1_combout\ & ( \b2v_inst|u8|LUT_INDEX\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[5]~1_combout\,
	combout => \b2v_inst|u8|LUT_INDEX[3]~2_combout\);

-- Location: FF_X43_Y28_N56
\b2v_inst|u8|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|LUT_INDEX[3]~2_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(3));

-- Location: LABCELL_X42_Y29_N48
\b2v_inst|u8|u0|SD_COUNTER[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\ = ( \b2v_inst|u8|u0|LessThan2~0_combout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|LessThan2~0_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\) # (!\b2v_inst|u8|mI2C_GO~DUPLICATE_q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_LessThan2~0_combout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\);

-- Location: FF_X42_Y29_N11
\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~5_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y31_N30
\b2v_inst|u8|u0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~21_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u8|u0|Add0~22\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	cin => GND,
	sumout => \b2v_inst|u8|u0|Add0~21_sumout\,
	cout => \b2v_inst|u8|u0|Add0~22\);

-- Location: LABCELL_X42_Y29_N6
\b2v_inst|u8|u0|SD_COUNTER~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~6_combout\ = (!\b2v_inst|u8|mI2C_GO~DUPLICATE_q\) # (!\b2v_inst|u8|u0|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_Add0~21_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~6_combout\);

-- Location: FF_X42_Y29_N7
\b2v_inst|u8|u0|SD_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~6_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(0));

-- Location: LABCELL_X42_Y31_N33
\b2v_inst|u8|u0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~25_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~22\ ))
-- \b2v_inst|u8|u0|Add0~26\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~22\,
	sumout => \b2v_inst|u8|u0|Add0~25_sumout\,
	cout => \b2v_inst|u8|u0|Add0~26\);

-- Location: LABCELL_X42_Y31_N36
\b2v_inst|u8|u0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~17_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~26\ ))
-- \b2v_inst|u8|u0|Add0~18\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~26\,
	sumout => \b2v_inst|u8|u0|Add0~17_sumout\,
	cout => \b2v_inst|u8|u0|Add0~18\);

-- Location: LABCELL_X42_Y29_N9
\b2v_inst|u8|u0|SD_COUNTER~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~5_combout\ = ( \b2v_inst|u8|u0|Add0~17_sumout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~17_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~5_combout\);

-- Location: FF_X42_Y29_N10
\b2v_inst|u8|u0|SD_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~5_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(2));

-- Location: LABCELL_X42_Y31_N39
\b2v_inst|u8|u0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~13_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~18\ ))
-- \b2v_inst|u8|u0|Add0~14\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~18\,
	sumout => \b2v_inst|u8|u0|Add0~13_sumout\,
	cout => \b2v_inst|u8|u0|Add0~14\);

-- Location: LABCELL_X42_Y29_N39
\b2v_inst|u8|u0|SD_COUNTER~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~4_combout\ = ( \b2v_inst|u8|u0|Add0~13_sumout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~13_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~4_combout\);

-- Location: FF_X42_Y29_N40
\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~4_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y31_N42
\b2v_inst|u8|u0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~9_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~14\ ))
-- \b2v_inst|u8|u0|Add0~10\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~14\,
	sumout => \b2v_inst|u8|u0|Add0~9_sumout\,
	cout => \b2v_inst|u8|u0|Add0~10\);

-- Location: LABCELL_X42_Y29_N24
\b2v_inst|u8|u0|SD_COUNTER~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~3_combout\ = ( \b2v_inst|u8|u0|Add0~9_sumout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~9_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~3_combout\);

-- Location: FF_X42_Y29_N26
\b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[4]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y31_N45
\b2v_inst|u8|u0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~5_sumout\ = SUM(( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~10\ ))
-- \b2v_inst|u8|u0|Add0~6\ = CARRY(( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~10\,
	sumout => \b2v_inst|u8|u0|Add0~5_sumout\,
	cout => \b2v_inst|u8|u0|Add0~6\);

-- Location: LABCELL_X42_Y29_N51
\b2v_inst|u8|u0|SD_COUNTER~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~1_combout\ = ( \b2v_inst|u8|u0|Add0~5_sumout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~5_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~1_combout\);

-- Location: FF_X42_Y29_N52
\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~1_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\);

-- Location: FF_X42_Y29_N25
\b2v_inst|u8|u0|SD_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(4));

-- Location: LABCELL_X43_Y30_N57
\b2v_inst|u8|u0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector0~0_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER\(6) & ( (\b2v_inst|u8|u0|SD_COUNTER\(4) & ((!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\b2v_inst|u8|u0|SD_COUNTER\(0))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & \b2v_inst|u8|u0|SD_COUNTER\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000001000000001000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|Selector0~0_combout\);

-- Location: LABCELL_X43_Y30_N0
\b2v_inst|u8|u0|END~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|END~0_combout\ = ( \b2v_inst|u8|u0|END~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(2)) # ((!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|Selector0~0_combout\) # (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\))) ) ) # ( 
-- !\b2v_inst|u8|u0|END~q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & \b2v_inst|u8|u0|Selector0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_Selector0~0_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_END~q\,
	combout => \b2v_inst|u8|u0|END~0_combout\);

-- Location: FF_X43_Y28_N29
\b2v_inst|u8|u0|END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|u0|END~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|END~q\);

-- Location: IOIBUF_X64_Y0_N35
\I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: FF_X42_Y29_N41
\b2v_inst|u8|u0|SD_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~4_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(3));

-- Location: LABCELL_X42_Y30_N54
\b2v_inst|u8|u0|ACK1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK1~1_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER\(4) 
-- & \b2v_inst|u8|u0|SD_COUNTER\(3)))) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & 
-- (\b2v_inst|u8|u0|SD_COUNTER\(4) & !\b2v_inst|u8|u0|SD_COUNTER\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|ACK1~1_combout\);

-- Location: LABCELL_X43_Y30_N45
\b2v_inst|u8|u0|SD[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~0_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER\(6) & ( \b2v_inst|u8|u0|SD_COUNTER\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|SD[23]~0_combout\);

-- Location: LABCELL_X42_Y30_N3
\b2v_inst|u8|u0|ACK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK1~0_combout\ = ( \b2v_inst|u8|u0|ACK1~1_combout\ & ( \b2v_inst|u8|u0|SD[23]~0_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (((\b2v_inst|u8|u0|ACK1~q\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(0) & (\I2C_SDAT~input_o\ & 
-- (!\b2v_inst|u8|u0|SD_COUNTER\(3)))) ) ) ) # ( !\b2v_inst|u8|u0|ACK1~1_combout\ & ( \b2v_inst|u8|u0|SD[23]~0_combout\ & ( \b2v_inst|u8|u0|ACK1~q\ ) ) ) # ( !\b2v_inst|u8|u0|ACK1~1_combout\ & ( !\b2v_inst|u8|u0|SD[23]~0_combout\ & ( \b2v_inst|u8|u0|ACK1~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I2C_SDAT~input_o\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|ALT_INV_ACK1~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datae => \b2v_inst|u8|u0|ALT_INV_ACK1~1_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD[23]~0_combout\,
	combout => \b2v_inst|u8|u0|ACK1~0_combout\);

-- Location: FF_X42_Y30_N17
\b2v_inst|u8|u0|ACK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|u0|ACK1~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK1~q\);

-- Location: LABCELL_X42_Y30_N27
\b2v_inst|u8|u0|ACK3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK3~2_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER\(4) & ( (!\b2v_inst|u8|u0|SD_COUNTER\(3) & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & !\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|ACK3~2_combout\);

-- Location: LABCELL_X42_Y30_N21
\b2v_inst|u8|u0|ACK3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK3~1_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER\(4) & ( (!\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER\(3) & \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	combout => \b2v_inst|u8|u0|ACK3~1_combout\);

-- Location: LABCELL_X42_Y30_N45
\b2v_inst|u8|u0|ACK3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK3~0_combout\ = ( \b2v_inst|u8|u0|ACK3~1_combout\ & ( \b2v_inst|u8|u0|ACK3~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0)) # ((!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|ACK3~2_combout\) # (\I2C_SDAT~input_o\)))) ) ) ) # ( 
-- !\b2v_inst|u8|u0|ACK3~1_combout\ & ( \b2v_inst|u8|u0|ACK3~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0)) # (((!\b2v_inst|u8|u0|ACK3~2_combout\) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\)) # (\I2C_SDAT~input_o\)) ) ) ) # ( \b2v_inst|u8|u0|ACK3~1_combout\ & ( 
-- !\b2v_inst|u8|u0|ACK3~q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(0) & (\I2C_SDAT~input_o\ & (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & \b2v_inst|u8|u0|ACK3~2_combout\))) ) ) ) # ( !\b2v_inst|u8|u0|ACK3~1_combout\ & ( !\b2v_inst|u8|u0|ACK3~q\ & ( 
-- (\b2v_inst|u8|u0|SD_COUNTER\(0) & (\I2C_SDAT~input_o\ & (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & \b2v_inst|u8|u0|ACK3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011111111101111111111101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datab => \ALT_INV_I2C_SDAT~input_o\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_ACK3~2_combout\,
	datae => \b2v_inst|u8|u0|ALT_INV_ACK3~1_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_ACK3~q\,
	combout => \b2v_inst|u8|u0|ACK3~0_combout\);

-- Location: FF_X42_Y30_N44
\b2v_inst|u8|u0|ACK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|u0|ACK3~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK3~q\);

-- Location: LABCELL_X43_Y30_N36
\b2v_inst|u8|u0|ACK2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~2_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & (!\b2v_inst|u8|u0|SD_COUNTER\(6) & (!\b2v_inst|u8|u0|SD_COUNTER\(0) & \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|ACK2~2_combout\);

-- Location: FF_X42_Y29_N37
\b2v_inst|u8|u0|SD_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~7_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(1));

-- Location: LABCELL_X43_Y30_N6
\b2v_inst|u8|u0|ACK2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~1_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER\(1) & ( \b2v_inst|u8|u0|SD_COUNTER\(0) & ( (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & 
-- !\b2v_inst|u8|u0|SD_COUNTER\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(2),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|ACK2~1_combout\);

-- Location: LABCELL_X43_Y30_N24
\b2v_inst|u8|u0|ACK2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK2~0_combout\ = ( \b2v_inst|u8|u0|ACK2~2_combout\ & ( \b2v_inst|u8|u0|ACK2~1_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(4) & ((!\b2v_inst|u8|u0|SD_COUNTER\(2) & (\I2C_SDAT~input_o\)) # (\b2v_inst|u8|u0|SD_COUNTER\(2) & 
-- ((\b2v_inst|u8|u0|ACK2~q\))))) ) ) ) # ( !\b2v_inst|u8|u0|ACK2~2_combout\ & ( \b2v_inst|u8|u0|ACK2~1_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(4) & \b2v_inst|u8|u0|ACK2~q\) ) ) ) # ( \b2v_inst|u8|u0|ACK2~2_combout\ & ( !\b2v_inst|u8|u0|ACK2~1_combout\ & 
-- ( (!\b2v_inst|u8|u0|SD_COUNTER\(4) & ((!\b2v_inst|u8|u0|SD_COUNTER\(2) & (\I2C_SDAT~input_o\)) # (\b2v_inst|u8|u0|SD_COUNTER\(2) & ((\b2v_inst|u8|u0|ACK2~q\))))) # (\b2v_inst|u8|u0|SD_COUNTER\(4) & (((\b2v_inst|u8|u0|ACK2~q\)))) ) ) ) # ( 
-- !\b2v_inst|u8|u0|ACK2~2_combout\ & ( !\b2v_inst|u8|u0|ACK2~1_combout\ & ( \b2v_inst|u8|u0|ACK2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001001110000111100001010000010100010001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datab => \ALT_INV_I2C_SDAT~input_o\,
	datac => \b2v_inst|u8|u0|ALT_INV_ACK2~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(2),
	datae => \b2v_inst|u8|u0|ALT_INV_ACK2~2_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_ACK2~1_combout\,
	combout => \b2v_inst|u8|u0|ACK2~0_combout\);

-- Location: FF_X43_Y30_N23
\b2v_inst|u8|u0|ACK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|u0|ACK2~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK2~q\);

-- Location: LABCELL_X43_Y30_N51
\b2v_inst|u8|u0|ACK4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~1_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(4) & (!\b2v_inst|u8|u0|SD_COUNTER\(6) & \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( 
-- !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(4) & (!\b2v_inst|u8|u0|SD_COUNTER\(6) & !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000000000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|ACK4~1_combout\);

-- Location: LABCELL_X43_Y30_N30
\b2v_inst|u8|u0|ACK4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~2_combout\ = ( \b2v_inst|u8|u0|SD[23]~0_combout\ & ( \b2v_inst|u8|u0|ACK4~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0)) # ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|ACK4~1_combout\) # 
-- (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\))) ) ) ) # ( !\b2v_inst|u8|u0|SD[23]~0_combout\ & ( \b2v_inst|u8|u0|ACK4~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\) # (!\b2v_inst|u8|u0|ACK4~1_combout\) ) ) ) # ( \b2v_inst|u8|u0|SD[23]~0_combout\ & ( 
-- !\b2v_inst|u8|u0|ACK4~q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0) & (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|ACK4~1_combout\ & !\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000011111100111111001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_ACK4~1_combout\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD[23]~0_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_ACK4~q\,
	combout => \b2v_inst|u8|u0|ACK4~2_combout\);

-- Location: LABCELL_X43_Y30_N12
\b2v_inst|u8|u0|ACK4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK4~0_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( \I2C_SDAT~input_o\ & ( \b2v_inst|u8|u0|ACK4~2_combout\ ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( \I2C_SDAT~input_o\ & ( \b2v_inst|u8|u0|ACK4~2_combout\ ) ) 
-- ) # ( \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( !\I2C_SDAT~input_o\ & ( (\b2v_inst|u8|u0|ACK4~2_combout\ & ((!\b2v_inst|u8|u0|ACK4~1_combout\) # ((\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) # (\b2v_inst|u8|u0|SD_COUNTER\(0))))) ) ) ) # ( 
-- !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( !\I2C_SDAT~input_o\ & ( \b2v_inst|u8|u0|ACK4~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_ACK4~1_combout\,
	datab => \b2v_inst|u8|u0|ALT_INV_ACK4~2_combout\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \ALT_INV_I2C_SDAT~input_o\,
	combout => \b2v_inst|u8|u0|ACK4~0_combout\);

-- Location: FF_X43_Y30_N14
\b2v_inst|u8|u0|ACK4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|ACK4~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|ACK4~q\);

-- Location: LABCELL_X43_Y30_N21
\b2v_inst|u8|u0|ACK\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|ACK~combout\ = ( !\b2v_inst|u8|u0|ACK2~q\ & ( !\b2v_inst|u8|u0|ACK4~q\ & ( (!\b2v_inst|u8|u0|ACK1~q\ & !\b2v_inst|u8|u0|ACK3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_ACK1~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_ACK3~q\,
	datae => \b2v_inst|u8|u0|ALT_INV_ACK2~q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_ACK4~q\,
	combout => \b2v_inst|u8|u0|ACK~combout\);

-- Location: FF_X43_Y28_N1
\b2v_inst|u8|mSetup_ST.0010~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|mSetup_ST~12_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\);

-- Location: LABCELL_X43_Y28_N15
\b2v_inst|u8|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector1~0_combout\ = ( !\b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\ & ( (!\b2v_inst|u8|mSetup_ST.0001~q\) # ((\b2v_inst|u8|u0|ACK~combout\) # (\b2v_inst|u8|u0|END~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111111110011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\,
	datac => \b2v_inst|u8|u0|ALT_INV_END~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_ACK~combout\,
	dataf => \b2v_inst|u8|ALT_INV_mSetup_ST.0010~DUPLICATE_q\,
	combout => \b2v_inst|u8|Selector1~0_combout\);

-- Location: FF_X43_Y28_N17
\b2v_inst|u8|mSetup_ST.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Selector1~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0000~q\);

-- Location: LABCELL_X43_Y28_N12
\b2v_inst|u8|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector2~0_combout\ = ( \b2v_inst|u8|mSetup_ST.0000~q\ & ( (\b2v_inst|u8|mSetup_ST.0001~q\ & \b2v_inst|u8|u0|END~q\) ) ) # ( !\b2v_inst|u8|mSetup_ST.0000~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_END~q\,
	dataf => \b2v_inst|u8|ALT_INV_mSetup_ST.0000~q\,
	combout => \b2v_inst|u8|Selector2~0_combout\);

-- Location: FF_X43_Y28_N23
\b2v_inst|u8|mSetup_ST.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|Selector2~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0001~q\);

-- Location: LABCELL_X43_Y28_N0
\b2v_inst|u8|mSetup_ST~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mSetup_ST~12_combout\ = ( !\b2v_inst|u8|u0|END~q\ & ( (\b2v_inst|u8|mSetup_ST.0001~q\ & \b2v_inst|u8|u0|ACK~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_ACK~combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_END~q\,
	combout => \b2v_inst|u8|mSetup_ST~12_combout\);

-- Location: FF_X43_Y28_N2
\b2v_inst|u8|mSetup_ST.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|mSetup_ST~12_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mSetup_ST.0010~q\);

-- Location: FF_X43_Y28_N53
\b2v_inst|u8|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|LUT_INDEX[2]~3_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(2));

-- Location: LABCELL_X43_Y28_N27
\b2v_inst|u8|LUT_INDEX[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[4]~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(3) & ( \b2v_inst|u8|LUT_INDEX\(2) & ( ((\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & \b2v_inst|u8|mSetup_ST.0010~q\))) # (\b2v_inst|u8|LUT_INDEX\(4)) ) ) ) # ( 
-- !\b2v_inst|u8|LUT_INDEX\(3) & ( \b2v_inst|u8|LUT_INDEX\(2) & ( \b2v_inst|u8|LUT_INDEX\(4) ) ) ) # ( \b2v_inst|u8|LUT_INDEX\(3) & ( !\b2v_inst|u8|LUT_INDEX\(2) & ( \b2v_inst|u8|LUT_INDEX\(4) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(3) & ( 
-- !\b2v_inst|u8|LUT_INDEX\(2) & ( \b2v_inst|u8|LUT_INDEX\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_mSetup_ST.0010~q\,
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(2),
	combout => \b2v_inst|u8|LUT_INDEX[4]~0_combout\);

-- Location: FF_X42_Y28_N35
\b2v_inst|u8|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|LUT_INDEX[4]~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(4));

-- Location: LABCELL_X42_Y30_N6
\b2v_inst|u8|LUT_INDEX[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[5]~1_combout\ = ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(3)) # (!\b2v_inst|u8|LUT_INDEX\(4)) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- \b2v_inst|u8|mSetup_ST.0010~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(3)) # ((!\b2v_inst|u8|LUT_INDEX\(4)) # ((!\b2v_inst|u8|LUT_INDEX\(1) & !\b2v_inst|u8|LUT_INDEX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(1),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_mSetup_ST.0010~DUPLICATE_q\,
	combout => \b2v_inst|u8|LUT_INDEX[5]~1_combout\);

-- Location: FF_X42_Y30_N50
\b2v_inst|u8|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|LUT_INDEX[1]~feeder_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX\(1));

-- Location: LABCELL_X42_Y30_N36
\b2v_inst|u8|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add4~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( !\b2v_inst|u8|LUT_INDEX\(1) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( \b2v_inst|u8|LUT_INDEX\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(1),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Add4~0_combout\);

-- Location: LABCELL_X42_Y30_N48
\b2v_inst|u8|LUT_INDEX[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LUT_INDEX[1]~feeder_combout\ = \b2v_inst|u8|Add4~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_Add4~0_combout\,
	combout => \b2v_inst|u8|LUT_INDEX[1]~feeder_combout\);

-- Location: FF_X42_Y30_N49
\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|LUT_INDEX[1]~feeder_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|LUT_INDEX[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y28_N36
\b2v_inst|u8|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|LessThan3~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(3) & ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(2) & !\b2v_inst|u8|LUT_INDEX\(0))) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(3) & ( 
-- \b2v_inst|u8|LUT_INDEX\(4) ) ) # ( \b2v_inst|u8|LUT_INDEX\(3) & ( !\b2v_inst|u8|LUT_INDEX\(4) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(3) & ( !\b2v_inst|u8|LUT_INDEX\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(2),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	combout => \b2v_inst|u8|LessThan3~0_combout\);

-- Location: FF_X43_Y28_N35
\b2v_inst|u8|mI2C_GO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|Selector0~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_GO~q\);

-- Location: LABCELL_X43_Y28_N48
\b2v_inst|u8|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Selector0~0_combout\ = ( \b2v_inst|u8|mSetup_ST.0001~q\ & ( \b2v_inst|u8|u0|END~q\ & ( \b2v_inst|u8|mI2C_GO~q\ ) ) ) # ( !\b2v_inst|u8|mSetup_ST.0001~q\ & ( \b2v_inst|u8|u0|END~q\ & ( (!\b2v_inst|u8|mSetup_ST.0010~q\) # 
-- (\b2v_inst|u8|mI2C_GO~q\) ) ) ) # ( !\b2v_inst|u8|mSetup_ST.0001~q\ & ( !\b2v_inst|u8|u0|END~q\ & ( (!\b2v_inst|u8|mSetup_ST.0010~q\) # (\b2v_inst|u8|mI2C_GO~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000000000000011110101111101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_mI2C_GO~q\,
	datac => \b2v_inst|u8|ALT_INV_mSetup_ST.0010~q\,
	datae => \b2v_inst|u8|ALT_INV_mSetup_ST.0001~q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_END~q\,
	combout => \b2v_inst|u8|Selector0~0_combout\);

-- Location: FF_X43_Y28_N34
\b2v_inst|u8|mI2C_GO~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|Selector0~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	ena => \b2v_inst|u8|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_GO~DUPLICATE_q\);

-- Location: LABCELL_X42_Y29_N36
\b2v_inst|u8|u0|SD_COUNTER~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~7_combout\ = ( \b2v_inst|u8|u0|Add0~25_sumout\ & ( !\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ ) ) # ( !\b2v_inst|u8|u0|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~25_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~7_combout\);

-- Location: FF_X42_Y29_N38
\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~7_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\);

-- Location: FF_X42_Y29_N8
\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~6_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\);

-- Location: FF_X42_Y29_N53
\b2v_inst|u8|u0|SD_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~1_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	ena => \b2v_inst|u8|u0|SD_COUNTER[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(5));

-- Location: LABCELL_X42_Y29_N18
\b2v_inst|u8|u0|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|LessThan2~0_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER\(4) & ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(5) & (!\b2v_inst|u8|u0|SD_COUNTER\(3) & ((!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) # 
-- (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\)))) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER\(4) & ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER\(5) ) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER\(4) & ( 
-- !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(5) & !\b2v_inst|u8|u0|SD_COUNTER\(3)) ) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER\(4) & ( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000011110000111100001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(5),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|LessThan2~0_combout\);

-- Location: LABCELL_X42_Y31_N48
\b2v_inst|u8|u0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Add0~1_sumout\ = SUM(( \b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ ) + ( GND ) + ( \b2v_inst|u8|u0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	cin => \b2v_inst|u8|u0|Add0~6\,
	sumout => \b2v_inst|u8|u0|Add0~1_sumout\);

-- Location: LABCELL_X42_Y30_N18
\b2v_inst|u8|u0|SD_COUNTER~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD_COUNTER~0_combout\ = ( \b2v_inst|u8|u0|Add0~1_sumout\ & ( (\b2v_inst|u8|mI2C_GO~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|LessThan2~0_combout\) # (\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\))) ) ) # ( !\b2v_inst|u8|u0|Add0~1_sumout\ & ( 
-- (\b2v_inst|u8|u0|SD_COUNTER[6]~DUPLICATE_q\ & \b2v_inst|u8|mI2C_GO~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[6]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_LessThan2~0_combout\,
	datad => \b2v_inst|u8|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Add0~1_sumout\,
	combout => \b2v_inst|u8|u0|SD_COUNTER~0_combout\);

-- Location: FF_X42_Y30_N19
\b2v_inst|u8|u0|SD_COUNTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD_COUNTER~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD_COUNTER\(6));

-- Location: LABCELL_X42_Y30_N12
\b2v_inst|u8|u0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Selector1~0_combout\ = ( \b2v_inst|u8|u0|SCLK~q\ & ( \b2v_inst|u8|u0|SD_COUNTER\(0) & ( (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\ & (!\b2v_inst|u8|u0|SD_COUNTER\(3) $ 
-- (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\)))) ) ) ) # ( !\b2v_inst|u8|u0|SCLK~q\ & ( \b2v_inst|u8|u0|SD_COUNTER\(0) & ( (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|SD_COUNTER\(3)) # ((!\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\))) ) ) ) # ( !\b2v_inst|u8|u0|SCLK~q\ & ( !\b2v_inst|u8|u0|SD_COUNTER\(0) & ( ((!\b2v_inst|u8|u0|SD_COUNTER\(3)) # ((\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111000000000000000011111111111011110000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SCLK~q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	combout => \b2v_inst|u8|u0|Selector1~0_combout\);

-- Location: LABCELL_X42_Y30_N39
\b2v_inst|u8|u0|SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SCLK~0_combout\ = ( \b2v_inst|u8|u0|Selector1~0_combout\ & ( (!\b2v_inst|u8|u0|SD[23]~0_combout\ & \b2v_inst|u8|u0|SCLK~q\) ) ) # ( !\b2v_inst|u8|u0|Selector1~0_combout\ & ( (\b2v_inst|u8|u0|SCLK~q\) # (\b2v_inst|u8|u0|SD[23]~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD[23]~0_combout\,
	datab => \b2v_inst|u8|u0|ALT_INV_SCLK~q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Selector1~0_combout\,
	combout => \b2v_inst|u8|u0|SCLK~0_combout\);

-- Location: FF_X42_Y30_N14
\b2v_inst|u8|u0|SCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|u0|SCLK~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SCLK~q\);

-- Location: LABCELL_X43_Y30_N3
\b2v_inst|u8|u0|I2C_SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|I2C_SCLK~0_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(2) & (\b2v_inst|u8|u0|SD_COUNTER\(4) & \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\)) ) ) # ( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( 
-- (!\b2v_inst|u8|u0|SD_COUNTER\(4)) # (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(2),
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|I2C_SCLK~0_combout\);

-- Location: LABCELL_X43_Y30_N42
\b2v_inst|u8|u0|I2C_SCLK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|I2C_SCLK~1_combout\ = ( \b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( !\b2v_inst|u8|u0|SCLK~q\ ) ) # ( !\b2v_inst|u8|mI2C_CTRL_CLK~q\ & ( (!\b2v_inst|u8|u0|SCLK~q\) # ((!\b2v_inst|u8|u0|SD_COUNTER\(6) & !\b2v_inst|u8|u0|I2C_SCLK~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	datac => \b2v_inst|u8|u0|ALT_INV_SCLK~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_I2C_SCLK~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \b2v_inst|u8|u0|I2C_SCLK~1_combout\);

-- Location: LABCELL_X43_Y27_N15
\b2v_inst|u8|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux2~0_combout\ = ( \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(3)) # ((!\b2v_inst|u8|LUT_INDEX\(4) & \b2v_inst|u8|LUT_INDEX\(0))))) ) ) # ( 
-- !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(0)) # (\b2v_inst|u8|LUT_INDEX\(4)))) # (\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100011001000010010001100100000100010001100100010001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux2~0_combout\);

-- Location: LABCELL_X42_Y28_N18
\b2v_inst|u8|Equal4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Equal4~4_combout\ = ( \b2v_inst|u8|Equal4~3_combout\ & ( (\b2v_inst|u8|Equal4~2_combout\ & (\b2v_inst|u8|Equal4~0_combout\ & (\b2v_inst|u8|Equal4~1_combout\ & \b2v_inst|u8|combo_cnt\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_Equal4~2_combout\,
	datab => \b2v_inst|u8|ALT_INV_Equal4~0_combout\,
	datac => \b2v_inst|u8|ALT_INV_Equal4~1_combout\,
	datad => \b2v_inst|u8|ALT_INV_combo_cnt\(5),
	dataf => \b2v_inst|u8|ALT_INV_Equal4~3_combout\,
	combout => \b2v_inst|u8|Equal4~4_combout\);

-- Location: LABCELL_X43_Y28_N21
\b2v_inst|u8|mI2C_DATA[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|mI2C_DATA[23]~0_combout\ = ( \b2v_inst|u8|LessThan3~0_combout\ & ( !\b2v_inst|u8|Equal4~4_combout\ & ( (\b2v_inst|u2|oRST_2~q\ & (!\b2v_inst|u8|mSetup_ST.0000~q\ & ((!\b2v_inst|u8|iexposure_adj_delay\(3)) # 
-- (\b2v_inst|u8|iexposure_adj_delay\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(3),
	datab => \b2v_inst|u2|ALT_INV_oRST_2~q\,
	datac => \b2v_inst|u8|ALT_INV_mSetup_ST.0000~q\,
	datad => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(2),
	datae => \b2v_inst|u8|ALT_INV_LessThan3~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Equal4~4_combout\,
	combout => \b2v_inst|u8|mI2C_DATA[23]~0_combout\);

-- Location: FF_X43_Y27_N17
\b2v_inst|u8|mI2C_DATA[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux2~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(21));

-- Location: LABCELL_X43_Y29_N30
\b2v_inst|u8|u0|SD[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~1_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (\b2v_inst|u8|u0|SD_COUNTER\(1) & !\b2v_inst|u8|u0|SD_COUNTER\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	combout => \b2v_inst|u8|u0|SD[23]~1_combout\);

-- Location: LABCELL_X43_Y29_N21
\b2v_inst|u8|u0|SD[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~2_combout\ = ( \b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( !\b2v_inst|u8|u0|SD_COUNTER\(6) & ( (\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & \b2v_inst|u8|u0|SD_COUNTER\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	combout => \b2v_inst|u8|u0|SD[23]~2_combout\);

-- Location: LABCELL_X43_Y29_N9
\b2v_inst|u8|u0|SD[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[23]~3_combout\ = ( \b2v_inst|u8|u0|SD[23]~2_combout\ & ( !\b2v_inst|u8|Equal4~4_combout\ & ( (\b2v_inst|u2|oRST_2~q\ & (\b2v_inst|u8|u0|SD[23]~1_combout\ & ((!\b2v_inst|u8|iexposure_adj_delay\(3)) # 
-- (\b2v_inst|u8|iexposure_adj_delay\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_oRST_2~q\,
	datab => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(2),
	datac => \b2v_inst|u8|u0|ALT_INV_SD[23]~1_combout\,
	datad => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(3),
	datae => \b2v_inst|u8|u0|ALT_INV_SD[23]~2_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Equal4~4_combout\,
	combout => \b2v_inst|u8|u0|SD[23]~3_combout\);

-- Location: FF_X43_Y29_N59
\b2v_inst|u8|u0|SD[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(21),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(21));

-- Location: LABCELL_X43_Y27_N39
\b2v_inst|u8|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux0~0_combout\ = ( \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX\(4))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( 
-- (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & \b2v_inst|u8|LUT_INDEX\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux0~0_combout\);

-- Location: FF_X43_Y27_N40
\b2v_inst|u8|mI2C_DATA[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux0~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(23));

-- Location: FF_X43_Y29_N56
\b2v_inst|u8|u0|SD[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(23),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(23));

-- Location: LABCELL_X43_Y29_N33
\b2v_inst|u8|u0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~0_combout\ = (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (((\b2v_inst|u8|u0|SD\(21))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & 
-- ((\b2v_inst|u8|u0|SD\(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001101110001010100110111000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD\(21),
	datad => \b2v_inst|u8|u0|ALT_INV_SD\(23),
	combout => \b2v_inst|u8|u0|Mux0~0_combout\);

-- Location: LABCELL_X43_Y28_N30
\b2v_inst|u8|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux1~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|LUT_INDEX\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux1~0_combout\);

-- Location: LABCELL_X45_Y28_N36
\b2v_inst|u8|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux1~1_combout\ = ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(3) & \b2v_inst|u8|Mux1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datad => \b2v_inst|u8|ALT_INV_Mux1~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	combout => \b2v_inst|u8|Mux1~1_combout\);

-- Location: FF_X45_Y28_N37
\b2v_inst|u8|mI2C_DATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux1~1_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(22));

-- Location: FF_X42_Y29_N23
\b2v_inst|u8|u0|SD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(22),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(22));

-- Location: LABCELL_X43_Y27_N12
\b2v_inst|u8|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux3~0_combout\ = ( \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\) # (!\b2v_inst|u8|LUT_INDEX\(0)))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( 
-- (\b2v_inst|u8|LUT_INDEX\(3) & \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010001000101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux3~0_combout\);

-- Location: FF_X43_Y27_N14
\b2v_inst|u8|mI2C_DATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux3~0_combout\,
	sclr => \b2v_inst|u8|LUT_INDEX\(4),
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(20));

-- Location: FF_X42_Y29_N44
\b2v_inst|u8|u0|SD[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(20),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(20));

-- Location: LABCELL_X42_Y29_N45
\b2v_inst|u8|u0|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~1_combout\ = ( \b2v_inst|u8|u0|SD\(22) & ( \b2v_inst|u8|u0|SD\(20) ) ) # ( !\b2v_inst|u8|u0|SD\(22) & ( \b2v_inst|u8|u0|SD\(20) & ( (!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) # (\b2v_inst|u8|u0|SD_COUNTER\(3)) ) ) ) # ( 
-- \b2v_inst|u8|u0|SD\(22) & ( !\b2v_inst|u8|u0|SD\(20) & ( (\b2v_inst|u8|u0|SD_COUNTER\(3)) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) ) ) ) # ( !\b2v_inst|u8|u0|SD\(22) & ( !\b2v_inst|u8|u0|SD\(20) & ( \b2v_inst|u8|u0|SD_COUNTER\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110101111110101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(22),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(20),
	combout => \b2v_inst|u8|u0|Mux0~1_combout\);

-- Location: LABCELL_X42_Y29_N30
\b2v_inst|u8|u0|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~13_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((((\b2v_inst|u8|u0|Mux0~1_combout\))))) # (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- ((!\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|SD_COUNTER\(3))))) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((((\b2v_inst|u8|u0|Mux0~0_combout\))))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD_COUNTER\(3) & (((!\b2v_inst|u8|u0|SDO~q\)) # (\b2v_inst|u8|u0|SD_COUNTER[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111111101110000000000011000100001111111011101111111100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(3),
	datac => \b2v_inst|u8|u0|ALT_INV_SDO~q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Mux0~0_combout\,
	datag => \b2v_inst|u8|u0|ALT_INV_Mux0~1_combout\,
	combout => \b2v_inst|u8|u0|Mux0~13_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X45_Y30_N0
\b2v_inst|u8|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~53_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(2) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u8|Add1~54\ = CARRY(( \b2v_inst|u8|senosr_exposure\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(2),
	cin => GND,
	sumout => \b2v_inst|u8|Add1~53_sumout\,
	cout => \b2v_inst|u8|Add1~54\);

-- Location: LABCELL_X46_Y30_N24
\b2v_inst|u8|senosr_exposure~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~20_combout\ = ( \b2v_inst|u8|Add1~53_sumout\ ) # ( !\b2v_inst|u8|Add1~53_sumout\ & ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~53_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~20_combout\);

-- Location: LABCELL_X46_Y30_N15
\b2v_inst|u8|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~0_combout\ = ( \b2v_inst|u8|senosr_exposure\(4) & ( (!\b2v_inst|u8|senosr_exposure\(6) & \b2v_inst|u8|senosr_exposure\(5)) ) ) # ( !\b2v_inst|u8|senosr_exposure\(4) & ( (!\b2v_inst|u8|senosr_exposure\(6) & 
-- (\b2v_inst|u8|senosr_exposure\(5) & ((\b2v_inst|u8|senosr_exposure\(3)) # (\b2v_inst|u8|senosr_exposure\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001100000000000100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(2),
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(6),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(3),
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(5),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(4),
	combout => \b2v_inst|u8|always1~0_combout\);

-- Location: LABCELL_X45_Y30_N21
\b2v_inst|u8|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~21_sumout\ = SUM(( !\b2v_inst|u8|senosr_exposure\(9) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~14\ ))
-- \b2v_inst|u8|Add1~22\ = CARRY(( !\b2v_inst|u8|senosr_exposure\(9) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(9),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~14\,
	sumout => \b2v_inst|u8|Add1~21_sumout\,
	cout => \b2v_inst|u8|Add1~22\);

-- Location: LABCELL_X45_Y30_N24
\b2v_inst|u8|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~17_sumout\ = SUM(( !\b2v_inst|u8|senosr_exposure\(10) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~22\ ))
-- \b2v_inst|u8|Add1~18\ = CARRY(( !\b2v_inst|u8|senosr_exposure\(10) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(10),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~22\,
	sumout => \b2v_inst|u8|Add1~17_sumout\,
	cout => \b2v_inst|u8|Add1~18\);

-- Location: LABCELL_X46_Y30_N21
\b2v_inst|u8|senosr_exposure~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~10_combout\ = ( \b2v_inst|u8|Add1~17_sumout\ & ( (\b2v_inst|u8|senosr_exposure[13]~4_combout\ & \SW[0]~input_o\) ) ) # ( !\b2v_inst|u8|Add1~17_sumout\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\) # (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~17_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~10_combout\);

-- Location: LABCELL_X46_Y30_N54
\b2v_inst|u8|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~2_combout\ = ( \b2v_inst|u8|Equal4~4_combout\ & ( \b2v_inst|u8|iexposure_adj_delay\(0) ) ) # ( !\b2v_inst|u8|Equal4~4_combout\ & ( \b2v_inst|u8|iexposure_adj_delay\(0) & ( !\KEY[1]~input_o\ ) ) ) # ( \b2v_inst|u8|Equal4~4_combout\ & ( 
-- !\b2v_inst|u8|iexposure_adj_delay\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datae => \b2v_inst|u8|ALT_INV_Equal4~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(0),
	combout => \b2v_inst|u8|always1~2_combout\);

-- Location: FF_X45_Y30_N41
\b2v_inst|u8|senosr_exposure[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~10_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(10));

-- Location: LABCELL_X45_Y30_N27
\b2v_inst|u8|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~5_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(11) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~18\ ))
-- \b2v_inst|u8|Add1~6\ = CARRY(( \b2v_inst|u8|senosr_exposure\(11) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(11),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~18\,
	sumout => \b2v_inst|u8|Add1~5_sumout\,
	cout => \b2v_inst|u8|Add1~6\);

-- Location: LABCELL_X46_Y30_N0
\b2v_inst|u8|senosr_exposure~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~7_combout\ = (\b2v_inst|u8|senosr_exposure[13]~4_combout\) # (\b2v_inst|u8|Add1~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_Add1~5_sumout\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	combout => \b2v_inst|u8|senosr_exposure~7_combout\);

-- Location: FF_X45_Y30_N50
\b2v_inst|u8|senosr_exposure[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~7_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(11));

-- Location: LABCELL_X45_Y30_N30
\b2v_inst|u8|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~1_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(12) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~6\ ))
-- \b2v_inst|u8|Add1~2\ = CARRY(( \b2v_inst|u8|senosr_exposure\(12) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(12),
	cin => \b2v_inst|u8|Add1~6\,
	sumout => \b2v_inst|u8|Add1~1_sumout\,
	cout => \b2v_inst|u8|Add1~2\);

-- Location: LABCELL_X45_Y30_N54
\b2v_inst|u8|senosr_exposure~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~5_combout\ = ( \b2v_inst|u8|Add1~1_sumout\ ) # ( !\b2v_inst|u8|Add1~1_sumout\ & ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~1_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~5_combout\);

-- Location: FF_X45_Y30_N56
\b2v_inst|u8|senosr_exposure[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~5_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(12));

-- Location: LABCELL_X45_Y28_N42
\b2v_inst|u8|senosr_exposure[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~0_combout\ = ( !\b2v_inst|u8|senosr_exposure\(11) & ( (!\b2v_inst|u8|senosr_exposure\(12) & (!\b2v_inst|u8|senosr_exposure\(15) & !\b2v_inst|u8|senosr_exposure\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(12),
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(15),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(14),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(11),
	combout => \b2v_inst|u8|senosr_exposure[13]~0_combout\);

-- Location: LABCELL_X46_Y30_N3
\b2v_inst|u8|senosr_exposure[13]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~6_combout\ = ( \b2v_inst|u8|senosr_exposure[13]~1_combout\ & ( (!\b2v_inst|u8|always1~0_combout\ & \b2v_inst|u8|senosr_exposure[13]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_always1~0_combout\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~1_combout\,
	combout => \b2v_inst|u8|senosr_exposure[13]~6_combout\);

-- Location: FF_X46_Y30_N26
\b2v_inst|u8|senosr_exposure[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~20_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(2));

-- Location: LABCELL_X45_Y30_N3
\b2v_inst|u8|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~45_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(3) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~54\ ))
-- \b2v_inst|u8|Add1~46\ = CARRY(( \b2v_inst|u8|senosr_exposure\(3) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(3),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~54\,
	sumout => \b2v_inst|u8|Add1~45_sumout\,
	cout => \b2v_inst|u8|Add1~46\);

-- Location: LABCELL_X46_Y30_N30
\b2v_inst|u8|senosr_exposure~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~18_combout\ = ( \b2v_inst|u8|Add1~45_sumout\ ) # ( !\b2v_inst|u8|Add1~45_sumout\ & ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~45_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~18_combout\);

-- Location: FF_X46_Y30_N32
\b2v_inst|u8|senosr_exposure[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~18_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(3));

-- Location: LABCELL_X45_Y30_N6
\b2v_inst|u8|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~49_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(4) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~46\ ))
-- \b2v_inst|u8|Add1~50\ = CARRY(( \b2v_inst|u8|senosr_exposure\(4) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(4),
	cin => \b2v_inst|u8|Add1~46\,
	sumout => \b2v_inst|u8|Add1~49_sumout\,
	cout => \b2v_inst|u8|Add1~50\);

-- Location: LABCELL_X46_Y30_N33
\b2v_inst|u8|senosr_exposure~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~19_combout\ = (\b2v_inst|u8|Add1~49_sumout\) # (\b2v_inst|u8|senosr_exposure[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datad => \b2v_inst|u8|ALT_INV_Add1~49_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~19_combout\);

-- Location: FF_X46_Y30_N35
\b2v_inst|u8|senosr_exposure[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~19_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(4));

-- Location: LABCELL_X45_Y30_N9
\b2v_inst|u8|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~41_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(5) ) + ( !\SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~50\ ))
-- \b2v_inst|u8|Add1~42\ = CARRY(( \b2v_inst|u8|senosr_exposure\(5) ) + ( !\SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(5),
	dataf => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~50\,
	sumout => \b2v_inst|u8|Add1~41_sumout\,
	cout => \b2v_inst|u8|Add1~42\);

-- Location: LABCELL_X46_Y30_N27
\b2v_inst|u8|senosr_exposure~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~17_combout\ = ( \b2v_inst|u8|Add1~41_sumout\ ) # ( !\b2v_inst|u8|Add1~41_sumout\ & ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~41_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~17_combout\);

-- Location: FF_X46_Y30_N29
\b2v_inst|u8|senosr_exposure[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~17_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(5));

-- Location: LABCELL_X45_Y30_N12
\b2v_inst|u8|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~37_sumout\ = SUM(( !\b2v_inst|u8|senosr_exposure\(6) ) + ( !\SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~42\ ))
-- \b2v_inst|u8|Add1~38\ = CARRY(( !\b2v_inst|u8|senosr_exposure\(6) ) + ( !\SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(6),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~42\,
	sumout => \b2v_inst|u8|Add1~37_sumout\,
	cout => \b2v_inst|u8|Add1~38\);

-- Location: LABCELL_X46_Y30_N45
\b2v_inst|u8|senosr_exposure~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~15_combout\ = ( \SW[0]~input_o\ & ( (!\b2v_inst|u8|Add1~37_sumout\) # (\b2v_inst|u8|senosr_exposure[13]~4_combout\) ) ) # ( !\SW[0]~input_o\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\ & !\b2v_inst|u8|Add1~37_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datad => \b2v_inst|u8|ALT_INV_Add1~37_sumout\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \b2v_inst|u8|senosr_exposure~15_combout\);

-- Location: FF_X46_Y30_N47
\b2v_inst|u8|senosr_exposure[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~15_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(6));

-- Location: LABCELL_X45_Y30_N15
\b2v_inst|u8|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~33_sumout\ = SUM(( !\b2v_inst|u8|senosr_exposure\(7) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~38\ ))
-- \b2v_inst|u8|Add1~34\ = CARRY(( !\b2v_inst|u8|senosr_exposure\(7) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(7),
	dataf => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~38\,
	sumout => \b2v_inst|u8|Add1~33_sumout\,
	cout => \b2v_inst|u8|Add1~34\);

-- Location: LABCELL_X45_Y30_N57
\b2v_inst|u8|senosr_exposure~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~14_combout\ = ( \b2v_inst|u8|Add1~33_sumout\ & ( (\b2v_inst|u8|senosr_exposure[13]~4_combout\ & \SW[0]~input_o\) ) ) # ( !\b2v_inst|u8|Add1~33_sumout\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\) # (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~33_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~14_combout\);

-- Location: FF_X45_Y30_N59
\b2v_inst|u8|senosr_exposure[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure~14_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(7));

-- Location: LABCELL_X45_Y30_N18
\b2v_inst|u8|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~13_sumout\ = SUM(( !\b2v_inst|u8|senosr_exposure\(8) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~34\ ))
-- \b2v_inst|u8|Add1~14\ = CARRY(( !\b2v_inst|u8|senosr_exposure\(8) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(8),
	cin => \b2v_inst|u8|Add1~34\,
	sumout => \b2v_inst|u8|Add1~13_sumout\,
	cout => \b2v_inst|u8|Add1~14\);

-- Location: LABCELL_X46_Y30_N48
\b2v_inst|u8|senosr_exposure~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~9_combout\ = ( \b2v_inst|u8|Add1~13_sumout\ & ( (\b2v_inst|u8|senosr_exposure[13]~4_combout\ & \SW[0]~input_o\) ) ) # ( !\b2v_inst|u8|Add1~13_sumout\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\) # (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~13_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~9_combout\);

-- Location: FF_X45_Y30_N47
\b2v_inst|u8|senosr_exposure[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~9_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(8));

-- Location: LABCELL_X46_Y30_N18
\b2v_inst|u8|senosr_exposure~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~11_combout\ = ( \SW[0]~input_o\ & ( (!\b2v_inst|u8|Add1~21_sumout\) # (\b2v_inst|u8|senosr_exposure[13]~4_combout\) ) ) # ( !\SW[0]~input_o\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\ & !\b2v_inst|u8|Add1~21_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datac => \b2v_inst|u8|ALT_INV_Add1~21_sumout\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \b2v_inst|u8|senosr_exposure~11_combout\);

-- Location: FF_X45_Y30_N38
\b2v_inst|u8|senosr_exposure[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~11_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(9));

-- Location: LABCELL_X45_Y30_N33
\b2v_inst|u8|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~29_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(13) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~2\ ))
-- \b2v_inst|u8|Add1~30\ = CARRY(( \b2v_inst|u8|senosr_exposure\(13) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(13),
	cin => \b2v_inst|u8|Add1~2\,
	sumout => \b2v_inst|u8|Add1~29_sumout\,
	cout => \b2v_inst|u8|Add1~30\);

-- Location: LABCELL_X46_Y30_N42
\b2v_inst|u8|senosr_exposure~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~13_combout\ = (\b2v_inst|u8|Add1~29_sumout\) # (\b2v_inst|u8|senosr_exposure[13]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datad => \b2v_inst|u8|ALT_INV_Add1~29_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~13_combout\);

-- Location: FF_X45_Y30_N14
\b2v_inst|u8|senosr_exposure[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~13_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(13));

-- Location: LABCELL_X45_Y30_N51
\b2v_inst|u8|senosr_exposure[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~1_combout\ = ( \b2v_inst|u8|senosr_exposure\(8) & ( !\b2v_inst|u8|senosr_exposure\(13) & ( (\b2v_inst|u8|senosr_exposure\(9) & (\b2v_inst|u8|senosr_exposure\(10) & (\b2v_inst|u8|senosr_exposure\(7) & \SW[0]~input_o\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(9),
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(10),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(7),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \b2v_inst|u8|ALT_INV_senosr_exposure\(8),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(13),
	combout => \b2v_inst|u8|senosr_exposure[13]~1_combout\);

-- Location: LABCELL_X46_Y30_N12
\b2v_inst|u8|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|always1~1_combout\ = ( \b2v_inst|u8|senosr_exposure\(3) & ( (\b2v_inst|u8|senosr_exposure\(6) & (!\b2v_inst|u8|senosr_exposure\(5) & ((!\b2v_inst|u8|senosr_exposure\(2)) # (!\b2v_inst|u8|senosr_exposure\(4))))) ) ) # ( 
-- !\b2v_inst|u8|senosr_exposure\(3) & ( (\b2v_inst|u8|senosr_exposure\(6) & !\b2v_inst|u8|senosr_exposure\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(2),
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(6),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(4),
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(5),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(3),
	combout => \b2v_inst|u8|always1~1_combout\);

-- Location: LABCELL_X45_Y28_N45
\b2v_inst|u8|senosr_exposure[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~2_combout\ = ( \b2v_inst|u8|senosr_exposure\(11) & ( (\b2v_inst|u8|senosr_exposure\(12) & (\b2v_inst|u8|senosr_exposure\(15) & \b2v_inst|u8|senosr_exposure\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(12),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(15),
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(14),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(11),
	combout => \b2v_inst|u8|senosr_exposure[13]~2_combout\);

-- Location: LABCELL_X45_Y30_N42
\b2v_inst|u8|senosr_exposure[13]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~3_combout\ = ( !\b2v_inst|u8|senosr_exposure\(7) & ( !\b2v_inst|u8|senosr_exposure\(10) & ( (!\b2v_inst|u8|senosr_exposure\(9) & (!\b2v_inst|u8|senosr_exposure\(8) & (!\SW[0]~input_o\ & \b2v_inst|u8|senosr_exposure\(13)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(9),
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(8),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(13),
	datae => \b2v_inst|u8|ALT_INV_senosr_exposure\(7),
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(10),
	combout => \b2v_inst|u8|senosr_exposure[13]~3_combout\);

-- Location: LABCELL_X46_Y30_N6
\b2v_inst|u8|senosr_exposure[13]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[13]~4_combout\ = ( \b2v_inst|u8|senosr_exposure[13]~0_combout\ & ( \b2v_inst|u8|always1~0_combout\ & ( (!\b2v_inst|u8|always1~1_combout\ & (\b2v_inst|u8|senosr_exposure[13]~2_combout\ & 
-- \b2v_inst|u8|senosr_exposure[13]~3_combout\)) ) ) ) # ( !\b2v_inst|u8|senosr_exposure[13]~0_combout\ & ( \b2v_inst|u8|always1~0_combout\ & ( (!\b2v_inst|u8|always1~1_combout\ & (\b2v_inst|u8|senosr_exposure[13]~2_combout\ & 
-- \b2v_inst|u8|senosr_exposure[13]~3_combout\)) ) ) ) # ( \b2v_inst|u8|senosr_exposure[13]~0_combout\ & ( !\b2v_inst|u8|always1~0_combout\ & ( ((!\b2v_inst|u8|always1~1_combout\ & (\b2v_inst|u8|senosr_exposure[13]~2_combout\ & 
-- \b2v_inst|u8|senosr_exposure[13]~3_combout\))) # (\b2v_inst|u8|senosr_exposure[13]~1_combout\) ) ) ) # ( !\b2v_inst|u8|senosr_exposure[13]~0_combout\ & ( !\b2v_inst|u8|always1~0_combout\ & ( (!\b2v_inst|u8|always1~1_combout\ & 
-- (\b2v_inst|u8|senosr_exposure[13]~2_combout\ & \b2v_inst|u8|senosr_exposure[13]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100010101010101110100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~1_combout\,
	datab => \b2v_inst|u8|ALT_INV_always1~1_combout\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~2_combout\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~3_combout\,
	datae => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_always1~0_combout\,
	combout => \b2v_inst|u8|senosr_exposure[13]~4_combout\);

-- Location: LABCELL_X45_Y30_N36
\b2v_inst|u8|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~25_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(14) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~30\ ))
-- \b2v_inst|u8|Add1~26\ = CARRY(( \b2v_inst|u8|senosr_exposure\(14) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|ALT_INV_senosr_exposure\(14),
	datac => \ALT_INV_SW[0]~input_o\,
	cin => \b2v_inst|u8|Add1~30\,
	sumout => \b2v_inst|u8|Add1~25_sumout\,
	cout => \b2v_inst|u8|Add1~26\);

-- Location: LABCELL_X46_Y30_N51
\b2v_inst|u8|senosr_exposure~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~12_combout\ = ( \b2v_inst|u8|Add1~25_sumout\ ) # ( !\b2v_inst|u8|Add1~25_sumout\ & ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	dataf => \b2v_inst|u8|ALT_INV_Add1~25_sumout\,
	combout => \b2v_inst|u8|senosr_exposure~12_combout\);

-- Location: FF_X45_Y30_N11
\b2v_inst|u8|senosr_exposure[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~12_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(14));

-- Location: LABCELL_X45_Y30_N39
\b2v_inst|u8|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Add1~9_sumout\ = SUM(( \b2v_inst|u8|senosr_exposure\(15) ) + ( \SW[0]~input_o\ ) + ( \b2v_inst|u8|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(15),
	cin => \b2v_inst|u8|Add1~26\,
	sumout => \b2v_inst|u8|Add1~9_sumout\);

-- Location: LABCELL_X45_Y28_N39
\b2v_inst|u8|senosr_exposure~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure~8_combout\ = ( \b2v_inst|u8|senosr_exposure[13]~4_combout\ ) # ( !\b2v_inst|u8|senosr_exposure[13]~4_combout\ & ( \b2v_inst|u8|Add1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_Add1~9_sumout\,
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	combout => \b2v_inst|u8|senosr_exposure~8_combout\);

-- Location: FF_X45_Y30_N8
\b2v_inst|u8|senosr_exposure[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u8|senosr_exposure~8_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u8|senosr_exposure[13]~6_combout\,
	sload => VCC,
	ena => \b2v_inst|u8|always1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(15));

-- Location: LABCELL_X45_Y28_N12
\b2v_inst|u8|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux8~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX\(4)) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & 
-- (\b2v_inst|u8|senosr_exposure\(15) & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(15),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux8~0_combout\);

-- Location: FF_X45_Y28_N14
\b2v_inst|u8|mI2C_DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux8~0_combout\,
	sclr => \b2v_inst|u8|LUT_INDEX\(3),
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(15));

-- Location: FF_X43_Y29_N53
\b2v_inst|u8|u0|SD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(15),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(15));

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X43_Y27_N18
\rtl~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~50_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|senosr_exposure\(8) & \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))) # 
-- (\b2v_inst|u8|LUT_INDEX\(4) & (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) $ (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))))) ) ) # ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(4) & 
-- (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\) # (!\SW[9]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001100110000000001010100010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(8),
	combout => \rtl~50_combout\);

-- Location: FF_X43_Y27_N19
\b2v_inst|u8|mI2C_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \rtl~50_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(8));

-- Location: FF_X43_Y29_N8
\b2v_inst|u8|u0|SD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(8),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(8));

-- Location: LABCELL_X43_Y29_N51
\b2v_inst|u8|u0|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~3_combout\ = ( !\b2v_inst|u8|u0|SD\(15) & ( \b2v_inst|u8|u0|SD\(8) & ( (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) ) # ( \b2v_inst|u8|u0|SD\(15) & ( !\b2v_inst|u8|u0|SD\(8) & ( 
-- (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) ) # ( !\b2v_inst|u8|u0|SD\(15) & ( !\b2v_inst|u8|u0|SD\(8) & ( !\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ $ (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000011000000110000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(15),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(8),
	combout => \b2v_inst|u8|u0|Mux0~3_combout\);

-- Location: LABCELL_X43_Y27_N36
\b2v_inst|u8|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux7~0_combout\ = ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX\(0))) # (\b2v_inst|u8|LUT_INDEX\(4) & 
-- (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ $ (\b2v_inst|u8|LUT_INDEX\(0)))))) ) ) # ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ $ (((!\b2v_inst|u8|LUT_INDEX\(3)) # 
-- (\b2v_inst|u8|LUT_INDEX\(0)))))) # (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|LUT_INDEX\(3)) # (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101000001100011110100000110000101000000000100010100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux7~0_combout\);

-- Location: FF_X43_Y27_N38
\b2v_inst|u8|mI2C_DATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux7~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(16));

-- Location: FF_X43_Y29_N20
\b2v_inst|u8|u0|SD[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(16),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(16));

-- Location: LABCELL_X45_Y28_N54
\b2v_inst|u8|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux14~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( 
-- (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|senosr_exposure\(9) & 
-- !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000100010010000000010001000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(9),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux14~0_combout\);

-- Location: FF_X45_Y28_N56
\b2v_inst|u8|mI2C_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux14~0_combout\,
	sclr => \b2v_inst|u8|LUT_INDEX\(3),
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(9));

-- Location: FF_X43_Y29_N22
\b2v_inst|u8|u0|SD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(9),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(9));

-- Location: LABCELL_X45_Y28_N24
\b2v_inst|u8|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux13~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(4) & ( (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|senosr_exposure\(10) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX\(0))))) ) ) 
-- # ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(0) $ (((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\) # (\SW[9]~input_o\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100000000000000000000001000000000000000000000001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(10),
	combout => \b2v_inst|u8|Mux13~0_combout\);

-- Location: FF_X45_Y28_N26
\b2v_inst|u8|mI2C_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux13~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(10));

-- Location: FF_X43_Y29_N44
\b2v_inst|u8|u0|SD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(10),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(10));

-- Location: LABCELL_X45_Y28_N9
\b2v_inst|u8|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux6~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ $ (!\b2v_inst|u8|LUT_INDEX\(3))))) # (\b2v_inst|u8|LUT_INDEX\(4) & 
-- (!\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(3)) # 
-- ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001000000011110000100000111001100000000011100110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux6~0_combout\);

-- Location: FF_X45_Y28_N10
\b2v_inst|u8|mI2C_DATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux6~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(17));

-- Location: FF_X42_Y29_N47
\b2v_inst|u8|u0|SD[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(17),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(17));

-- Location: LABCELL_X43_Y29_N42
\b2v_inst|u8|u0|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~4_combout\ = ( \b2v_inst|u8|u0|SD\(10) & ( \b2v_inst|u8|u0|SD\(17) & ( ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(9)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(16)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER\(0)) ) ) ) # ( !\b2v_inst|u8|u0|SD\(10) & ( \b2v_inst|u8|u0|SD\(17) & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((!\b2v_inst|u8|u0|SD_COUNTER\(0) & \b2v_inst|u8|u0|SD\(9))))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|SD_COUNTER\(0))) # (\b2v_inst|u8|u0|SD\(16)))) ) ) ) # ( \b2v_inst|u8|u0|SD\(10) & ( !\b2v_inst|u8|u0|SD\(17) & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|SD\(9)) # 
-- (\b2v_inst|u8|u0|SD_COUNTER\(0))))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(16) & (!\b2v_inst|u8|u0|SD_COUNTER\(0)))) ) ) ) # ( !\b2v_inst|u8|u0|SD\(10) & ( !\b2v_inst|u8|u0|SD\(17) & ( (!\b2v_inst|u8|u0|SD_COUNTER\(0) & 
-- ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(9)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD\(16),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(0),
	datad => \b2v_inst|u8|u0|ALT_INV_SD\(9),
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(10),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(17),
	combout => \b2v_inst|u8|u0|Mux0~4_combout\);

-- Location: LABCELL_X45_Y28_N57
\b2v_inst|u8|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux9~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( 
-- (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & \b2v_inst|u8|senosr_exposure\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(14),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux9~0_combout\);

-- Location: FF_X45_Y28_N58
\b2v_inst|u8|mI2C_DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux9~0_combout\,
	sclr => \b2v_inst|u8|LUT_INDEX\(3),
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(14));

-- Location: FF_X43_Y29_N50
\b2v_inst|u8|u0|SD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(14),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(14));

-- Location: LABCELL_X43_Y27_N48
\b2v_inst|u8|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux16~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|LUT_INDEX\(4) & ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(0) $ (!\b2v_inst|u8|LUT_INDEX\(3))))) # 
-- (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX\(0)) # (\SW[9]~input_o\)))))) ) ) # ( \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & 
-- (!\b2v_inst|u8|senosr_exposure\(7) & (!\b2v_inst|u8|LUT_INDEX\(0) & !\b2v_inst|u8|LUT_INDEX\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101010101100000000000000001000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(7),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datag => \ALT_INV_SW[9]~input_o\,
	combout => \b2v_inst|u8|Mux16~0_combout\);

-- Location: FF_X43_Y27_N49
\b2v_inst|u8|mI2C_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux16~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(7));

-- Location: FF_X43_Y29_N26
\b2v_inst|u8|u0|SD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(7),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(7));

-- Location: LABCELL_X43_Y27_N42
\rtl~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~46_combout\ = ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ((!\b2v_inst|u8|senosr_exposure\(6)) # (\b2v_inst|u8|LUT_INDEX\(3)))))) # 
-- (\b2v_inst|u8|LUT_INDEX\(0) & (!\b2v_inst|u8|LUT_INDEX\(3) & (((\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))))) ) ) # ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & 
-- ((!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(4) & ((!\SW[9]~input_o\) # (\b2v_inst|u8|LUT_INDEX\(0))))) # (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|LUT_INDEX\(4))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100010000100011010001011000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(6),
	combout => \rtl~46_combout\);

-- Location: FF_X43_Y27_N44
\b2v_inst|u8|mI2C_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \rtl~46_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(6));

-- Location: FF_X43_Y29_N2
\b2v_inst|u8|u0|SD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(6),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(6));

-- Location: LABCELL_X43_Y27_N30
\b2v_inst|u8|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux10~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(0) & ( \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & \b2v_inst|u8|senosr_exposure\(13)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_senosr_exposure\(13),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	combout => \b2v_inst|u8|Mux10~0_combout\);

-- Location: FF_X43_Y27_N31
\b2v_inst|u8|mI2C_DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux10~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(13));

-- Location: LABCELL_X43_Y29_N36
\b2v_inst|u8|u0|SD[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SD[13]~feeder_combout\ = ( \b2v_inst|u8|mI2C_DATA\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|u8|ALT_INV_mI2C_DATA\(13),
	combout => \b2v_inst|u8|u0|SD[13]~feeder_combout\);

-- Location: FF_X43_Y29_N38
\b2v_inst|u8|u0|SD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SD[13]~feeder_combout\,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(13));

-- Location: LABCELL_X43_Y29_N0
\b2v_inst|u8|u0|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~5_combout\ = ( \b2v_inst|u8|u0|SD\(6) & ( \b2v_inst|u8|u0|SD\(13) & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(7)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(14)))) ) ) ) # ( !\b2v_inst|u8|u0|SD\(6) & ( \b2v_inst|u8|u0|SD\(13) & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(7)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(14))))) ) ) ) # ( \b2v_inst|u8|u0|SD\(6) & ( 
-- !\b2v_inst|u8|u0|SD\(13) & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\)))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(7)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(14))))) ) ) ) # ( !\b2v_inst|u8|u0|SD\(6) & ( !\b2v_inst|u8|u0|SD\(13) & ( (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & 
-- ((\b2v_inst|u8|u0|SD\(7)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD\(14),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD\(7),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(6),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(13),
	combout => \b2v_inst|u8|u0|Mux0~5_combout\);

-- Location: LABCELL_X45_Y28_N15
\b2v_inst|u8|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux4~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & ((!\b2v_inst|u8|LUT_INDEX\(3) & ((\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) # (\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & 
-- !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (((\b2v_inst|u8|LUT_INDEX\(3) & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & 
-- (!\b2v_inst|u8|LUT_INDEX\(4) & ((!\b2v_inst|u8|LUT_INDEX\(3)) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101001000100010010100100010000001000110000000000100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux4~0_combout\);

-- Location: FF_X45_Y28_N16
\b2v_inst|u8|mI2C_DATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux4~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(19));

-- Location: FF_X43_Y29_N11
\b2v_inst|u8|u0|SD[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(19),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(19));

-- Location: LABCELL_X45_Y28_N48
\b2v_inst|u8|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux11~0_combout\ = ( \b2v_inst|u8|senosr_exposure\(12) & ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) ) ) ) 
-- # ( !\b2v_inst|u8|senosr_exposure\(12) & ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) ) ) ) # ( 
-- \b2v_inst|u8|senosr_exposure\(12) & ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datae => \b2v_inst|u8|ALT_INV_senosr_exposure\(12),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux11~0_combout\);

-- Location: FF_X45_Y28_N50
\b2v_inst|u8|mI2C_DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux11~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(12));

-- Location: FF_X43_Y29_N29
\b2v_inst|u8|u0|SD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(12),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(12));

-- Location: LABCELL_X45_Y28_N6
\b2v_inst|u8|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux5~0_combout\ = ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ $ (!\b2v_inst|u8|LUT_INDEX\(3))))) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ 
-- & (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ $ (!\b2v_inst|u8|LUT_INDEX\(4))))) ) ) # ( !\b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(3) $ 
-- (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000010001000000001001000011000000100100001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux5~0_combout\);

-- Location: FF_X45_Y28_N7
\b2v_inst|u8|mI2C_DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux5~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(18));

-- Location: FF_X43_Y29_N14
\b2v_inst|u8|u0|SD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(18),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(18));

-- Location: LABCELL_X45_Y28_N18
\rtl~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~54_combout\ = ( !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX\(0) & ((!\SW[9]~input_o\) # (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))))) ) ) # ( 
-- \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ( (!\b2v_inst|u8|LUT_INDEX\(4) & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|senosr_exposure\(11) & !\b2v_inst|u8|LUT_INDEX\(0))) # (\b2v_inst|u8|LUT_INDEX\(3) & 
-- ((\b2v_inst|u8|LUT_INDEX\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010000000000001000100010000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datac => \b2v_inst|u8|ALT_INV_senosr_exposure\(11),
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datag => \ALT_INV_SW[9]~input_o\,
	combout => \rtl~54_combout\);

-- Location: FF_X45_Y28_N19
\b2v_inst|u8|mI2C_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \rtl~54_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(11));

-- Location: FF_X43_Y30_N49
\b2v_inst|u8|u0|SD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(11),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(11));

-- Location: LABCELL_X43_Y29_N12
\b2v_inst|u8|u0|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~2_combout\ = ( \b2v_inst|u8|u0|SD\(18) & ( \b2v_inst|u8|u0|SD\(11) & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) # ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(12)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(19)))) ) ) ) # ( !\b2v_inst|u8|u0|SD\(18) & ( \b2v_inst|u8|u0|SD\(11) & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) # 
-- (\b2v_inst|u8|u0|SD\(12))))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(19) & ((\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\)))) ) ) ) # ( \b2v_inst|u8|u0|SD\(18) & ( !\b2v_inst|u8|u0|SD\(11) & ( 
-- (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|SD\(12) & \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\)) # (\b2v_inst|u8|u0|SD\(19)))) ) ) ) 
-- # ( !\b2v_inst|u8|u0|SD\(18) & ( !\b2v_inst|u8|u0|SD\(11) & ( (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(12)))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & 
-- (\b2v_inst|u8|u0|SD\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD\(19),
	datac => \b2v_inst|u8|u0|ALT_INV_SD\(12),
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(18),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(11),
	combout => \b2v_inst|u8|u0|Mux0~2_combout\);

-- Location: LABCELL_X43_Y29_N54
\b2v_inst|u8|u0|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~6_combout\ = ( \b2v_inst|u8|u0|Mux0~5_combout\ & ( \b2v_inst|u8|u0|Mux0~2_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\) # ((\b2v_inst|u8|u0|Mux0~4_combout\)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER\(1) & (((!\b2v_inst|u8|u0|Mux0~3_combout\)) # (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) ) # ( !\b2v_inst|u8|u0|Mux0~5_combout\ & ( \b2v_inst|u8|u0|Mux0~2_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & 
-- (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|Mux0~4_combout\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (((!\b2v_inst|u8|u0|Mux0~3_combout\)) # (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) ) # ( \b2v_inst|u8|u0|Mux0~5_combout\ & ( 
-- !\b2v_inst|u8|u0|Mux0~2_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\) # ((\b2v_inst|u8|u0|Mux0~4_combout\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- (!\b2v_inst|u8|u0|Mux0~3_combout\))) ) ) ) # ( !\b2v_inst|u8|u0|Mux0~5_combout\ & ( !\b2v_inst|u8|u0|Mux0~2_combout\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|Mux0~4_combout\)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\b2v_inst|u8|u0|Mux0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001100010110010001110101001010001011100111101100111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_Mux0~3_combout\,
	datad => \b2v_inst|u8|u0|ALT_INV_Mux0~4_combout\,
	datae => \b2v_inst|u8|u0|ALT_INV_Mux0~5_combout\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Mux0~2_combout\,
	combout => \b2v_inst|u8|u0|Mux0~6_combout\);

-- Location: LABCELL_X43_Y27_N24
\b2v_inst|u8|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux19~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ((\b2v_inst|u8|senosr_exposure\(4)) # (\b2v_inst|u8|LUT_INDEX\(3)))))) # 
-- (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) $ (\b2v_inst|u8|LUT_INDEX\(0))))))) ) ) # ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & 
-- ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (((\b2v_inst|u8|LUT_INDEX\(0))) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\))) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ $ ((!\SW[9]~input_o\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000010001001000101010101001001100000000000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(4),
	combout => \b2v_inst|u8|Mux19~0_combout\);

-- Location: FF_X43_Y27_N26
\b2v_inst|u8|mI2C_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux19~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(4));

-- Location: FF_X43_Y29_N41
\b2v_inst|u8|u0|SD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(4),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(4));

-- Location: LABCELL_X43_Y27_N6
\rtl~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~42_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(0) & (\b2v_inst|u8|senosr_exposure\(2) & !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)) # 
-- (\b2v_inst|u8|LUT_INDEX\(0) & ((\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))))) # (\b2v_inst|u8|LUT_INDEX\(3) & (((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(0) $ (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))))) ) ) # ( 
-- \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (\SW[9]~input_o\ & \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & 
-- ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))))) # (\b2v_inst|u8|LUT_INDEX\(0) & (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000000001000101010101000011001001000100000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(2),
	combout => \rtl~42_combout\);

-- Location: FF_X43_Y27_N8
\b2v_inst|u8|mI2C_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \rtl~42_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(2));

-- Location: FF_X43_Y29_N5
\b2v_inst|u8|u0|SD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(2),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(2));

-- Location: LABCELL_X45_Y28_N0
\b2v_inst|u8|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux20~0_combout\ = ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) $ (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( \b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(4) $ (!\b2v_inst|u8|LUT_INDEX\(3)))) ) ) ) # ( \b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- !\b2v_inst|u8|LUT_INDEX\(0) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX\(4)) # (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))) ) ) ) # ( !\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ( !\b2v_inst|u8|LUT_INDEX\(0) & ( 
-- (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (((\b2v_inst|u8|LUT_INDEX\(3))))) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|senosr_exposure\(3) & (!\b2v_inst|u8|LUT_INDEX\(4) & !\b2v_inst|u8|LUT_INDEX\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011110000111111000000000000110000110000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	combout => \b2v_inst|u8|Mux20~0_combout\);

-- Location: FF_X45_Y28_N1
\b2v_inst|u8|mI2C_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux20~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(3));

-- Location: FF_X43_Y29_N47
\b2v_inst|u8|u0|SD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(3),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(3));

-- Location: LABCELL_X45_Y28_N30
\b2v_inst|u8|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux18~0_combout\ = ( \b2v_inst|u8|Mux1~0_combout\ & ( \b2v_inst|u8|senosr_exposure\(5) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(4) & ((\b2v_inst|u8|LUT_INDEX\(3))))) # (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & 
-- (!\b2v_inst|u8|LUT_INDEX\(3) & ((!\b2v_inst|u8|LUT_INDEX\(4)) # (\SW[9]~input_o\)))) ) ) ) # ( !\b2v_inst|u8|Mux1~0_combout\ & ( \b2v_inst|u8|senosr_exposure\(5) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(4) & 
-- !\b2v_inst|u8|LUT_INDEX\(3))) ) ) ) # ( \b2v_inst|u8|Mux1~0_combout\ & ( !\b2v_inst|u8|senosr_exposure\(5) & ( (\b2v_inst|u8|LUT_INDEX\(4) & ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & ((\b2v_inst|u8|LUT_INDEX\(3)))) # 
-- (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\SW[9]~input_o\ & !\b2v_inst|u8|LUT_INDEX\(3))))) ) ) ) # ( !\b2v_inst|u8|Mux1~0_combout\ & ( !\b2v_inst|u8|senosr_exposure\(5) & ( (!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (\b2v_inst|u8|LUT_INDEX\(4) & 
-- !\b2v_inst|u8|LUT_INDEX\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000000000010010001000100010000000000100010100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datae => \b2v_inst|u8|ALT_INV_Mux1~0_combout\,
	dataf => \b2v_inst|u8|ALT_INV_senosr_exposure\(5),
	combout => \b2v_inst|u8|Mux18~0_combout\);

-- Location: FF_X45_Y28_N31
\b2v_inst|u8|mI2C_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux18~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(5));

-- Location: FF_X43_Y29_N17
\b2v_inst|u8|u0|SD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(5),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(5));

-- Location: LABCELL_X43_Y29_N27
\b2v_inst|u8|u0|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~8_combout\ = ( \b2v_inst|u8|u0|SD\(3) & ( \b2v_inst|u8|u0|SD\(5) & ( ((!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|SD\(2)))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD\(4)))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) ) # ( !\b2v_inst|u8|u0|SD\(3) & ( \b2v_inst|u8|u0|SD\(5) & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((\b2v_inst|u8|u0|SD\(2))))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) 
-- & (((\b2v_inst|u8|u0|SD\(4))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\))) ) ) ) # ( \b2v_inst|u8|u0|SD\(3) & ( !\b2v_inst|u8|u0|SD\(5) & ( (!\b2v_inst|u8|u0|SD_COUNTER\(1) & (((\b2v_inst|u8|u0|SD\(2))) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\))) 
-- # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\b2v_inst|u8|u0|SD\(4)))) ) ) ) # ( !\b2v_inst|u8|u0|SD\(3) & ( !\b2v_inst|u8|u0|SD\(5) & ( (!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & 
-- ((!\b2v_inst|u8|u0|SD_COUNTER\(1) & ((\b2v_inst|u8|u0|SD\(2)))) # (\b2v_inst|u8|u0|SD_COUNTER\(1) & (\b2v_inst|u8|u0|SD\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_SD\(4),
	datad => \b2v_inst|u8|u0|ALT_INV_SD\(2),
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(3),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(5),
	combout => \b2v_inst|u8|u0|Mux0~8_combout\);

-- Location: LABCELL_X46_Y30_N36
\b2v_inst|u8|senosr_exposure[0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|senosr_exposure[0]~16_combout\ = ( \b2v_inst|u8|senosr_exposure\(0) & ( \KEY[1]~input_o\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\) # ((!\SW[0]~input_o\) # (!\b2v_inst|u8|Equal4~4_combout\)) ) ) ) # ( !\b2v_inst|u8|senosr_exposure\(0) 
-- & ( \KEY[1]~input_o\ & ( (\b2v_inst|u8|senosr_exposure[13]~4_combout\ & (!\SW[0]~input_o\ & \b2v_inst|u8|Equal4~4_combout\)) ) ) ) # ( \b2v_inst|u8|senosr_exposure\(0) & ( !\KEY[1]~input_o\ & ( (!\b2v_inst|u8|senosr_exposure[13]~4_combout\) # 
-- ((!\SW[0]~input_o\) # ((!\b2v_inst|u8|iexposure_adj_delay\(0) & !\b2v_inst|u8|Equal4~4_combout\))) ) ) ) # ( !\b2v_inst|u8|senosr_exposure\(0) & ( !\KEY[1]~input_o\ & ( (\b2v_inst|u8|senosr_exposure[13]~4_combout\ & (!\SW[0]~input_o\ & 
-- ((\b2v_inst|u8|Equal4~4_combout\) # (\b2v_inst|u8|iexposure_adj_delay\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010000111111101111101000000000010100001111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_senosr_exposure[13]~4_combout\,
	datab => \b2v_inst|u8|ALT_INV_iexposure_adj_delay\(0),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_Equal4~4_combout\,
	datae => \b2v_inst|u8|ALT_INV_senosr_exposure\(0),
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \b2v_inst|u8|senosr_exposure[0]~16_combout\);

-- Location: FF_X46_Y30_N38
\b2v_inst|u8|senosr_exposure[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u8|senosr_exposure[0]~16_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|senosr_exposure\(0));

-- Location: LABCELL_X43_Y27_N54
\b2v_inst|u8|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux22~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & (\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\ & (((\b2v_inst|u8|senosr_exposure\(0) & !\b2v_inst|u8|LUT_INDEX\(0))) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\)))) # 
-- (\b2v_inst|u8|LUT_INDEX\(3) & (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\) # ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & \b2v_inst|u8|LUT_INDEX\(0)))))) ) ) # ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & 
-- ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\b2v_inst|u8|LUT_INDEX\(0) & (\SW[9]~input_o\ & \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)) # (\b2v_inst|u8|LUT_INDEX\(0) & ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))))) # 
-- (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101001000101010101000101010011001100000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(0),
	combout => \b2v_inst|u8|Mux22~0_combout\);

-- Location: FF_X43_Y27_N56
\b2v_inst|u8|mI2C_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux22~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(1));

-- Location: FF_X42_Y29_N59
\b2v_inst|u8|u0|SD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(1),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(1));

-- Location: LABCELL_X43_Y27_N0
\b2v_inst|u8|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|Mux23~0_combout\ = ( !\b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (((\b2v_inst|u8|senosr_exposure\(0) & (!\b2v_inst|u8|LUT_INDEX\(0) & \b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\))) # (\b2v_inst|u8|LUT_INDEX\(3)))) # 
-- (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (!\b2v_inst|u8|LUT_INDEX\(3) $ ((((\b2v_inst|u8|LUT_INDEX\(0) & !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))))) ) ) # ( \b2v_inst|u8|LUT_INDEX\(4) & ( (!\b2v_inst|u8|LUT_INDEX\(3) & 
-- ((!\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & (((\b2v_inst|u8|LUT_INDEX\(0) & !\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))) # (\b2v_inst|u8|LUT_INDEX[2]~DUPLICATE_q\ & ((!\SW[9]~input_o\) # ((!\b2v_inst|u8|LUT_INDEX[1]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0110011001010101001000101010101001101110011001100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|ALT_INV_LUT_INDEX\(3),
	datab => \b2v_inst|u8|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \b2v_inst|u8|ALT_INV_LUT_INDEX\(0),
	datae => \b2v_inst|u8|ALT_INV_LUT_INDEX\(4),
	dataf => \b2v_inst|u8|ALT_INV_LUT_INDEX[1]~DUPLICATE_q\,
	datag => \b2v_inst|u8|ALT_INV_senosr_exposure\(0),
	combout => \b2v_inst|u8|Mux23~0_combout\);

-- Location: FF_X43_Y27_N1
\b2v_inst|u8|mI2C_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|Mux23~0_combout\,
	ena => \b2v_inst|u8|mI2C_DATA[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|mI2C_DATA\(0));

-- Location: FF_X43_Y29_N31
\b2v_inst|u8|u0|SD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	asdata => \b2v_inst|u8|mI2C_DATA\(0),
	sload => VCC,
	ena => \b2v_inst|u8|u0|SD[23]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SD\(0));

-- Location: LABCELL_X42_Y29_N54
\b2v_inst|u8|u0|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~7_combout\ = ( \b2v_inst|u8|u0|SD\(1) & ( \b2v_inst|u8|u0|SD\(0) & ( (\b2v_inst|u8|u0|SD_COUNTER\(1)) # (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) ) # ( !\b2v_inst|u8|u0|SD\(1) & ( \b2v_inst|u8|u0|SD\(0) & ( 
-- !\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ $ (!\b2v_inst|u8|u0|SD_COUNTER\(1)) ) ) ) # ( \b2v_inst|u8|u0|SD\(1) & ( !\b2v_inst|u8|u0|SD\(0) & ( \b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ ) ) ) # ( !\b2v_inst|u8|u0|SD\(1) & ( !\b2v_inst|u8|u0|SD\(0) & ( 
-- (\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\b2v_inst|u8|u0|SD_COUNTER\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000111100001111111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datae => \b2v_inst|u8|u0|ALT_INV_SD\(1),
	dataf => \b2v_inst|u8|u0|ALT_INV_SD\(0),
	combout => \b2v_inst|u8|u0|Mux0~7_combout\);

-- Location: LABCELL_X42_Y29_N0
\b2v_inst|u8|u0|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|Mux0~9_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & ((((!\b2v_inst|u8|u0|SDO~q\))))) # (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|Mux0~7_combout\)))) ) ) 
-- # ( \b2v_inst|u8|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((!\b2v_inst|u8|u0|SDO~q\) # ((!\b2v_inst|u8|u0|SD_COUNTER[0]~DUPLICATE_q\ & \b2v_inst|u8|u0|SD_COUNTER\(1)))))) # 
-- (\b2v_inst|u8|u0|SD_COUNTER[3]~DUPLICATE_q\ & (((\b2v_inst|u8|u0|Mux0~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010111110101111101011111010111100000101000001010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \b2v_inst|u8|u0|ALT_INV_Mux0~8_combout\,
	datad => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(1),
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_SDO~q\,
	datag => \b2v_inst|u8|u0|ALT_INV_Mux0~7_combout\,
	combout => \b2v_inst|u8|u0|Mux0~9_combout\);

-- Location: LABCELL_X42_Y29_N12
\b2v_inst|u8|u0|SDO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u8|u0|SDO~0_combout\ = ( !\b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(6) & ((!\b2v_inst|u8|u0|SD_COUNTER\(4) & (((\b2v_inst|u8|u0|SDO~q\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(4) & 
-- (!\b2v_inst|u8|u0|Mux0~9_combout\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(6) & ((((\b2v_inst|u8|u0|SDO~q\))))) ) ) # ( \b2v_inst|u8|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( (!\b2v_inst|u8|u0|SD_COUNTER\(6) & ((!\b2v_inst|u8|u0|SD_COUNTER\(4) & 
-- (((!\b2v_inst|u8|u0|Mux0~6_combout\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(4) & (!\b2v_inst|u8|u0|Mux0~13_combout\)))) # (\b2v_inst|u8|u0|SD_COUNTER\(6) & ((((\b2v_inst|u8|u0|SDO~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010000011111101101010001111110100100000111111010010000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(6),
	datab => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER\(4),
	datac => \b2v_inst|u8|u0|ALT_INV_Mux0~13_combout\,
	datad => \b2v_inst|u8|u0|ALT_INV_SDO~q\,
	datae => \b2v_inst|u8|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	dataf => \b2v_inst|u8|u0|ALT_INV_Mux0~6_combout\,
	datag => \b2v_inst|u8|u0|ALT_INV_Mux0~9_combout\,
	combout => \b2v_inst|u8|u0|SDO~0_combout\);

-- Location: FF_X42_Y29_N14
\b2v_inst|u8|u0|SDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst|u8|mI2C_CTRL_CLK~q\,
	d => \b2v_inst|u8|u0|SDO~0_combout\,
	clrn => \b2v_inst|u8|ALT_INV_i2c_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u8|u0|SDO~q\);

-- Location: LABCELL_X43_Y30_N39
\b2v_inst|rClk[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rClk[0]~0_combout\ = !\b2v_inst|rClk\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|ALT_INV_rClk\(0),
	combout => \b2v_inst|rClk[0]~0_combout\);

-- Location: FF_X40_Y28_N50
\b2v_inst|rClk[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \b2v_inst|rClk[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rClk\(0));

-- Location: LABCELL_X40_Y31_N33
\b2v_inst|u2|oRST_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_1~0_combout\ = ( !\b2v_inst|u2|oRST_1~q\ & ( (!\b2v_inst|u2|Cont\(23) & (!\b2v_inst|u2|Cont\(22) & !\b2v_inst|u2|Cont\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(23),
	datac => \b2v_inst|u2|ALT_INV_Cont\(22),
	datad => \b2v_inst|u2|ALT_INV_Cont\(24),
	datae => \b2v_inst|u2|ALT_INV_oRST_1~q\,
	combout => \b2v_inst|u2|oRST_1~0_combout\);

-- Location: LABCELL_X40_Y32_N48
\b2v_inst|u2|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|Equal0~3_combout\ = ( \b2v_inst|u2|Equal0~2_combout\ & ( \b2v_inst|u2|Equal0~0_combout\ & ( (\b2v_inst|u2|Cont\(0) & (\b2v_inst|u2|Equal0~1_combout\ & \b2v_inst|u2|Cont\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Cont\(0),
	datab => \b2v_inst|u2|ALT_INV_Equal0~1_combout\,
	datac => \b2v_inst|u2|ALT_INV_Cont\(1),
	datae => \b2v_inst|u2|ALT_INV_Equal0~2_combout\,
	dataf => \b2v_inst|u2|ALT_INV_Equal0~0_combout\,
	combout => \b2v_inst|u2|Equal0~3_combout\);

-- Location: LABCELL_X40_Y31_N0
\b2v_inst|u2|oRST_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u2|oRST_1~1_combout\ = ( \b2v_inst|u2|Equal0~3_combout\ & ( (!\b2v_inst|u2|Equal0~5_combout\) # ((!\b2v_inst|u2|oRST_1~0_combout\) # (\b2v_inst|u2|Cont\(21))) ) ) # ( !\b2v_inst|u2|Equal0~3_combout\ & ( (!\b2v_inst|u2|Equal0~5_combout\) # 
-- ((!\b2v_inst|u2|oRST_1~0_combout\) # ((\b2v_inst|u2|Cont\(20) & \b2v_inst|u2|Cont\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111011111110101111101111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u2|ALT_INV_Equal0~5_combout\,
	datab => \b2v_inst|u2|ALT_INV_Cont\(20),
	datac => \b2v_inst|u2|ALT_INV_oRST_1~0_combout\,
	datad => \b2v_inst|u2|ALT_INV_Cont\(21),
	dataf => \b2v_inst|u2|ALT_INV_Equal0~3_combout\,
	combout => \b2v_inst|u2|oRST_1~1_combout\);

-- Location: FF_X40_Y31_N2
\b2v_inst|u2|oRST_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst|u2|oRST_1~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u2|oRST_1~q\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 2000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \b2v_inst9|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \b2v_inst9|altpll_component|auto_generated|fb_clkin\,
	tclk => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
	fractional_pll_index => 0,
	output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \b2v_inst9|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \b2v_inst9|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G6
\b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: LABCELL_X37_Y26_N30
\b2v_inst2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~21_sumout\ = SUM(( \b2v_inst2|comptY\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst2|Add1~22\ = CARRY(( \b2v_inst2|comptY\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(0),
	cin => GND,
	sumout => \b2v_inst2|Add1~21_sumout\,
	cout => \b2v_inst2|Add1~22\);

-- Location: LABCELL_X37_Y26_N33
\b2v_inst2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~17_sumout\ = SUM(( \b2v_inst2|comptY\(1) ) + ( GND ) + ( \b2v_inst2|Add1~22\ ))
-- \b2v_inst2|Add1~18\ = CARRY(( \b2v_inst2|comptY\(1) ) + ( GND ) + ( \b2v_inst2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(1),
	cin => \b2v_inst2|Add1~22\,
	sumout => \b2v_inst2|Add1~17_sumout\,
	cout => \b2v_inst2|Add1~18\);

-- Location: LABCELL_X37_Y26_N36
\b2v_inst2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~5_sumout\ = SUM(( \b2v_inst2|comptY\(2) ) + ( GND ) + ( \b2v_inst2|Add1~18\ ))
-- \b2v_inst2|Add1~6\ = CARRY(( \b2v_inst2|comptY\(2) ) + ( GND ) + ( \b2v_inst2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(2),
	cin => \b2v_inst2|Add1~18\,
	sumout => \b2v_inst2|Add1~5_sumout\,
	cout => \b2v_inst2|Add1~6\);

-- Location: MLABCELL_X39_Y22_N0
\b2v_inst2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~37_sumout\ = SUM(( \b2v_inst2|comptX\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst2|Add0~38\ = CARRY(( \b2v_inst2|comptX\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(0),
	cin => GND,
	sumout => \b2v_inst2|Add0~37_sumout\,
	cout => \b2v_inst2|Add0~38\);

-- Location: MLABCELL_X39_Y22_N3
\b2v_inst2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~17_sumout\ = SUM(( \b2v_inst2|comptX\(1) ) + ( GND ) + ( \b2v_inst2|Add0~38\ ))
-- \b2v_inst2|Add0~18\ = CARRY(( \b2v_inst2|comptX\(1) ) + ( GND ) + ( \b2v_inst2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(1),
	cin => \b2v_inst2|Add0~38\,
	sumout => \b2v_inst2|Add0~17_sumout\,
	cout => \b2v_inst2|Add0~18\);

-- Location: MLABCELL_X39_Y22_N6
\b2v_inst2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~21_sumout\ = SUM(( \b2v_inst2|comptX\(2) ) + ( GND ) + ( \b2v_inst2|Add0~18\ ))
-- \b2v_inst2|Add0~22\ = CARRY(( \b2v_inst2|comptX\(2) ) + ( GND ) + ( \b2v_inst2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(2),
	cin => \b2v_inst2|Add0~18\,
	sumout => \b2v_inst2|Add0~21_sumout\,
	cout => \b2v_inst2|Add0~22\);

-- Location: FF_X39_Y22_N8
\b2v_inst2|comptX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~21_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(2));

-- Location: MLABCELL_X39_Y22_N9
\b2v_inst2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~13_sumout\ = SUM(( \b2v_inst2|comptX\(3) ) + ( GND ) + ( \b2v_inst2|Add0~22\ ))
-- \b2v_inst2|Add0~14\ = CARRY(( \b2v_inst2|comptX\(3) ) + ( GND ) + ( \b2v_inst2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(3),
	cin => \b2v_inst2|Add0~22\,
	sumout => \b2v_inst2|Add0~13_sumout\,
	cout => \b2v_inst2|Add0~14\);

-- Location: FF_X39_Y22_N11
\b2v_inst2|comptX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~13_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(3));

-- Location: MLABCELL_X39_Y22_N12
\b2v_inst2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~25_sumout\ = SUM(( \b2v_inst2|comptX\(4) ) + ( GND ) + ( \b2v_inst2|Add0~14\ ))
-- \b2v_inst2|Add0~26\ = CARRY(( \b2v_inst2|comptX\(4) ) + ( GND ) + ( \b2v_inst2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(4),
	cin => \b2v_inst2|Add0~14\,
	sumout => \b2v_inst2|Add0~25_sumout\,
	cout => \b2v_inst2|Add0~26\);

-- Location: FF_X39_Y22_N14
\b2v_inst2|comptX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~25_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(4));

-- Location: MLABCELL_X39_Y22_N15
\b2v_inst2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~33_sumout\ = SUM(( \b2v_inst2|comptX\(5) ) + ( GND ) + ( \b2v_inst2|Add0~26\ ))
-- \b2v_inst2|Add0~34\ = CARRY(( \b2v_inst2|comptX\(5) ) + ( GND ) + ( \b2v_inst2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(5),
	cin => \b2v_inst2|Add0~26\,
	sumout => \b2v_inst2|Add0~33_sumout\,
	cout => \b2v_inst2|Add0~34\);

-- Location: FF_X39_Y22_N17
\b2v_inst2|comptX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~33_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(5));

-- Location: MLABCELL_X39_Y22_N18
\b2v_inst2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~29_sumout\ = SUM(( \b2v_inst2|comptX\(6) ) + ( GND ) + ( \b2v_inst2|Add0~34\ ))
-- \b2v_inst2|Add0~30\ = CARRY(( \b2v_inst2|comptX\(6) ) + ( GND ) + ( \b2v_inst2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(6),
	cin => \b2v_inst2|Add0~34\,
	sumout => \b2v_inst2|Add0~29_sumout\,
	cout => \b2v_inst2|Add0~30\);

-- Location: FF_X39_Y22_N20
\b2v_inst2|comptX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~29_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(6));

-- Location: MLABCELL_X39_Y22_N21
\b2v_inst2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~9_sumout\ = SUM(( \b2v_inst2|comptX\(7) ) + ( GND ) + ( \b2v_inst2|Add0~30\ ))
-- \b2v_inst2|Add0~10\ = CARRY(( \b2v_inst2|comptX\(7) ) + ( GND ) + ( \b2v_inst2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(7),
	cin => \b2v_inst2|Add0~30\,
	sumout => \b2v_inst2|Add0~9_sumout\,
	cout => \b2v_inst2|Add0~10\);

-- Location: FF_X39_Y22_N23
\b2v_inst2|comptX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~9_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(7));

-- Location: MLABCELL_X39_Y22_N24
\b2v_inst2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~1_sumout\ = SUM(( \b2v_inst2|comptX\(8) ) + ( GND ) + ( \b2v_inst2|Add0~10\ ))
-- \b2v_inst2|Add0~2\ = CARRY(( \b2v_inst2|comptX\(8) ) + ( GND ) + ( \b2v_inst2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(8),
	cin => \b2v_inst2|Add0~10\,
	sumout => \b2v_inst2|Add0~1_sumout\,
	cout => \b2v_inst2|Add0~2\);

-- Location: FF_X39_Y22_N26
\b2v_inst2|comptX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~1_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(8));

-- Location: MLABCELL_X39_Y22_N27
\b2v_inst2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add0~5_sumout\ = SUM(( \b2v_inst2|comptX\(9) ) + ( GND ) + ( \b2v_inst2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptX\(9),
	cin => \b2v_inst2|Add0~2\,
	sumout => \b2v_inst2|Add0~5_sumout\);

-- Location: FF_X39_Y22_N29
\b2v_inst2|comptX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~5_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(9));

-- Location: MLABCELL_X39_Y22_N48
\b2v_inst2|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~0_combout\ = ( \b2v_inst2|comptX\(7) & ( \b2v_inst2|comptX\(5) & ( (!\KEY[0]~input_o\) # ((\b2v_inst2|comptX\(8) & \b2v_inst2|comptX\(9))) ) ) ) # ( !\b2v_inst2|comptX\(7) & ( \b2v_inst2|comptX\(5) & ( (!\KEY[0]~input_o\) # 
-- ((\b2v_inst2|comptX\(8) & \b2v_inst2|comptX\(9))) ) ) ) # ( \b2v_inst2|comptX\(7) & ( !\b2v_inst2|comptX\(5) & ( (!\KEY[0]~input_o\) # ((\b2v_inst2|comptX\(8) & \b2v_inst2|comptX\(9))) ) ) ) # ( !\b2v_inst2|comptX\(7) & ( !\b2v_inst2|comptX\(5) & ( 
-- (!\KEY[0]~input_o\) # ((\b2v_inst2|comptX\(6) & (\b2v_inst2|comptX\(8) & \b2v_inst2|comptX\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110000001111111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(6),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(9),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \b2v_inst2|ALT_INV_comptX\(7),
	dataf => \b2v_inst2|ALT_INV_comptX\(5),
	combout => \b2v_inst2|process_0~0_combout\);

-- Location: FF_X39_Y22_N2
\b2v_inst2|comptX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~37_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(0));

-- Location: FF_X39_Y22_N5
\b2v_inst2|comptX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add0~17_sumout\,
	sclr => \b2v_inst2|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptX\(1));

-- Location: MLABCELL_X39_Y22_N54
\b2v_inst2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Equal0~0_combout\ = ( !\b2v_inst2|comptX\(7) & ( !\b2v_inst2|comptX\(4) & ( (!\b2v_inst2|comptX\(6) & (!\b2v_inst2|comptX\(5) & (!\b2v_inst2|comptX\(9) & !\b2v_inst2|comptX\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(6),
	datab => \b2v_inst2|ALT_INV_comptX\(5),
	datac => \b2v_inst2|ALT_INV_comptX\(9),
	datad => \b2v_inst2|ALT_INV_comptX\(8),
	datae => \b2v_inst2|ALT_INV_comptX\(7),
	dataf => \b2v_inst2|ALT_INV_comptX\(4),
	combout => \b2v_inst2|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y22_N39
\b2v_inst2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Equal0~1_combout\ = ( !\b2v_inst2|comptX\(3) & ( (!\b2v_inst2|comptX\(1) & (!\b2v_inst2|comptX\(0) & (!\b2v_inst2|comptX\(2) & \b2v_inst2|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(1),
	datab => \b2v_inst2|ALT_INV_comptX\(0),
	datac => \b2v_inst2|ALT_INV_comptX\(2),
	datad => \b2v_inst2|ALT_INV_Equal0~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(3),
	combout => \b2v_inst2|Equal0~1_combout\);

-- Location: FF_X37_Y26_N38
\b2v_inst2|comptY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~5_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(2));

-- Location: LABCELL_X37_Y26_N39
\b2v_inst2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~13_sumout\ = SUM(( \b2v_inst2|comptY\(3) ) + ( GND ) + ( \b2v_inst2|Add1~6\ ))
-- \b2v_inst2|Add1~14\ = CARRY(( \b2v_inst2|comptY\(3) ) + ( GND ) + ( \b2v_inst2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(3),
	cin => \b2v_inst2|Add1~6\,
	sumout => \b2v_inst2|Add1~13_sumout\,
	cout => \b2v_inst2|Add1~14\);

-- Location: FF_X37_Y26_N41
\b2v_inst2|comptY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~13_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(3));

-- Location: LABCELL_X37_Y26_N42
\b2v_inst2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~9_sumout\ = SUM(( \b2v_inst2|comptY\(4) ) + ( GND ) + ( \b2v_inst2|Add1~14\ ))
-- \b2v_inst2|Add1~10\ = CARRY(( \b2v_inst2|comptY\(4) ) + ( GND ) + ( \b2v_inst2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(4),
	cin => \b2v_inst2|Add1~14\,
	sumout => \b2v_inst2|Add1~9_sumout\,
	cout => \b2v_inst2|Add1~10\);

-- Location: FF_X37_Y26_N44
\b2v_inst2|comptY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~9_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(4));

-- Location: LABCELL_X37_Y26_N45
\b2v_inst2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~37_sumout\ = SUM(( \b2v_inst2|comptY\(5) ) + ( GND ) + ( \b2v_inst2|Add1~10\ ))
-- \b2v_inst2|Add1~38\ = CARRY(( \b2v_inst2|comptY\(5) ) + ( GND ) + ( \b2v_inst2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(5),
	cin => \b2v_inst2|Add1~10\,
	sumout => \b2v_inst2|Add1~37_sumout\,
	cout => \b2v_inst2|Add1~38\);

-- Location: FF_X37_Y26_N47
\b2v_inst2|comptY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~37_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(5));

-- Location: LABCELL_X37_Y26_N48
\b2v_inst2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~25_sumout\ = SUM(( \b2v_inst2|comptY\(6) ) + ( GND ) + ( \b2v_inst2|Add1~38\ ))
-- \b2v_inst2|Add1~26\ = CARRY(( \b2v_inst2|comptY\(6) ) + ( GND ) + ( \b2v_inst2|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(6),
	cin => \b2v_inst2|Add1~38\,
	sumout => \b2v_inst2|Add1~25_sumout\,
	cout => \b2v_inst2|Add1~26\);

-- Location: FF_X37_Y26_N50
\b2v_inst2|comptY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~25_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(6));

-- Location: LABCELL_X37_Y26_N51
\b2v_inst2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~33_sumout\ = SUM(( \b2v_inst2|comptY\(7) ) + ( GND ) + ( \b2v_inst2|Add1~26\ ))
-- \b2v_inst2|Add1~34\ = CARRY(( \b2v_inst2|comptY\(7) ) + ( GND ) + ( \b2v_inst2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(7),
	cin => \b2v_inst2|Add1~26\,
	sumout => \b2v_inst2|Add1~33_sumout\,
	cout => \b2v_inst2|Add1~34\);

-- Location: FF_X37_Y26_N53
\b2v_inst2|comptY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~33_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(7));

-- Location: LABCELL_X37_Y26_N54
\b2v_inst2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~29_sumout\ = SUM(( \b2v_inst2|comptY\(8) ) + ( GND ) + ( \b2v_inst2|Add1~34\ ))
-- \b2v_inst2|Add1~30\ = CARRY(( \b2v_inst2|comptY\(8) ) + ( GND ) + ( \b2v_inst2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(8),
	cin => \b2v_inst2|Add1~34\,
	sumout => \b2v_inst2|Add1~29_sumout\,
	cout => \b2v_inst2|Add1~30\);

-- Location: FF_X37_Y26_N56
\b2v_inst2|comptY[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~29_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(8));

-- Location: LABCELL_X37_Y26_N57
\b2v_inst2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add1~1_sumout\ = SUM(( \b2v_inst2|comptY\(9) ) + ( GND ) + ( \b2v_inst2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst2|ALT_INV_comptY\(9),
	cin => \b2v_inst2|Add1~30\,
	sumout => \b2v_inst2|Add1~1_sumout\);

-- Location: FF_X37_Y26_N59
\b2v_inst2|comptY[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~1_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(9));

-- Location: LABCELL_X36_Y26_N48
\b2v_inst2|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~1_combout\ = ( \b2v_inst2|comptY\(3) & ( ((\b2v_inst2|comptY\(2)) # (\b2v_inst2|comptY\(1))) # (\b2v_inst2|comptY\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(0),
	datac => \b2v_inst2|ALT_INV_comptY\(1),
	datad => \b2v_inst2|ALT_INV_comptY\(2),
	dataf => \b2v_inst2|ALT_INV_comptY\(3),
	combout => \b2v_inst2|process_0~1_combout\);

-- Location: LABCELL_X36_Y26_N57
\b2v_inst2|IMGY_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY_out~1_combout\ = ( !\b2v_inst2|comptY\(5) & ( (!\b2v_inst2|comptY\(7) & (!\b2v_inst2|comptY\(6) & !\b2v_inst2|comptY\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(7),
	datab => \b2v_inst2|ALT_INV_comptY\(6),
	datac => \b2v_inst2|ALT_INV_comptY\(8),
	dataf => \b2v_inst2|ALT_INV_comptY\(5),
	combout => \b2v_inst2|IMGY_out~1_combout\);

-- Location: LABCELL_X36_Y26_N30
\b2v_inst2|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|process_0~2_combout\ = ( \b2v_inst2|IMGY_out~1_combout\ & ( \KEY[0]~input_o\ & ( (\b2v_inst2|comptY\(9) & ((\b2v_inst2|comptY\(4)) # (\b2v_inst2|process_0~1_combout\))) ) ) ) # ( !\b2v_inst2|IMGY_out~1_combout\ & ( \KEY[0]~input_o\ & ( 
-- \b2v_inst2|comptY\(9) ) ) ) # ( \b2v_inst2|IMGY_out~1_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\b2v_inst2|IMGY_out~1_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(9),
	datac => \b2v_inst2|ALT_INV_process_0~1_combout\,
	datad => \b2v_inst2|ALT_INV_comptY\(4),
	datae => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \b2v_inst2|process_0~2_combout\);

-- Location: FF_X37_Y26_N32
\b2v_inst2|comptY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~21_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(0));

-- Location: FF_X37_Y26_N35
\b2v_inst2|comptY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Add1~17_sumout\,
	sclr => \b2v_inst2|process_0~2_combout\,
	ena => \b2v_inst2|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|comptY\(1));

-- Location: LABCELL_X36_Y26_N54
\b2v_inst2|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan6~0_combout\ = ( !\b2v_inst2|comptY\(3) & ( (!\b2v_inst2|comptY\(1) & !\b2v_inst2|comptY\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|ALT_INV_comptY\(1),
	datad => \b2v_inst2|ALT_INV_comptY\(2),
	dataf => \b2v_inst2|ALT_INV_comptY\(3),
	combout => \b2v_inst2|LessThan6~0_combout\);

-- Location: LABCELL_X36_Y26_N45
\b2v_inst2|LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan6~1_combout\ = ( \b2v_inst2|IMGY_out~1_combout\ & ( (!\b2v_inst2|LessThan6~0_combout\) # ((\b2v_inst2|comptY\(9)) # (\b2v_inst2|comptY\(4))) ) ) # ( !\b2v_inst2|IMGY_out~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_LessThan6~0_combout\,
	datac => \b2v_inst2|ALT_INV_comptY\(4),
	datad => \b2v_inst2|ALT_INV_comptY\(9),
	dataf => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	combout => \b2v_inst2|LessThan6~1_combout\);

-- Location: FF_X36_Y26_N46
\b2v_inst2|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|VSYNC~q\);

-- Location: LABCELL_X40_Y22_N3
\b2v_inst2|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan2~0_combout\ = ( \b2v_inst2|comptX\(4) & ( (!\b2v_inst2|comptX\(5) & ((!\b2v_inst2|comptX\(2)) # (!\b2v_inst2|comptX\(3)))) ) ) # ( !\b2v_inst2|comptX\(4) & ( !\b2v_inst2|comptX\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(5),
	datac => \b2v_inst2|ALT_INV_comptX\(2),
	datad => \b2v_inst2|ALT_INV_comptX\(3),
	dataf => \b2v_inst2|ALT_INV_comptX\(4),
	combout => \b2v_inst2|LessThan2~0_combout\);

-- Location: LABCELL_X40_Y22_N15
\b2v_inst2|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan2~1_combout\ = ( \b2v_inst2|comptX\(7) ) # ( !\b2v_inst2|comptX\(7) & ( (((\b2v_inst2|comptX\(6) & !\b2v_inst2|LessThan2~0_combout\)) # (\b2v_inst2|comptX\(8))) # (\b2v_inst2|comptX\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101110111011111110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(6),
	datad => \b2v_inst2|ALT_INV_LessThan2~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|LessThan2~1_combout\);

-- Location: FF_X40_Y22_N17
\b2v_inst2|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|LessThan2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst2|HSYNC~q\);

-- Location: IOIBUF_X56_Y0_N18
\CCD_PIXCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_PIXCLK,
	o => \CCD_PIXCLK~input_o\);

-- Location: CLKCTRL_G5
\CCD_PIXCLK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CCD_PIXCLK~input_o\,
	outclk => \CCD_PIXCLK~inputCLKENA0_outclk\);

-- Location: MLABCELL_X39_Y30_N30
\b2v_inst|u3|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~1_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u3|Add1~2\ = CARRY(( \b2v_inst|u3|Y_Cont\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	cin => GND,
	sumout => \b2v_inst|u3|Add1~1_sumout\,
	cout => \b2v_inst|u3|Add1~2\);

-- Location: IOIBUF_X72_Y0_N52
\CCD_FVAL~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_FVAL,
	o => \CCD_FVAL~input_o\);

-- Location: FF_X43_Y25_N14
\b2v_inst|rCCD_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \CCD_FVAL~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_FVAL~q\);

-- Location: FF_X39_Y29_N55
\b2v_inst|u3|Pre_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_FVAL~q\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Pre_FVAL~q\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X39_Y29_N39
\b2v_inst|u3|mSTART~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mSTART~0_combout\ = ( \KEY[2]~input_o\ & ( (!\KEY[3]~input_o\) # (\b2v_inst|u3|mSTART~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	datad => \b2v_inst|u3|ALT_INV_mSTART~q\,
	dataf => \ALT_INV_KEY[2]~input_o\,
	combout => \b2v_inst|u3|mSTART~0_combout\);

-- Location: FF_X39_Y29_N40
\b2v_inst|u3|mSTART\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|mSTART~0_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mSTART~q\);

-- Location: MLABCELL_X39_Y29_N3
\b2v_inst|u3|mCCD_FVAL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_FVAL~0_combout\ = ( \b2v_inst|u3|mCCD_FVAL~q\ & ( (!\b2v_inst|u3|Pre_FVAL~q\) # (\b2v_inst|rCCD_FVAL~q\) ) ) # ( !\b2v_inst|u3|mCCD_FVAL~q\ & ( (!\b2v_inst|u3|Pre_FVAL~q\ & (\b2v_inst|rCCD_FVAL~q\ & \b2v_inst|u3|mSTART~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110011111100111100000000000011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|ALT_INV_Pre_FVAL~q\,
	datac => \b2v_inst|ALT_INV_rCCD_FVAL~q\,
	datad => \b2v_inst|u3|ALT_INV_mSTART~q\,
	datae => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	combout => \b2v_inst|u3|mCCD_FVAL~0_combout\);

-- Location: FF_X39_Y29_N5
\b2v_inst|u3|mCCD_FVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|mCCD_FVAL~0_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_FVAL~q\);

-- Location: IOIBUF_X74_Y0_N75
\CCD_LVAL~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_LVAL,
	o => \CCD_LVAL~input_o\);

-- Location: MLABCELL_X39_Y25_N12
\b2v_inst|rCCD_LVAL~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_LVAL~feeder_combout\ = ( \CCD_LVAL~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_LVAL~input_o\,
	combout => \b2v_inst|rCCD_LVAL~feeder_combout\);

-- Location: FF_X39_Y25_N14
\b2v_inst|rCCD_LVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_LVAL~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_LVAL~q\);

-- Location: FF_X39_Y29_N8
\b2v_inst|u3|mCCD_LVAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_LVAL~q\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_LVAL~q\);

-- Location: LABCELL_X40_Y29_N0
\b2v_inst|u3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~5_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u3|Add0~6\ = CARRY(( \b2v_inst|u3|X_Cont\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	cin => GND,
	sumout => \b2v_inst|u3|Add0~5_sumout\,
	cout => \b2v_inst|u3|Add0~6\);

-- Location: MLABCELL_X39_Y29_N21
\b2v_inst|u3|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~2_combout\ = (!\b2v_inst|u3|X_Cont\(9) & !\b2v_inst|u3|X_Cont\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(9),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(8),
	combout => \b2v_inst|u3|LessThan0~2_combout\);

-- Location: MLABCELL_X39_Y29_N45
\b2v_inst|u3|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~1_combout\ = ( \b2v_inst|u3|X_Cont\(1) & ( \b2v_inst|u3|X_Cont\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(2),
	datae => \b2v_inst|u3|ALT_INV_X_Cont\(1),
	combout => \b2v_inst|u3|LessThan0~1_combout\);

-- Location: MLABCELL_X39_Y29_N9
\b2v_inst|u3|X_Cont[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[0]~1_combout\ = ( \b2v_inst|u3|mCCD_FVAL~q\ & ( \b2v_inst|u3|mCCD_LVAL~q\ ) ) # ( !\b2v_inst|u3|mCCD_FVAL~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u3|ALT_INV_mCCD_LVAL~q\,
	datae => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	combout => \b2v_inst|u3|X_Cont[0]~1_combout\);

-- Location: FF_X40_Y29_N10
\b2v_inst|u3|X_Cont[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~25_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[3]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N20
\b2v_inst|u3|X_Cont[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~13_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N13
\b2v_inst|u3|X_Cont[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~21_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N15
\b2v_inst|u3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~0_combout\ = ( \b2v_inst|u3|X_Cont\(7) & ( \b2v_inst|u3|X_Cont\(0) & ( (\b2v_inst|u3|X_Cont\(5) & (\b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & (\b2v_inst|u3|X_Cont[6]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[4]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(5),
	datab => \b2v_inst|u3|ALT_INV_X_Cont[3]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_X_Cont[6]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_X_Cont[4]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_X_Cont\(7),
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	combout => \b2v_inst|u3|LessThan0~0_combout\);

-- Location: MLABCELL_X39_Y29_N30
\b2v_inst|u3|X_Cont[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|X_Cont[0]~0_combout\ = ( \b2v_inst|u3|mCCD_FVAL~q\ & ( \b2v_inst|u3|X_Cont\(10) & ( (!\b2v_inst|u3|LessThan0~2_combout\) # ((!\b2v_inst|u3|LessThan0~4_combout\) # ((\b2v_inst|u3|LessThan0~1_combout\ & \b2v_inst|u3|LessThan0~0_combout\))) ) ) 
-- ) # ( !\b2v_inst|u3|mCCD_FVAL~q\ & ( \b2v_inst|u3|X_Cont\(10) ) ) # ( \b2v_inst|u3|mCCD_FVAL~q\ & ( !\b2v_inst|u3|X_Cont\(10) & ( !\b2v_inst|u3|LessThan0~4_combout\ ) ) ) # ( !\b2v_inst|u3|mCCD_FVAL~q\ & ( !\b2v_inst|u3|X_Cont\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111111111101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_LessThan0~2_combout\,
	datab => \b2v_inst|u3|ALT_INV_LessThan0~1_combout\,
	datac => \b2v_inst|u3|ALT_INV_LessThan0~4_combout\,
	datad => \b2v_inst|u3|ALT_INV_LessThan0~0_combout\,
	datae => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(10),
	combout => \b2v_inst|u3|X_Cont[0]~0_combout\);

-- Location: FF_X40_Y29_N1
\b2v_inst|u3|X_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~5_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(0));

-- Location: LABCELL_X40_Y29_N3
\b2v_inst|u3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~33_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(1) ) + ( GND ) + ( \b2v_inst|u3|Add0~6\ ))
-- \b2v_inst|u3|Add0~34\ = CARRY(( \b2v_inst|u3|X_Cont\(1) ) + ( GND ) + ( \b2v_inst|u3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(1),
	cin => \b2v_inst|u3|Add0~6\,
	sumout => \b2v_inst|u3|Add0~33_sumout\,
	cout => \b2v_inst|u3|Add0~34\);

-- Location: FF_X40_Y29_N5
\b2v_inst|u3|X_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~33_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(1));

-- Location: LABCELL_X40_Y29_N6
\b2v_inst|u3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~29_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(2) ) + ( GND ) + ( \b2v_inst|u3|Add0~34\ ))
-- \b2v_inst|u3|Add0~30\ = CARRY(( \b2v_inst|u3|X_Cont\(2) ) + ( GND ) + ( \b2v_inst|u3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(2),
	cin => \b2v_inst|u3|Add0~34\,
	sumout => \b2v_inst|u3|Add0~29_sumout\,
	cout => \b2v_inst|u3|Add0~30\);

-- Location: FF_X40_Y29_N8
\b2v_inst|u3|X_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~29_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(2));

-- Location: LABCELL_X40_Y29_N9
\b2v_inst|u3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~25_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(3) ) + ( GND ) + ( \b2v_inst|u3|Add0~30\ ))
-- \b2v_inst|u3|Add0~26\ = CARRY(( \b2v_inst|u3|X_Cont\(3) ) + ( GND ) + ( \b2v_inst|u3|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(3),
	cin => \b2v_inst|u3|Add0~30\,
	sumout => \b2v_inst|u3|Add0~25_sumout\,
	cout => \b2v_inst|u3|Add0~26\);

-- Location: FF_X40_Y29_N11
\b2v_inst|u3|X_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~25_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(3));

-- Location: LABCELL_X40_Y29_N12
\b2v_inst|u3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~21_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(4) ) + ( GND ) + ( \b2v_inst|u3|Add0~26\ ))
-- \b2v_inst|u3|Add0~22\ = CARRY(( \b2v_inst|u3|X_Cont\(4) ) + ( GND ) + ( \b2v_inst|u3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(4),
	cin => \b2v_inst|u3|Add0~26\,
	sumout => \b2v_inst|u3|Add0~21_sumout\,
	cout => \b2v_inst|u3|Add0~22\);

-- Location: FF_X40_Y29_N14
\b2v_inst|u3|X_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~21_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(4));

-- Location: LABCELL_X40_Y29_N15
\b2v_inst|u3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~17_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(5) ) + ( GND ) + ( \b2v_inst|u3|Add0~22\ ))
-- \b2v_inst|u3|Add0~18\ = CARRY(( \b2v_inst|u3|X_Cont\(5) ) + ( GND ) + ( \b2v_inst|u3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(5),
	cin => \b2v_inst|u3|Add0~22\,
	sumout => \b2v_inst|u3|Add0~17_sumout\,
	cout => \b2v_inst|u3|Add0~18\);

-- Location: FF_X40_Y29_N17
\b2v_inst|u3|X_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~17_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(5));

-- Location: LABCELL_X40_Y29_N18
\b2v_inst|u3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~13_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(6) ) + ( GND ) + ( \b2v_inst|u3|Add0~18\ ))
-- \b2v_inst|u3|Add0~14\ = CARRY(( \b2v_inst|u3|X_Cont\(6) ) + ( GND ) + ( \b2v_inst|u3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(6),
	cin => \b2v_inst|u3|Add0~18\,
	sumout => \b2v_inst|u3|Add0~13_sumout\,
	cout => \b2v_inst|u3|Add0~14\);

-- Location: FF_X40_Y29_N19
\b2v_inst|u3|X_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~13_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(6));

-- Location: LABCELL_X40_Y29_N21
\b2v_inst|u3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~9_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(7) ) + ( GND ) + ( \b2v_inst|u3|Add0~14\ ))
-- \b2v_inst|u3|Add0~10\ = CARRY(( \b2v_inst|u3|X_Cont\(7) ) + ( GND ) + ( \b2v_inst|u3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(7),
	cin => \b2v_inst|u3|Add0~14\,
	sumout => \b2v_inst|u3|Add0~9_sumout\,
	cout => \b2v_inst|u3|Add0~10\);

-- Location: FF_X40_Y29_N23
\b2v_inst|u3|X_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~9_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(7));

-- Location: LABCELL_X40_Y29_N24
\b2v_inst|u3|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~41_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(8) ) + ( GND ) + ( \b2v_inst|u3|Add0~10\ ))
-- \b2v_inst|u3|Add0~42\ = CARRY(( \b2v_inst|u3|X_Cont\(8) ) + ( GND ) + ( \b2v_inst|u3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(8),
	cin => \b2v_inst|u3|Add0~10\,
	sumout => \b2v_inst|u3|Add0~41_sumout\,
	cout => \b2v_inst|u3|Add0~42\);

-- Location: FF_X40_Y29_N26
\b2v_inst|u3|X_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~41_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(8));

-- Location: LABCELL_X40_Y29_N27
\b2v_inst|u3|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~37_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(9) ) + ( GND ) + ( \b2v_inst|u3|Add0~42\ ))
-- \b2v_inst|u3|Add0~38\ = CARRY(( \b2v_inst|u3|X_Cont\(9) ) + ( GND ) + ( \b2v_inst|u3|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(9),
	cin => \b2v_inst|u3|Add0~42\,
	sumout => \b2v_inst|u3|Add0~37_sumout\,
	cout => \b2v_inst|u3|Add0~38\);

-- Location: FF_X40_Y29_N29
\b2v_inst|u3|X_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~37_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(9));

-- Location: LABCELL_X40_Y29_N30
\b2v_inst|u3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~1_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(10) ) + ( GND ) + ( \b2v_inst|u3|Add0~38\ ))
-- \b2v_inst|u3|Add0~2\ = CARRY(( \b2v_inst|u3|X_Cont\(10) ) + ( GND ) + ( \b2v_inst|u3|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(10),
	cin => \b2v_inst|u3|Add0~38\,
	sumout => \b2v_inst|u3|Add0~1_sumout\,
	cout => \b2v_inst|u3|Add0~2\);

-- Location: FF_X40_Y29_N32
\b2v_inst|u3|X_Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~1_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(10));

-- Location: LABCELL_X40_Y29_N33
\b2v_inst|u3|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~61_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(11) ) + ( GND ) + ( \b2v_inst|u3|Add0~2\ ))
-- \b2v_inst|u3|Add0~62\ = CARRY(( \b2v_inst|u3|X_Cont\(11) ) + ( GND ) + ( \b2v_inst|u3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(11),
	cin => \b2v_inst|u3|Add0~2\,
	sumout => \b2v_inst|u3|Add0~61_sumout\,
	cout => \b2v_inst|u3|Add0~62\);

-- Location: FF_X40_Y29_N35
\b2v_inst|u3|X_Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~61_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(11));

-- Location: LABCELL_X40_Y29_N36
\b2v_inst|u3|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~45_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(12) ) + ( GND ) + ( \b2v_inst|u3|Add0~62\ ))
-- \b2v_inst|u3|Add0~46\ = CARRY(( \b2v_inst|u3|X_Cont\(12) ) + ( GND ) + ( \b2v_inst|u3|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(12),
	cin => \b2v_inst|u3|Add0~62\,
	sumout => \b2v_inst|u3|Add0~45_sumout\,
	cout => \b2v_inst|u3|Add0~46\);

-- Location: FF_X40_Y29_N38
\b2v_inst|u3|X_Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~45_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(12));

-- Location: LABCELL_X40_Y29_N39
\b2v_inst|u3|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~57_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(13) ) + ( GND ) + ( \b2v_inst|u3|Add0~46\ ))
-- \b2v_inst|u3|Add0~58\ = CARRY(( \b2v_inst|u3|X_Cont\(13) ) + ( GND ) + ( \b2v_inst|u3|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(13),
	cin => \b2v_inst|u3|Add0~46\,
	sumout => \b2v_inst|u3|Add0~57_sumout\,
	cout => \b2v_inst|u3|Add0~58\);

-- Location: FF_X40_Y29_N41
\b2v_inst|u3|X_Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~57_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(13));

-- Location: LABCELL_X40_Y29_N42
\b2v_inst|u3|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~53_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(14) ) + ( GND ) + ( \b2v_inst|u3|Add0~58\ ))
-- \b2v_inst|u3|Add0~54\ = CARRY(( \b2v_inst|u3|X_Cont\(14) ) + ( GND ) + ( \b2v_inst|u3|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(14),
	cin => \b2v_inst|u3|Add0~58\,
	sumout => \b2v_inst|u3|Add0~53_sumout\,
	cout => \b2v_inst|u3|Add0~54\);

-- Location: FF_X40_Y29_N44
\b2v_inst|u3|X_Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~53_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(14));

-- Location: LABCELL_X40_Y29_N45
\b2v_inst|u3|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add0~49_sumout\ = SUM(( \b2v_inst|u3|X_Cont\(15) ) + ( GND ) + ( \b2v_inst|u3|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(15),
	cin => \b2v_inst|u3|Add0~54\,
	sumout => \b2v_inst|u3|Add0~49_sumout\);

-- Location: FF_X40_Y29_N47
\b2v_inst|u3|X_Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~49_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont\(15));

-- Location: MLABCELL_X39_Y29_N54
\b2v_inst|u3|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~4_combout\ = ( !\b2v_inst|u3|X_Cont\(12) & ( !\b2v_inst|u3|X_Cont\(15) & ( (!\b2v_inst|u3|X_Cont\(13) & (!\b2v_inst|u3|X_Cont\(14) & !\b2v_inst|u3|X_Cont\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(13),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(14),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(11),
	datae => \b2v_inst|u3|ALT_INV_X_Cont\(12),
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(15),
	combout => \b2v_inst|u3|LessThan0~4_combout\);

-- Location: FF_X40_Y29_N2
\b2v_inst|u3|X_Cont[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~5_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[0]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N12
\b2v_inst|u3|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~5_combout\ = ( \b2v_inst|u3|X_Cont\(2) & ( \b2v_inst|u3|X_Cont\(1) & ( (\b2v_inst|u3|X_Cont\(5) & (\b2v_inst|u3|X_Cont[3]~DUPLICATE_q\ & (\b2v_inst|u3|X_Cont[4]~DUPLICATE_q\ & \b2v_inst|u3|X_Cont[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(5),
	datab => \b2v_inst|u3|ALT_INV_X_Cont[3]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_X_Cont[4]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_X_Cont[6]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_X_Cont\(2),
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(1),
	combout => \b2v_inst|u3|LessThan0~5_combout\);

-- Location: MLABCELL_X39_Y29_N51
\b2v_inst|u3|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|LessThan0~3_combout\ = ( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q\ & ( \b2v_inst|u3|LessThan0~5_combout\ & ( (\b2v_inst|u3|X_Cont\(10) & (((\b2v_inst|u3|X_Cont\(7)) # (\b2v_inst|u3|X_Cont\(9))) # (\b2v_inst|u3|X_Cont\(8)))) ) ) ) # ( 
-- !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\ & ( \b2v_inst|u3|LessThan0~5_combout\ & ( (\b2v_inst|u3|X_Cont\(10) & ((\b2v_inst|u3|X_Cont\(9)) # (\b2v_inst|u3|X_Cont\(8)))) ) ) ) # ( \b2v_inst|u3|X_Cont[0]~DUPLICATE_q\ & ( !\b2v_inst|u3|LessThan0~5_combout\ & ( 
-- (\b2v_inst|u3|X_Cont\(10) & ((\b2v_inst|u3|X_Cont\(9)) # (\b2v_inst|u3|X_Cont\(8)))) ) ) ) # ( !\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\ & ( !\b2v_inst|u3|LessThan0~5_combout\ & ( (\b2v_inst|u3|X_Cont\(10) & ((\b2v_inst|u3|X_Cont\(9)) # 
-- (\b2v_inst|u3|X_Cont\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(10),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(8),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(9),
	datad => \b2v_inst|u3|ALT_INV_X_Cont\(7),
	datae => \b2v_inst|u3|ALT_INV_X_Cont[0]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_LessThan0~5_combout\,
	combout => \b2v_inst|u3|LessThan0~3_combout\);

-- Location: MLABCELL_X39_Y29_N36
\b2v_inst|u3|Y_Cont[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Y_Cont[2]~0_combout\ = ( \b2v_inst|u3|LessThan0~3_combout\ & ( (!\b2v_inst|u3|mCCD_FVAL~q\) # (\b2v_inst|u3|mCCD_LVAL~q\) ) ) # ( !\b2v_inst|u3|LessThan0~3_combout\ & ( (!\b2v_inst|u3|mCCD_FVAL~q\) # ((\b2v_inst|u3|mCCD_LVAL~q\ & 
-- !\b2v_inst|u3|LessThan0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010111010101110101011101010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	datab => \b2v_inst|u3|ALT_INV_mCCD_LVAL~q\,
	datac => \b2v_inst|u3|ALT_INV_LessThan0~4_combout\,
	dataf => \b2v_inst|u3|ALT_INV_LessThan0~3_combout\,
	combout => \b2v_inst|u3|Y_Cont[2]~0_combout\);

-- Location: FF_X39_Y30_N31
\b2v_inst|u3|Y_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~1_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(0));

-- Location: MLABCELL_X39_Y30_N33
\b2v_inst|u3|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~5_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(1) ) + ( GND ) + ( \b2v_inst|u3|Add1~2\ ))
-- \b2v_inst|u3|Add1~6\ = CARRY(( \b2v_inst|u3|Y_Cont\(1) ) + ( GND ) + ( \b2v_inst|u3|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(1),
	cin => \b2v_inst|u3|Add1~2\,
	sumout => \b2v_inst|u3|Add1~5_sumout\,
	cout => \b2v_inst|u3|Add1~6\);

-- Location: FF_X39_Y30_N35
\b2v_inst|u3|Y_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~5_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(1));

-- Location: FF_X39_Y30_N38
\b2v_inst|u3|Y_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~9_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(2));

-- Location: MLABCELL_X39_Y30_N36
\b2v_inst|u3|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~9_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(2) ) + ( GND ) + ( \b2v_inst|u3|Add1~6\ ))
-- \b2v_inst|u3|Add1~10\ = CARRY(( \b2v_inst|u3|Y_Cont\(2) ) + ( GND ) + ( \b2v_inst|u3|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(2),
	cin => \b2v_inst|u3|Add1~6\,
	sumout => \b2v_inst|u3|Add1~9_sumout\,
	cout => \b2v_inst|u3|Add1~10\);

-- Location: FF_X39_Y30_N37
\b2v_inst|u3|Y_Cont[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~9_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[2]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y30_N39
\b2v_inst|u3|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~13_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(3) ) + ( GND ) + ( \b2v_inst|u3|Add1~10\ ))
-- \b2v_inst|u3|Add1~14\ = CARRY(( \b2v_inst|u3|Y_Cont\(3) ) + ( GND ) + ( \b2v_inst|u3|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(3),
	cin => \b2v_inst|u3|Add1~10\,
	sumout => \b2v_inst|u3|Add1~13_sumout\,
	cout => \b2v_inst|u3|Add1~14\);

-- Location: FF_X39_Y30_N41
\b2v_inst|u3|Y_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~13_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(3));

-- Location: MLABCELL_X39_Y30_N42
\b2v_inst|u3|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~17_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(4) ) + ( GND ) + ( \b2v_inst|u3|Add1~14\ ))
-- \b2v_inst|u3|Add1~18\ = CARRY(( \b2v_inst|u3|Y_Cont\(4) ) + ( GND ) + ( \b2v_inst|u3|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(4),
	cin => \b2v_inst|u3|Add1~14\,
	sumout => \b2v_inst|u3|Add1~17_sumout\,
	cout => \b2v_inst|u3|Add1~18\);

-- Location: FF_X39_Y30_N44
\b2v_inst|u3|Y_Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~17_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(4));

-- Location: FF_X39_Y30_N47
\b2v_inst|u3|Y_Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~21_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(5));

-- Location: MLABCELL_X39_Y30_N45
\b2v_inst|u3|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~21_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(5) ) + ( GND ) + ( \b2v_inst|u3|Add1~18\ ))
-- \b2v_inst|u3|Add1~22\ = CARRY(( \b2v_inst|u3|Y_Cont\(5) ) + ( GND ) + ( \b2v_inst|u3|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	cin => \b2v_inst|u3|Add1~18\,
	sumout => \b2v_inst|u3|Add1~21_sumout\,
	cout => \b2v_inst|u3|Add1~22\);

-- Location: FF_X39_Y30_N46
\b2v_inst|u3|Y_Cont[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~21_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\);

-- Location: FF_X39_Y30_N49
\b2v_inst|u3|Y_Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~25_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(6));

-- Location: MLABCELL_X39_Y30_N48
\b2v_inst|u3|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~25_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(6) ) + ( GND ) + ( \b2v_inst|u3|Add1~22\ ))
-- \b2v_inst|u3|Add1~26\ = CARRY(( \b2v_inst|u3|Y_Cont\(6) ) + ( GND ) + ( \b2v_inst|u3|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	cin => \b2v_inst|u3|Add1~22\,
	sumout => \b2v_inst|u3|Add1~25_sumout\,
	cout => \b2v_inst|u3|Add1~26\);

-- Location: FF_X39_Y30_N50
\b2v_inst|u3|Y_Cont[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~25_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y30_N51
\b2v_inst|u3|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~29_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(7) ) + ( GND ) + ( \b2v_inst|u3|Add1~26\ ))
-- \b2v_inst|u3|Add1~30\ = CARRY(( \b2v_inst|u3|Y_Cont\(7) ) + ( GND ) + ( \b2v_inst|u3|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	cin => \b2v_inst|u3|Add1~26\,
	sumout => \b2v_inst|u3|Add1~29_sumout\,
	cout => \b2v_inst|u3|Add1~30\);

-- Location: FF_X39_Y30_N53
\b2v_inst|u3|Y_Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~29_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(7));

-- Location: LABCELL_X36_Y26_N0
\b2v_inst2|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~9_sumout\ = SUM(( \b2v_inst2|comptY\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst2|Add6~10\ = CARRY(( \b2v_inst2|comptY\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|ALT_INV_comptY\(0),
	cin => GND,
	sumout => \b2v_inst2|Add6~9_sumout\,
	cout => \b2v_inst2|Add6~10\);

-- Location: LABCELL_X36_Y26_N3
\b2v_inst2|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~13_sumout\ = SUM(( \b2v_inst2|comptY\(1) ) + ( GND ) + ( \b2v_inst2|Add6~10\ ))
-- \b2v_inst2|Add6~14\ = CARRY(( \b2v_inst2|comptY\(1) ) + ( GND ) + ( \b2v_inst2|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(1),
	cin => \b2v_inst2|Add6~10\,
	sumout => \b2v_inst2|Add6~13_sumout\,
	cout => \b2v_inst2|Add6~14\);

-- Location: LABCELL_X36_Y26_N6
\b2v_inst2|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~33_sumout\ = SUM(( \b2v_inst2|comptY\(2) ) + ( GND ) + ( \b2v_inst2|Add6~14\ ))
-- \b2v_inst2|Add6~34\ = CARRY(( \b2v_inst2|comptY\(2) ) + ( GND ) + ( \b2v_inst2|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(2),
	cin => \b2v_inst2|Add6~14\,
	sumout => \b2v_inst2|Add6~33_sumout\,
	cout => \b2v_inst2|Add6~34\);

-- Location: LABCELL_X36_Y26_N9
\b2v_inst2|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~29_sumout\ = SUM(( \b2v_inst2|comptY\(3) ) + ( GND ) + ( \b2v_inst2|Add6~34\ ))
-- \b2v_inst2|Add6~30\ = CARRY(( \b2v_inst2|comptY\(3) ) + ( GND ) + ( \b2v_inst2|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(3),
	cin => \b2v_inst2|Add6~34\,
	sumout => \b2v_inst2|Add6~29_sumout\,
	cout => \b2v_inst2|Add6~30\);

-- Location: LABCELL_X36_Y26_N12
\b2v_inst2|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~25_sumout\ = SUM(( \b2v_inst2|comptY\(4) ) + ( GND ) + ( \b2v_inst2|Add6~30\ ))
-- \b2v_inst2|Add6~26\ = CARRY(( \b2v_inst2|comptY\(4) ) + ( GND ) + ( \b2v_inst2|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(4),
	cin => \b2v_inst2|Add6~30\,
	sumout => \b2v_inst2|Add6~25_sumout\,
	cout => \b2v_inst2|Add6~26\);

-- Location: LABCELL_X36_Y26_N15
\b2v_inst2|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~17_sumout\ = SUM(( \b2v_inst2|comptY\(5) ) + ( VCC ) + ( \b2v_inst2|Add6~26\ ))
-- \b2v_inst2|Add6~18\ = CARRY(( \b2v_inst2|comptY\(5) ) + ( VCC ) + ( \b2v_inst2|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(5),
	cin => \b2v_inst2|Add6~26\,
	sumout => \b2v_inst2|Add6~17_sumout\,
	cout => \b2v_inst2|Add6~18\);

-- Location: LABCELL_X36_Y26_N18
\b2v_inst2|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~21_sumout\ = SUM(( \b2v_inst2|comptY\(6) ) + ( VCC ) + ( \b2v_inst2|Add6~18\ ))
-- \b2v_inst2|Add6~22\ = CARRY(( \b2v_inst2|comptY\(6) ) + ( VCC ) + ( \b2v_inst2|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(6),
	cin => \b2v_inst2|Add6~18\,
	sumout => \b2v_inst2|Add6~21_sumout\,
	cout => \b2v_inst2|Add6~22\);

-- Location: LABCELL_X35_Y26_N57
\b2v_inst3|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~0_combout\ = ( \b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Add6~9_sumout\ & (\b2v_inst2|Add6~13_sumout\ & \b2v_inst2|Add6~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~9_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~13_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst3|LessThan4~0_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X36_Y26_N21
\b2v_inst2|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~1_sumout\ = SUM(( \b2v_inst2|comptY\(7) ) + ( VCC ) + ( \b2v_inst2|Add6~22\ ))
-- \b2v_inst2|Add6~2\ = CARRY(( \b2v_inst2|comptY\(7) ) + ( VCC ) + ( \b2v_inst2|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(7),
	cin => \b2v_inst2|Add6~22\,
	sumout => \b2v_inst2|Add6~1_sumout\,
	cout => \b2v_inst2|Add6~2\);

-- Location: LABCELL_X36_Y26_N24
\b2v_inst2|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Add6~5_sumout\ = SUM(( \b2v_inst2|comptY\(8) ) + ( VCC ) + ( \b2v_inst2|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(8),
	cin => \b2v_inst2|Add6~2\,
	sumout => \b2v_inst2|Add6~5_sumout\);

-- Location: LABCELL_X36_Y26_N42
\b2v_inst2|IMGY_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY_out~2_combout\ = ( \b2v_inst2|comptY\(5) & ( (\b2v_inst2|comptY\(8) & (\b2v_inst2|comptY\(7) & \b2v_inst2|comptY\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_comptY\(8),
	datac => \b2v_inst2|ALT_INV_comptY\(7),
	datad => \b2v_inst2|ALT_INV_comptY\(6),
	dataf => \b2v_inst2|ALT_INV_comptY\(5),
	combout => \b2v_inst2|IMGY_out~2_combout\);

-- Location: LABCELL_X36_Y26_N51
\b2v_inst2|IMGY_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY_out~0_combout\ = ( \b2v_inst2|comptY\(3) & ( (\b2v_inst2|comptY\(0) & (\b2v_inst2|comptY\(1) & (\b2v_inst2|comptY\(4) & \b2v_inst2|comptY\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(0),
	datab => \b2v_inst2|ALT_INV_comptY\(1),
	datac => \b2v_inst2|ALT_INV_comptY\(4),
	datad => \b2v_inst2|ALT_INV_comptY\(2),
	dataf => \b2v_inst2|ALT_INV_comptY\(3),
	combout => \b2v_inst2|IMGY_out~0_combout\);

-- Location: LABCELL_X35_Y26_N30
\b2v_inst3|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~1_combout\ = ( !\b2v_inst2|IMGY_out~2_combout\ & ( \b2v_inst2|IMGY_out~0_combout\ & ( (\b2v_inst2|Add6~33_sumout\ & (\b2v_inst2|Add6~29_sumout\ & \b2v_inst2|Add6~25_sumout\)) ) ) ) # ( \b2v_inst2|IMGY_out~2_combout\ & ( 
-- !\b2v_inst2|IMGY_out~0_combout\ & ( (\b2v_inst2|Add6~33_sumout\ & (!\b2v_inst2|IMGY_out~1_combout\ & (\b2v_inst2|Add6~29_sumout\ & \b2v_inst2|Add6~25_sumout\))) ) ) ) # ( !\b2v_inst2|IMGY_out~2_combout\ & ( !\b2v_inst2|IMGY_out~0_combout\ & ( 
-- (\b2v_inst2|Add6~33_sumout\ & (!\b2v_inst2|IMGY_out~1_combout\ & (\b2v_inst2|Add6~29_sumout\ & \b2v_inst2|Add6~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~33_sumout\,
	datab => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~29_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~25_sumout\,
	datae => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	combout => \b2v_inst3|LessThan4~1_combout\);

-- Location: LABCELL_X35_Y26_N24
\b2v_inst2|Y[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[6]~1_combout\ = ( \b2v_inst2|IMGY_out~1_combout\ & ( !\b2v_inst2|comptY\(9) & ( (\b2v_inst2|IMGY_out~0_combout\ & (!\b2v_inst2|IMGY_out~2_combout\ & ((!\b2v_inst2|LessThan6~0_combout\) # (\b2v_inst2|comptY\(4))))) ) ) ) # ( 
-- !\b2v_inst2|IMGY_out~1_combout\ & ( !\b2v_inst2|comptY\(9) & ( (!\b2v_inst2|IMGY_out~0_combout\) # (!\b2v_inst2|IMGY_out~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110010001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	datab => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datac => \b2v_inst2|ALT_INV_comptY\(4),
	datad => \b2v_inst2|ALT_INV_LessThan6~0_combout\,
	datae => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	dataf => \b2v_inst2|ALT_INV_comptY\(9),
	combout => \b2v_inst2|Y[6]~1_combout\);

-- Location: LABCELL_X35_Y29_N0
\b2v_inst3|gen~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~0_combout\ = ( \b2v_inst2|Y[6]~1_combout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (!\SW[1]~input_o\ & (!\b2v_inst2|Add6~5_sumout\ & ((!\b2v_inst3|LessThan4~0_combout\) # (!\b2v_inst3|LessThan4~1_combout\)))) ) ) ) # ( !\b2v_inst2|Y[6]~1_combout\ 
-- & ( \b2v_inst2|Add6~1_sumout\ & ( !\SW[1]~input_o\ ) ) ) # ( \b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~1_sumout\ & ( (!\SW[1]~input_o\ & !\b2v_inst2|Add6~5_sumout\) ) ) ) # ( !\b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~1_sumout\ & ( 
-- !\SW[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000011001100110011001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_LessThan4~0_combout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datad => \b2v_inst3|ALT_INV_LessThan4~1_combout\,
	datae => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst3|gen~0_combout\);

-- Location: FF_X35_Y29_N44
\b2v_inst3|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|state~q\);

-- Location: LABCELL_X40_Y22_N54
\b2v_inst2|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|LessThan4~0_combout\ = ( \b2v_inst2|comptX\(1) & ( !\b2v_inst2|comptX\(6) & ( (!\b2v_inst2|comptX\(3) & (!\b2v_inst2|comptX\(4) & !\b2v_inst2|comptX\(5))) ) ) ) # ( !\b2v_inst2|comptX\(1) & ( !\b2v_inst2|comptX\(6) & ( (!\b2v_inst2|comptX\(4) & 
-- (!\b2v_inst2|comptX\(5) & ((!\b2v_inst2|comptX\(3)) # (!\b2v_inst2|comptX\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(3),
	datab => \b2v_inst2|ALT_INV_comptX\(4),
	datac => \b2v_inst2|ALT_INV_comptX\(5),
	datad => \b2v_inst2|ALT_INV_comptX\(2),
	datae => \b2v_inst2|ALT_INV_comptX\(1),
	dataf => \b2v_inst2|ALT_INV_comptX\(6),
	combout => \b2v_inst2|LessThan4~0_combout\);

-- Location: LABCELL_X35_Y26_N3
\b2v_inst2|Y[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[4]~0_combout\ = ( \b2v_inst2|IMGY_out~2_combout\ & ( !\b2v_inst2|comptY\(9) & ( (!\b2v_inst2|IMGY_out~0_combout\ & !\b2v_inst2|IMGY_out~1_combout\) ) ) ) # ( !\b2v_inst2|IMGY_out~2_combout\ & ( !\b2v_inst2|comptY\(9) & ( 
-- (!\b2v_inst2|IMGY_out~1_combout\) # (\b2v_inst2|IMGY_out~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	datac => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datae => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	dataf => \b2v_inst2|ALT_INV_comptY\(9),
	combout => \b2v_inst2|Y[4]~0_combout\);

-- Location: MLABCELL_X39_Y22_N45
\b2v_inst2|IMG~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMG~0_combout\ = ( \b2v_inst2|comptX\(8) & ( (\b2v_inst2|Y[4]~0_combout\ & (!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(7))))) ) ) # ( !\b2v_inst2|comptX\(8) & ( (\b2v_inst2|Y[4]~0_combout\ & 
-- \b2v_inst2|comptX\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001101000000000000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(7),
	datab => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~0_combout\,
	datad => \b2v_inst2|ALT_INV_comptX\(9),
	dataf => \b2v_inst2|ALT_INV_comptX\(8),
	combout => \b2v_inst2|IMG~0_combout\);

-- Location: LABCELL_X37_Y28_N12
\b2v_inst2|Y[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[8]~3_combout\ = ( \b2v_inst2|Y[6]~1_combout\ & ( \b2v_inst2|Add6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datae => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	combout => \b2v_inst2|Y[8]~3_combout\);

-- Location: FF_X35_Y33_N23
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \b2v_inst2|Y[8]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4));

-- Location: LABCELL_X35_Y33_N18
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\ = \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(4),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\);

-- Location: FF_X35_Y33_N19
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4));

-- Location: LABCELL_X45_Y29_N51
\b2v_inst2|Y[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[5]~10_combout\ = ( \b2v_inst2|Add6~17_sumout\ & ( \b2v_inst2|Y[6]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst2|Y[5]~10_combout\);

-- Location: FF_X45_Y29_N52
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Y[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: MLABCELL_X47_Y31_N27
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout\);

-- Location: FF_X47_Y31_N29
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X35_Y26_N51
\b2v_inst2|Y[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[4]~2_combout\ = ( !\b2v_inst2|comptY\(9) & ( (\b2v_inst2|Add6~25_sumout\ & ((!\b2v_inst2|IMGY_out~0_combout\ & ((!\b2v_inst2|IMGY_out~1_combout\))) # (\b2v_inst2|IMGY_out~0_combout\ & (!\b2v_inst2|IMGY_out~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000100000011100000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	datab => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~25_sumout\,
	datad => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	dataf => \b2v_inst2|ALT_INV_comptY\(9),
	combout => \b2v_inst2|Y[4]~2_combout\);

-- Location: FF_X35_Y26_N1
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \b2v_inst2|Y[4]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: FF_X42_Y25_N37
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: FF_X39_Y30_N56
\b2v_inst|u3|Y_Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~33_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(8));

-- Location: MLABCELL_X39_Y30_N54
\b2v_inst|u3|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~33_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(8) ) + ( GND ) + ( \b2v_inst|u3|Add1~30\ ))
-- \b2v_inst|u3|Add1~34\ = CARRY(( \b2v_inst|u3|Y_Cont\(8) ) + ( GND ) + ( \b2v_inst|u3|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	cin => \b2v_inst|u3|Add1~30\,
	sumout => \b2v_inst|u3|Add1~33_sumout\,
	cout => \b2v_inst|u3|Add1~34\);

-- Location: FF_X39_Y30_N55
\b2v_inst|u3|Y_Cont[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~33_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N27
\b2v_inst|u4|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|always1~0_combout\ = ( !\b2v_inst|u3|X_Cont\(10) & ( (\b2v_inst|u3|mCCD_FVAL~q\ & \b2v_inst|u3|mCCD_LVAL~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	datab => \b2v_inst|u3|ALT_INV_mCCD_LVAL~q\,
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(10),
	combout => \b2v_inst|u4|always1~0_combout\);

-- Location: FF_X40_Y30_N47
\b2v_inst|u4|mwrite_DPRAM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|always1~0_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mwrite_DPRAM~q\);

-- Location: MLABCELL_X39_Y30_N57
\b2v_inst|u3|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|Add1~37_sumout\ = SUM(( \b2v_inst|u3|Y_Cont\(9) ) + ( GND ) + ( \b2v_inst|u3|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	cin => \b2v_inst|u3|Add1~34\,
	sumout => \b2v_inst|u3|Add1~37_sumout\);

-- Location: FF_X39_Y30_N59
\b2v_inst|u3|Y_Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~37_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont\(9));

-- Location: MLABCELL_X39_Y30_N9
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3) = ( !\b2v_inst|u3|Y_Cont\(9) & ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3));

-- Location: LABCELL_X45_Y29_N45
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\ = ( \b2v_inst2|Add6~21_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Add6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\);

-- Location: MLABCELL_X39_Y29_N24
\b2v_inst|u3|oDVAL\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|oDVAL~combout\ = (\b2v_inst|u3|mCCD_LVAL~q\ & \b2v_inst|u3|mCCD_FVAL~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u3|ALT_INV_mCCD_LVAL~q\,
	datad => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	combout => \b2v_inst|u3|oDVAL~combout\);

-- Location: IOIBUF_X86_Y0_N52
\CCD_DATA[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(5),
	o => \CCD_DATA[5]~input_o\);

-- Location: LABCELL_X42_Y4_N24
\b2v_inst|rCCD_DATA[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[5]~feeder_combout\ = ( \CCD_DATA[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[5]~input_o\,
	combout => \b2v_inst|rCCD_DATA[5]~feeder_combout\);

-- Location: FF_X42_Y4_N26
\b2v_inst|rCCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(5));

-- Location: FF_X39_Y29_N2
\b2v_inst|u3|mCCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(5),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(5));

-- Location: LABCELL_X42_Y32_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\);

-- Location: LABCELL_X42_Y32_N42
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X42_Y32_N3
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\);

-- Location: FF_X42_Y32_N5
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LABCELL_X42_Y32_N6
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\);

-- Location: FF_X42_Y32_N8
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LABCELL_X42_Y32_N9
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\);

-- Location: FF_X42_Y32_N10
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3));

-- Location: LABCELL_X42_Y32_N12
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\);

-- Location: FF_X42_Y32_N14
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4));

-- Location: LABCELL_X42_Y32_N15
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\);

-- Location: FF_X42_Y32_N16
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5));

-- Location: LABCELL_X42_Y32_N48
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\ = ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(1) & ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(2) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(4) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(3)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(4),
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(3),
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(1),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(2),
	combout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\);

-- Location: FF_X42_Y32_N26
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8));

-- Location: LABCELL_X42_Y32_N18
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\);

-- Location: FF_X42_Y32_N20
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6));

-- Location: LABCELL_X42_Y32_N21
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(7),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\);

-- Location: FF_X42_Y32_N23
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(7));

-- Location: LABCELL_X42_Y32_N24
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(8) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(8),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\);

-- Location: FF_X42_Y32_N25
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\);

-- Location: FF_X42_Y32_N32
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10));

-- Location: LABCELL_X42_Y32_N27
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(9),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\);

-- Location: FF_X42_Y32_N28
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9));

-- Location: LABCELL_X42_Y32_N30
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~sumout\ = SUM(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\ ))
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT\ = CARRY(( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(10) ) + ( GND ) + ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(10),
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~sumout\,
	cout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT\);

-- Location: FF_X42_Y32_N31
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y32_N36
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(7) & ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(6) & ( (!\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8]~DUPLICATE_q\ & 
-- (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[10]~DUPLICATE_q\ & !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit[10]~DUPLICATE_q\,
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(9),
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(7),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(6),
	combout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X42_Y32_N33
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\ = SUM(( GND ) + ( GND ) + ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~COUT\,
	sumout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\);

-- Location: LABCELL_X42_Y32_N54
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ & ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\ ) ) # ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ & ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\ ) ) # ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout\ & ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita10~1_sumout\ & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0) & 
-- (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(5) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(0),
	datab => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_reg_bit\(5),
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~1_combout\,
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|ALT_INV_aneb_result_wire[0]~0_combout\,
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|ALT_INV_counter_comb_bita10~1_sumout\,
	combout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\);

-- Location: FF_X42_Y32_N1
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X42_Y32_N7
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: FF_X42_Y32_N22
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7]~DUPLICATE_q\);

-- Location: IOIBUF_X86_Y0_N35
\CCD_DATA[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(6),
	o => \CCD_DATA[6]~input_o\);

-- Location: LABCELL_X50_Y4_N15
\b2v_inst|rCCD_DATA[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[6]~feeder_combout\ = ( \CCD_DATA[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[6]~input_o\,
	combout => \b2v_inst|rCCD_DATA[6]~feeder_combout\);

-- Location: FF_X50_Y4_N16
\b2v_inst|rCCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(6));

-- Location: LABCELL_X37_Y29_N12
\b2v_inst|u3|mCCD_DATA[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA[6]~feeder_combout\ = ( \b2v_inst|rCCD_DATA\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|ALT_INV_rCCD_DATA\(6),
	combout => \b2v_inst|u3|mCCD_DATA[6]~feeder_combout\);

-- Location: FF_X37_Y29_N14
\b2v_inst|u3|mCCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|mCCD_DATA[6]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(6));

-- Location: IOIBUF_X88_Y0_N53
\CCD_DATA[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(7),
	o => \CCD_DATA[7]~input_o\);

-- Location: LABCELL_X60_Y25_N0
\b2v_inst|rCCD_DATA[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[7]~feeder_combout\ = ( \CCD_DATA[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[7]~input_o\,
	combout => \b2v_inst|rCCD_DATA[7]~feeder_combout\);

-- Location: FF_X60_Y25_N1
\b2v_inst|rCCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(7));

-- Location: LABCELL_X37_Y29_N33
\b2v_inst|u3|mCCD_DATA[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA[7]~feeder_combout\ = ( \b2v_inst|rCCD_DATA\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|ALT_INV_rCCD_DATA\(7),
	combout => \b2v_inst|u3|mCCD_DATA[7]~feeder_combout\);

-- Location: FF_X37_Y29_N35
\b2v_inst|u3|mCCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|mCCD_DATA[7]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(7));

-- Location: M10K_X38_Y32_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~inputCLKENA0_outclk\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y31_N14
\b2v_inst|u4|mDATAd_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(17),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(5));

-- Location: LABCELL_X40_Y31_N15
\b2v_inst|u4|Add0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~32_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(17) & ( (!\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\)) # 
-- (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5)) ) ) # ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(17) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5) & 
-- (!\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101010100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u3|ALT_INV_X_Cont[0]~DUPLICATE_q\,
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(5),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(17),
	combout => \b2v_inst|u4|Add0~32_combout\);

-- Location: FF_X40_Y31_N35
\b2v_inst|u4|mDATAd_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(5),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(5));

-- Location: IOIBUF_X64_Y0_N52
\CCD_DATA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(2),
	o => \CCD_DATA[2]~input_o\);

-- Location: FF_X40_Y25_N4
\b2v_inst|rCCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \CCD_DATA[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(2));

-- Location: FF_X37_Y29_N44
\b2v_inst|u3|mCCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(2),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(2));

-- Location: FF_X42_Y32_N4
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout\,
	asdata => \~GND~combout\,
	sload => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout\,
	ena => \b2v_inst|u3|oDVAL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: IOIBUF_X84_Y0_N35
\CCD_DATA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(3),
	o => \CCD_DATA[3]~input_o\);

-- Location: LABCELL_X60_Y25_N54
\b2v_inst|rCCD_DATA[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[3]~feeder_combout\ = ( \CCD_DATA[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[3]~input_o\,
	combout => \b2v_inst|rCCD_DATA[3]~feeder_combout\);

-- Location: FF_X60_Y25_N55
\b2v_inst|rCCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(3));

-- Location: FF_X39_Y29_N11
\b2v_inst|u3|mCCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(3),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(3));

-- Location: IOIBUF_X78_Y0_N35
\CCD_DATA[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(4),
	o => \CCD_DATA[4]~input_o\);

-- Location: FF_X47_Y27_N13
\b2v_inst|rCCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \CCD_DATA[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(4));

-- Location: LABCELL_X37_Y29_N39
\b2v_inst|u3|mCCD_DATA[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u3|mCCD_DATA[4]~feeder_combout\ = ( \b2v_inst|rCCD_DATA\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|ALT_INV_rCCD_DATA\(4),
	combout => \b2v_inst|u3|mCCD_DATA[4]~feeder_combout\);

-- Location: FF_X37_Y29_N41
\b2v_inst|u3|mCCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|mCCD_DATA[4]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(4));

-- Location: IOIBUF_X86_Y0_N18
\CCD_DATA[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(10),
	o => \CCD_DATA[10]~input_o\);

-- Location: LABCELL_X42_Y21_N15
\b2v_inst|rCCD_DATA[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[10]~feeder_combout\ = ( \CCD_DATA[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[10]~input_o\,
	combout => \b2v_inst|rCCD_DATA[10]~feeder_combout\);

-- Location: FF_X42_Y21_N16
\b2v_inst|rCCD_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(10));

-- Location: FF_X39_Y29_N20
\b2v_inst|u3|mCCD_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(10),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(10));

-- Location: IOIBUF_X88_Y0_N2
\CCD_DATA[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(11),
	o => \CCD_DATA[11]~input_o\);

-- Location: LABCELL_X79_Y26_N48
\b2v_inst|rCCD_DATA[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[11]~feeder_combout\ = ( \CCD_DATA[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[11]~input_o\,
	combout => \b2v_inst|rCCD_DATA[11]~feeder_combout\);

-- Location: FF_X79_Y26_N50
\b2v_inst|rCCD_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(11));

-- Location: FF_X39_Y29_N47
\b2v_inst|u3|mCCD_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(11),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(11));

-- Location: M10K_X26_Y31_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~inputCLKENA0_outclk\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~inputCLKENA0_outclk\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y31_N58
\b2v_inst|u4|mDATAd_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(16),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(4));

-- Location: FF_X39_Y31_N14
\b2v_inst|u4|mDATAd_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(4));

-- Location: MLABCELL_X39_Y31_N54
\b2v_inst|u4|Add0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~43_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4) & ( (!\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont\(0))) # (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(16)) ) ) # 
-- ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(4) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(16) & (!\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010101011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(16),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(4),
	combout => \b2v_inst|u4|Add0~43_combout\);

-- Location: FF_X39_Y31_N55
\b2v_inst|u4|mDATAd_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(15),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(3));

-- Location: FF_X39_Y31_N11
\b2v_inst|u4|mDATAd_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(3));

-- Location: MLABCELL_X39_Y31_N57
\b2v_inst|u4|Add0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~48_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(15) & ( (!\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0))) # (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3)) ) ) # ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(15) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(3) & (!\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011010011111100111111001111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(3),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(15),
	combout => \b2v_inst|u4|Add0~48_combout\);

-- Location: FF_X40_Y31_N11
\b2v_inst|u4|mDATAd_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(14),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(2));

-- Location: FF_X39_Y31_N8
\b2v_inst|u4|mDATAd_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(2));

-- Location: MLABCELL_X39_Y31_N51
\b2v_inst|u4|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~53_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2) & ( (!\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont\(0))) # (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(14)) ) ) # 
-- ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(2) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(14) & (!\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010101011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(14),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(2),
	combout => \b2v_inst|u4|Add0~53_combout\);

-- Location: IOIBUF_X80_Y0_N35
\CCD_DATA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(0),
	o => \CCD_DATA[0]~input_o\);

-- Location: LABCELL_X43_Y24_N15
\b2v_inst|rCCD_DATA[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[0]~feeder_combout\ = ( \CCD_DATA[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[0]~input_o\,
	combout => \b2v_inst|rCCD_DATA[0]~feeder_combout\);

-- Location: FF_X43_Y24_N17
\b2v_inst|rCCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(0));

-- Location: FF_X39_Y29_N44
\b2v_inst|u3|mCCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(0),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(0));

-- Location: IOIBUF_X84_Y0_N52
\CCD_DATA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(1),
	o => \CCD_DATA[1]~input_o\);

-- Location: LABCELL_X57_Y24_N0
\b2v_inst|rCCD_DATA[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[1]~feeder_combout\ = ( \CCD_DATA[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[1]~input_o\,
	combout => \b2v_inst|rCCD_DATA[1]~feeder_combout\);

-- Location: FF_X57_Y24_N1
\b2v_inst|rCCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(1));

-- Location: FF_X39_Y29_N29
\b2v_inst|u3|mCCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(1),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(1));

-- Location: M10K_X38_Y31_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~inputCLKENA0_outclk\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: FF_X39_Y31_N41
\b2v_inst|u4|mDATAd_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(13),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(1));

-- Location: FF_X39_Y31_N5
\b2v_inst|u4|mDATAd_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(1));

-- Location: MLABCELL_X39_Y31_N48
\b2v_inst|u4|Add0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~58_combout\ = ( \b2v_inst|u3|X_Cont\(0) & ( (!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1)))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(13))) ) ) # ( !\b2v_inst|u3|X_Cont\(0) & ( (!\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(13))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(13),
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(1),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	combout => \b2v_inst|u4|Add0~58_combout\);

-- Location: FF_X39_Y31_N59
\b2v_inst|u4|mDATAd_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(12),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(0));

-- Location: MLABCELL_X39_Y31_N45
\b2v_inst|u4|Add0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~63_combout\ = ( \b2v_inst|u3|Y_Cont\(0) & ( \b2v_inst|u3|X_Cont\(0) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(12) ) ) ) # ( !\b2v_inst|u3|Y_Cont\(0) & ( \b2v_inst|u3|X_Cont\(0) & ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0) ) ) ) # ( \b2v_inst|u3|Y_Cont\(0) & ( !\b2v_inst|u3|X_Cont\(0) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0) ) ) ) # ( !\b2v_inst|u3|Y_Cont\(0) & ( 
-- !\b2v_inst|u3|X_Cont\(0) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(0),
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(12),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	dataf => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	combout => \b2v_inst|u4|Add0~63_combout\);

-- Location: FF_X39_Y31_N44
\b2v_inst|u4|mDATAd_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(0),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(0));

-- Location: MLABCELL_X39_Y31_N0
\b2v_inst|u4|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~61_cout\ = CARRY(( \b2v_inst|u4|Add0~63_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(0)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(0))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(0))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(0)))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(0),
	datad => \b2v_inst|u4|ALT_INV_Add0~63_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(0),
	cin => GND,
	cout => \b2v_inst|u4|Add0~61_cout\);

-- Location: MLABCELL_X39_Y31_N3
\b2v_inst|u4|Add0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~56_cout\ = CARRY(( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(1)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(1))))) # (\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(1))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(1)))))) ) + ( \b2v_inst|u4|Add0~58_combout\ ) + ( \b2v_inst|u4|Add0~61_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(1),
	datad => \b2v_inst|u4|ALT_INV_mDATAd_1\(1),
	dataf => \b2v_inst|u4|ALT_INV_Add0~58_combout\,
	cin => \b2v_inst|u4|Add0~61_cout\,
	cout => \b2v_inst|u4|Add0~56_cout\);

-- Location: MLABCELL_X39_Y31_N6
\b2v_inst|u4|Add0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~51_cout\ = CARRY(( (!\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(2)))) # (\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(2))))) # (\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(2))) # (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(2)))))) ) + ( \b2v_inst|u4|Add0~53_combout\ ) + ( \b2v_inst|u4|Add0~56_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(2),
	datad => \b2v_inst|u4|ALT_INV_mDATAd_1\(2),
	dataf => \b2v_inst|u4|ALT_INV_Add0~53_combout\,
	cin => \b2v_inst|u4|Add0~56_cout\,
	cout => \b2v_inst|u4|Add0~51_cout\);

-- Location: MLABCELL_X39_Y31_N9
\b2v_inst|u4|Add0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~46_cout\ = CARRY(( (!\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(3)))) # (\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(3))))) # (\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(3))) # (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(3)))))) ) + ( \b2v_inst|u4|Add0~48_combout\ ) + ( \b2v_inst|u4|Add0~51_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(3),
	datad => \b2v_inst|u4|ALT_INV_mDATAd_1\(3),
	dataf => \b2v_inst|u4|ALT_INV_Add0~48_combout\,
	cin => \b2v_inst|u4|Add0~51_cout\,
	cout => \b2v_inst|u4|Add0~46_cout\);

-- Location: MLABCELL_X39_Y31_N12
\b2v_inst|u4|Add0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~35_cout\ = CARRY(( (!\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(4)))) # (\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(4))))) # (\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & 
-- (\b2v_inst|u4|mDATAd_0\(4))) # (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(4)))))) ) + ( \b2v_inst|u4|Add0~43_combout\ ) + ( \b2v_inst|u4|Add0~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(4),
	datad => \b2v_inst|u4|ALT_INV_mDATAd_1\(4),
	dataf => \b2v_inst|u4|ALT_INV_Add0~43_combout\,
	cin => \b2v_inst|u4|Add0~46_cout\,
	cout => \b2v_inst|u4|Add0~35_cout\);

-- Location: MLABCELL_X39_Y31_N15
\b2v_inst|u4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~1_sumout\ = SUM(( \b2v_inst|u4|Add0~32_combout\ ) + ( (!\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(5)))) # (\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(5))))) # (\b2v_inst|u3|X_Cont\(0) & 
-- ((!\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(5))) # (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(5)))))) ) + ( \b2v_inst|u4|Add0~35_cout\ ))
-- \b2v_inst|u4|Add0~2\ = CARRY(( \b2v_inst|u4|Add0~32_combout\ ) + ( (!\b2v_inst|u3|X_Cont\(0) & ((!\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(5)))) # (\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(5))))) # (\b2v_inst|u3|X_Cont\(0) & 
-- ((!\b2v_inst|u3|Y_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(5))) # (\b2v_inst|u3|Y_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(5)))))) ) + ( \b2v_inst|u4|Add0~35_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(5),
	datad => \b2v_inst|u4|ALT_INV_Add0~32_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(5),
	cin => \b2v_inst|u4|Add0~35_cout\,
	sumout => \b2v_inst|u4|Add0~1_sumout\,
	cout => \b2v_inst|u4|Add0~2\);

-- Location: FF_X39_Y31_N17
\b2v_inst|u4|mCCD_G[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~1_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(5));

-- Location: FF_X40_Y29_N4
\b2v_inst|u3|X_Cont[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~33_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[1]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N7
\b2v_inst|u3|X_Cont[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~29_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[2]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N22
\b2v_inst|u3|X_Cont[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~9_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[7]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N25
\b2v_inst|u3|X_Cont[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~41_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[8]~DUPLICATE_q\);

-- Location: FF_X40_Y29_N28
\b2v_inst|u3|X_Cont[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~37_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[9]~DUPLICATE_q\);

-- Location: FF_X39_Y30_N40
\b2v_inst|u3|Y_Cont[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~13_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[3]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y22_N12
\b2v_inst2|X[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[0]~4_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(0) & ((!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(8)))) # (\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(0) & (!\b2v_inst2|comptX\(9) $ (!\b2v_inst2|comptX\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001110000001100000111000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(0),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[0]~4_combout\);

-- Location: LABCELL_X40_Y22_N27
\b2v_inst2|X[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[1]~5_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(1) & ((!\b2v_inst2|comptX\(8) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(9)))) # (\b2v_inst2|comptX\(8) & ((!\b2v_inst2|comptX\(9)))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(1) & (!\b2v_inst2|comptX\(8) $ (!\b2v_inst2|comptX\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001010001010001000101000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(1),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	datad => \b2v_inst2|ALT_INV_comptX\(9),
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[1]~5_combout\);

-- Location: LABCELL_X40_Y22_N9
\b2v_inst2|X[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[2]~1_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(2) & ((!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(8)))) # (\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(2) & (!\b2v_inst2|comptX\(9) $ (!\b2v_inst2|comptX\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001110000001100000111000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(2),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[2]~1_combout\);

-- Location: LABCELL_X40_Y22_N36
\b2v_inst2|X[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[3]~2_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(3) & ((!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(8)))) # (\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(3) & (!\b2v_inst2|comptX\(9) $ (!\b2v_inst2|comptX\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001110000001100000111000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(3),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[3]~2_combout\);

-- Location: LABCELL_X40_Y22_N39
\b2v_inst2|X[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[4]~3_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(4) & ((!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(8)))) # (\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(4) & (!\b2v_inst2|comptX\(9) $ (!\b2v_inst2|comptX\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001110000001100000111000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(4),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[4]~3_combout\);

-- Location: LABCELL_X40_Y22_N0
\b2v_inst2|X[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[5]~6_combout\ = ( \b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(5) & ((!\b2v_inst2|comptX\(8) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(9)))) # (\b2v_inst2|comptX\(8) & (!\b2v_inst2|comptX\(9))))) ) ) # ( 
-- !\b2v_inst2|comptX\(7) & ( (\b2v_inst2|comptX\(5) & (!\b2v_inst2|comptX\(8) $ (!\b2v_inst2|comptX\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001010100000101000101010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(5),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(9),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst2|ALT_INV_comptX\(7),
	combout => \b2v_inst2|X[5]~6_combout\);

-- Location: MLABCELL_X39_Y22_N42
\b2v_inst2|X[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[6]~7_combout\ = ( \b2v_inst2|comptX\(8) & ( (\b2v_inst2|comptX\(6) & !\b2v_inst2|comptX\(9)) ) ) # ( !\b2v_inst2|comptX\(8) & ( (\b2v_inst2|comptX\(6) & (((\b2v_inst2|comptX\(7) & !\b2v_inst2|LessThan4~0_combout\)) # (\b2v_inst2|comptX\(9)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(7),
	datab => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	datac => \b2v_inst2|ALT_INV_comptX\(6),
	datad => \b2v_inst2|ALT_INV_comptX\(9),
	dataf => \b2v_inst2|ALT_INV_comptX\(8),
	combout => \b2v_inst2|X[6]~7_combout\);

-- Location: LABCELL_X40_Y22_N18
\b2v_inst2|X[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[7]~8_combout\ = (\b2v_inst2|comptX\(7) & ((!\b2v_inst2|comptX\(9) & ((!\b2v_inst2|LessThan4~0_combout\) # (\b2v_inst2|comptX\(8)))) # (\b2v_inst2|comptX\(9) & (!\b2v_inst2|comptX\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000110000011100000011000001110000001100000111000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(7),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	combout => \b2v_inst2|X[7]~8_combout\);

-- Location: LABCELL_X40_Y22_N6
\b2v_inst2|X[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|X[8]~0_combout\ = (!\b2v_inst2|comptX\(8) & (((\b2v_inst2|comptX\(7) & !\b2v_inst2|LessThan4~0_combout\)) # (\b2v_inst2|comptX\(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001000100010011000100010001001100010001000100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(9),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(7),
	datad => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	combout => \b2v_inst2|X[8]~0_combout\);

-- Location: LABCELL_X35_Y26_N39
\b2v_inst2|Y[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[0]~4_combout\ = ( \b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & (!\b2v_inst2|IMGY_out~2_combout\ & \b2v_inst2|Add6~9_sumout\)) ) ) # ( !\b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & 
-- (!\b2v_inst2|IMGY_out~1_combout\ & \b2v_inst2|Add6~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(9),
	datab => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datac => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~9_sumout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	combout => \b2v_inst2|Y[0]~4_combout\);

-- Location: LABCELL_X35_Y26_N42
\b2v_inst2|Y[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[1]~5_combout\ = ( \b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & (\b2v_inst2|Add6~13_sumout\ & !\b2v_inst2|IMGY_out~2_combout\)) ) ) # ( !\b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & 
-- (!\b2v_inst2|IMGY_out~1_combout\ & \b2v_inst2|Add6~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(9),
	datab => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~13_sumout\,
	datad => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	combout => \b2v_inst2|Y[1]~5_combout\);

-- Location: LABCELL_X35_Y26_N45
\b2v_inst2|Y[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[2]~6_combout\ = ( \b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & (!\b2v_inst2|IMGY_out~2_combout\ & \b2v_inst2|Add6~33_sumout\)) ) ) # ( !\b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & 
-- (!\b2v_inst2|IMGY_out~1_combout\ & \b2v_inst2|Add6~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(9),
	datab => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datac => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~33_sumout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	combout => \b2v_inst2|Y[2]~6_combout\);

-- Location: LABCELL_X35_Y26_N36
\b2v_inst2|Y[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[3]~7_combout\ = ( \b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & (!\b2v_inst2|IMGY_out~2_combout\ & \b2v_inst2|Add6~29_sumout\)) ) ) # ( !\b2v_inst2|IMGY_out~0_combout\ & ( (!\b2v_inst2|comptY\(9) & (\b2v_inst2|Add6~29_sumout\ & 
-- !\b2v_inst2|IMGY_out~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptY\(9),
	datab => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~29_sumout\,
	datad => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	combout => \b2v_inst2|Y[3]~7_combout\);

-- Location: M10K_X69_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: FF_X39_Y30_N52
\b2v_inst|u3|Y_Cont[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~29_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\);

-- Location: FF_X39_Y30_N58
\b2v_inst|u3|Y_Cont[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~37_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y30_N3
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3) = ( !\b2v_inst|u3|Y_Cont\(8) & ( \b2v_inst|u3|Y_Cont\(6) & ( (\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3));

-- Location: LABCELL_X45_Y27_N12
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\ = ( !\b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Y[4]~2_combout\ & (\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Add6~5_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\);

-- Location: M10K_X41_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y32_N48
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3) = ( \b2v_inst|u3|Y_Cont\(7) & ( \b2v_inst|u4|mwrite_DPRAM~q\ & ( (!\b2v_inst|u3|Y_Cont\(9) & (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- !\b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	dataf => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3));

-- Location: LABCELL_X45_Y27_N57
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\ = ( \b2v_inst2|Add6~21_sumout\ & ( !\b2v_inst2|Add6~17_sumout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\);

-- Location: M10K_X49_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y32_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3) = ( \b2v_inst|u4|mwrite_DPRAM~q\ & ( \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont\(6) & (!\b2v_inst|u3|Y_Cont\(9) & 
-- \b2v_inst|u3|Y_Cont\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datae => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3));

-- Location: LABCELL_X45_Y27_N36
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\ = ( \b2v_inst2|Add6~21_sumout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( (!\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\);

-- Location: FF_X40_Y29_N16
\b2v_inst|u3|X_Cont[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add0~17_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|X_Cont[0]~0_combout\,
	ena => \b2v_inst|u3|X_Cont[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|X_Cont[5]~DUPLICATE_q\);

-- Location: M10K_X38_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N18
\b2v_inst3|gi~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~8_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	combout => \b2v_inst3|gi~8_combout\);

-- Location: LABCELL_X40_Y30_N30
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3) = ( \b2v_inst|u3|Y_Cont\(8) & ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ 
-- & !\b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3));

-- Location: LABCELL_X45_Y27_N51
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3) = ( !\b2v_inst2|Add6~5_sumout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (!\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3));

-- Location: M10K_X49_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N57
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3) = ( !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & ( \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & 
-- (!\b2v_inst|u3|Y_Cont\(6) & \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3));

-- Location: LABCELL_X45_Y29_N54
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3) = ( \b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~21_sumout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (\b2v_inst2|Add6~1_sumout\ & 
-- !\b2v_inst2|Add6~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datae => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3));

-- Location: M10K_X76_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N51
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3) = ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont\(6) & 
-- \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3));

-- Location: LABCELL_X45_Y27_N15
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3) = ( !\b2v_inst2|Add6~21_sumout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (\b2v_inst2|Y[4]~2_combout\ & (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Add6~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3));

-- Location: M10K_X41_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont\(5) & (!\b2v_inst|u3|Y_Cont\(7) & 
-- \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3));

-- Location: LABCELL_X45_Y27_N3
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3) = ( !\b2v_inst2|Add6~5_sumout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Add6~21_sumout\ & 
-- !\b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3));

-- Location: M10K_X14_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N12
\b2v_inst3|gi~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~5_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \b2v_inst3|gi~5_combout\);

-- Location: LABCELL_X40_Y30_N12
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3) = ( \b2v_inst|u3|Y_Cont\(5) & ( !\b2v_inst|u3|Y_Cont\(6) & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3));

-- Location: LABCELL_X45_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\ = ( !\b2v_inst2|Y[6]~1_combout\ & ( \b2v_inst2|Add6~5_sumout\ & ( \b2v_inst2|Y[4]~2_combout\ ) ) ) # ( \b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( 
-- (!\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (!\b2v_inst2|Add6~17_sumout\ & \b2v_inst2|Y[4]~2_combout\))) ) ) ) # ( !\b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( \b2v_inst2|Y[4]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\);

-- Location: M10K_X49_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y32_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(9) & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3));

-- Location: LABCELL_X45_Y29_N42
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\ = ( \b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~21_sumout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\);

-- Location: M10K_X26_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N15
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ 
-- & !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3));

-- Location: LABCELL_X45_Y27_N54
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\ = ( \b2v_inst2|Add6~17_sumout\ & ( !\b2v_inst2|Add6~21_sumout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (!\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\);

-- Location: M10K_X38_Y55_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y32_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3) = ( !\b2v_inst|u3|Y_Cont\(9) & ( \b2v_inst|u4|mwrite_DPRAM~q\ & ( (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont\(7) & 
-- !\b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	dataf => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3));

-- Location: LABCELL_X45_Y29_N30
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3) = ( !\b2v_inst2|Y[6]~1_combout\ & ( \b2v_inst2|Add6~5_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ ) ) ) # ( \b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( 
-- (!\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (!\b2v_inst2|Y[4]~2_combout\ & !\b2v_inst2|Add6~17_sumout\))) ) ) ) # ( !\b2v_inst2|Y[6]~1_combout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000100000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datae => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3));

-- Location: M10K_X14_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N48
\b2v_inst3|gi~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~7_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \b2v_inst3|gi~7_combout\);

-- Location: LABCELL_X40_Y30_N54
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3) = ( !\b2v_inst|u3|Y_Cont\(5) & ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (!\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & 
-- !\b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datac => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3));

-- Location: LABCELL_X45_Y29_N57
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3) = ( \b2v_inst2|Add6~21_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Add6~17_sumout\ & 
-- \b2v_inst2|Add6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3));

-- Location: M10K_X49_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N27
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3) = ( !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont\(6) & 
-- \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3));

-- Location: LABCELL_X45_Y29_N24
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3) = ( \b2v_inst2|Add6~21_sumout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (!\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Add6~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3));

-- Location: M10K_X69_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y31_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3) = ( \b2v_inst|u3|Y_Cont\(7) & ( \b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ & ( (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont\(9) & (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3));

-- Location: LABCELL_X45_Y29_N9
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3) = ( !\b2v_inst2|Add6~5_sumout\ & ( \b2v_inst2|Add6~17_sumout\ & ( (\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Add6~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3));

-- Location: FF_X39_Y30_N43
\b2v_inst|u3|Y_Cont[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u3|Add1~17_sumout\,
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|u3|ALT_INV_mCCD_FVAL~q\,
	ena => \b2v_inst|u3|Y_Cont[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|Y_Cont[4]~DUPLICATE_q\);

-- Location: M10K_X41_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3) = ( !\b2v_inst|u3|Y_Cont\(6) & ( \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & 
-- !\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3));

-- Location: LABCELL_X45_Y27_N18
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3) = ( \b2v_inst2|Add6~1_sumout\ & ( !\b2v_inst2|Add6~5_sumout\ & ( (\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3));

-- Location: M10K_X49_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N6
\b2v_inst3|gi~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~6_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\)) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \b2v_inst3|gi~6_combout\);

-- Location: LABCELL_X45_Y29_N12
\b2v_inst2|Y[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[6]~8_combout\ = ( \b2v_inst2|Y[6]~1_combout\ & ( \b2v_inst2|Add6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst2|Y[6]~8_combout\);

-- Location: FF_X45_Y29_N13
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Y[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: FF_X45_Y29_N16
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2));

-- Location: LABCELL_X45_Y29_N48
\b2v_inst2|Y[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|Y[7]~9_combout\ = ( \b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Y[6]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst2|Y[7]~9_combout\);

-- Location: FF_X45_Y29_N49
\b2v_inst1|altsyncram_component|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst2|Y[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(3));

-- Location: LABCELL_X46_Y32_N36
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|address_reg_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	combout => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout\);

-- Location: FF_X46_Y32_N37
\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3));

-- Location: LABCELL_X42_Y26_N36
\b2v_inst3|gi~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~9_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~6_combout\ ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~5_combout\ ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~8_combout\ ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ( \b2v_inst3|gi~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~8_combout\,
	datab => \b2v_inst3|ALT_INV_gi~5_combout\,
	datac => \b2v_inst3|ALT_INV_gi~7_combout\,
	datad => \b2v_inst3|ALT_INV_gi~6_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \b2v_inst3|gi~9_combout\);

-- Location: LABCELL_X40_Y30_N9
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( !\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & 
-- !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3));

-- Location: LABCELL_X45_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3) = ( !\b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Add6~5_sumout\ & ( (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Y[4]~2_combout\ & 
-- !\b2v_inst2|Add6~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3));

-- Location: M10K_X69_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N3
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( !\b2v_inst|u3|Y_Cont\(5) & ( (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(9) & (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3));

-- Location: LABCELL_X45_Y27_N27
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3) = ( \b2v_inst2|Add6~17_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Add6~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3));

-- Location: M10K_X26_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N15
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3) = ( \b2v_inst|u3|Y_Cont\(6) & ( !\b2v_inst|u3|Y_Cont\(5) & ( (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(9) & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3));

-- Location: LABCELL_X45_Y27_N42
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3) = ( !\b2v_inst2|Y[4]~2_combout\ & ( \b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3));

-- Location: M10K_X49_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N18
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3) = ( !\b2v_inst|u3|Y_Cont\(5) & ( \b2v_inst|u3|Y_Cont\(7) & ( (\b2v_inst|u3|Y_Cont\(8) & (\b2v_inst|u3|Y_Cont\(9) & (\b2v_inst|u4|mwrite_DPRAM~q\ & \b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3));

-- Location: LABCELL_X45_Y27_N33
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3) = ( \b2v_inst2|Add6~17_sumout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~21_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- \b2v_inst2|Add6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3));

-- Location: M10K_X69_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N0
\b2v_inst3|gi~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~2_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a240~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a208~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portbdataout\,
	combout => \b2v_inst3|gi~2_combout\);

-- Location: LABCELL_X40_Y30_N36
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3) = ( !\b2v_inst|u3|Y_Cont\(6) & ( \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3));

-- Location: LABCELL_X45_Y27_N30
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3) = ( \b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~17_sumout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~21_sumout\ & (\b2v_inst2|Add6~1_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3));

-- Location: M10K_X41_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3) = ( \b2v_inst|u3|Y_Cont\(5) & ( !\b2v_inst|u3|Y_Cont\(6) & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3));

-- Location: LABCELL_X45_Y27_N39
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3) = ( \b2v_inst2|Add6~5_sumout\ & ( !\b2v_inst2|Add6~21_sumout\ & ( (!\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- \b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3));

-- Location: M10K_X58_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N12
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3) = ( \b2v_inst|u3|Y_Cont\(5) & ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(9) & (\b2v_inst|u4|mwrite_DPRAM~q\ & 
-- !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3));

-- Location: LABCELL_X45_Y27_N21
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3) = ( \b2v_inst2|Add6~5_sumout\ & ( !\b2v_inst2|Add6~1_sumout\ & ( (\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- \b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3));

-- Location: M10K_X26_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3) = ( \b2v_inst|u3|Y_Cont\(5) & ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont\(9) & (\b2v_inst|u4|mwrite_DPRAM~q\ & 
-- \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3));

-- Location: LABCELL_X45_Y27_N24
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3) = ( \b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~17_sumout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~1_sumout\ & (!\b2v_inst2|Add6~21_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3));

-- Location: M10K_X69_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N42
\b2v_inst3|gi~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~1_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a200~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a232~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portbdataout\,
	combout => \b2v_inst3|gi~1_combout\);

-- Location: MLABCELL_X39_Y32_N12
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3) = ( \b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & ( \b2v_inst|u3|Y_Cont\(6) & ( (\b2v_inst|u3|Y_Cont\(7) & (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & (\b2v_inst|u3|Y_Cont\(9) & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3));

-- Location: LABCELL_X45_Y29_N39
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3) = ( \b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Add6~17_sumout\ & ( (\b2v_inst2|Add6~21_sumout\ & (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- \b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3));

-- Location: M10K_X38_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N48
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3) = ( !\b2v_inst|u3|Y_Cont\(8) & ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3));

-- Location: LABCELL_X45_Y27_N45
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3) = ( !\b2v_inst2|Add6~21_sumout\ & ( \b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- !\b2v_inst2|Add6~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3));

-- Location: M10K_X26_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N21
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3) = ( !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & ( \b2v_inst|u3|Y_Cont\(5) & ( (\b2v_inst|u3|Y_Cont\(8) & (\b2v_inst|u3|Y_Cont\(9) & (\b2v_inst|u3|Y_Cont\(6) & 
-- \b2v_inst|u4|mwrite_DPRAM~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datad => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3));

-- Location: LABCELL_X45_Y29_N21
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3) = ( !\b2v_inst2|Add6~21_sumout\ & ( \b2v_inst2|Add6~1_sumout\ & ( (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[4]~2_combout\ & (\b2v_inst2|Y[6]~1_combout\ & 
-- \b2v_inst2|Add6~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3));

-- Location: M10K_X38_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N24
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3) = ( !\b2v_inst|u3|Y_Cont\(8) & ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(8),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3));

-- Location: LABCELL_X45_Y29_N18
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3) = ( !\b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Add6~17_sumout\ & (\b2v_inst2|Y[4]~2_combout\ & (\b2v_inst2|Add6~5_sumout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3));

-- Location: M10K_X41_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N30
\b2v_inst3|gi~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~3_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a248~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a216~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\,
	combout => \b2v_inst3|gi~3_combout\);

-- Location: LABCELL_X40_Y30_N21
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3) = ( !\b2v_inst|u3|Y_Cont\(6) & ( \b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (\b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & 
-- \b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3));

-- Location: LABCELL_X45_Y29_N6
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3) = ( !\b2v_inst2|Add6~17_sumout\ & ( \b2v_inst2|Add6~5_sumout\ & ( (\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (\b2v_inst2|Add6~21_sumout\ & 
-- !\b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3));

-- Location: M10K_X41_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N6
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3) = ( !\b2v_inst|u3|Y_Cont\(6) & ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( (\b2v_inst|u3|Y_Cont\(7) & (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u4|mwrite_DPRAM~q\ & 
-- !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	datac => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3));

-- Location: LABCELL_X45_Y27_N9
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3) = ( \b2v_inst2|Add6~21_sumout\ & ( !\b2v_inst2|Add6~1_sumout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Add6~17_sumout\ & 
-- !\b2v_inst2|Y[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3));

-- Location: M10K_X41_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y30_N27
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3) = ( \b2v_inst|u3|Y_Cont\(9) & ( !\b2v_inst|u3|Y_Cont[6]~DUPLICATE_q\ & ( (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont\(5) & (\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & 
-- !\b2v_inst|u3|Y_Cont\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datab => \b2v_inst|u3|ALT_INV_Y_Cont\(5),
	datac => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(7),
	datae => \b2v_inst|u3|ALT_INV_Y_Cont\(9),
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[6]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3));

-- Location: LABCELL_X45_Y27_N6
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3) = ( \b2v_inst2|Add6~1_sumout\ & ( !\b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Add6~5_sumout\ & (\b2v_inst2|Y[6]~1_combout\ & (!\b2v_inst2|Y[4]~2_combout\ & 
-- !\b2v_inst2|Add6~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3));

-- Location: M10K_X38_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N33
\b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3) = ( \b2v_inst|u3|Y_Cont[9]~DUPLICATE_q\ & ( !\b2v_inst|u3|Y_Cont[8]~DUPLICATE_q\ & ( (!\b2v_inst|u3|Y_Cont[5]~DUPLICATE_q\ & (\b2v_inst|u4|mwrite_DPRAM~q\ & (!\b2v_inst|u3|Y_Cont\(6) 
-- & !\b2v_inst|u3|Y_Cont[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont[5]~DUPLICATE_q\,
	datab => \b2v_inst|u4|ALT_INV_mwrite_DPRAM~q\,
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(6),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont[7]~DUPLICATE_q\,
	datae => \b2v_inst|u3|ALT_INV_Y_Cont[9]~DUPLICATE_q\,
	dataf => \b2v_inst|u3|ALT_INV_Y_Cont[8]~DUPLICATE_q\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3));

-- Location: LABCELL_X45_Y27_N48
\b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3) = ( !\b2v_inst2|Add6~1_sumout\ & ( \b2v_inst2|Add6~5_sumout\ & ( (!\b2v_inst2|Add6~21_sumout\ & (!\b2v_inst2|Add6~17_sumout\ & (!\b2v_inst2|Y[4]~2_combout\ & 
-- \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	datac => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	combout => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3));

-- Location: M10K_X69_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y26_N24
\b2v_inst3|gi~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~0_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a224~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a192~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\,
	combout => \b2v_inst3|gi~0_combout\);

-- Location: LABCELL_X42_Y26_N12
\b2v_inst3|gi~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~4_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst3|gi~0_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~1_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~3_combout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst3|gi~0_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst3|gi~2_combout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst3|gi~0_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~1_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~3_combout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst3|gi~0_combout\ & ( (\b2v_inst3|gi~2_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~2_combout\,
	datab => \b2v_inst3|ALT_INV_gi~1_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst3|ALT_INV_gi~3_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst3|ALT_INV_gi~0_combout\,
	combout => \b2v_inst3|gi~4_combout\);

-- Location: LABCELL_X35_Y33_N48
\b2v_inst3|gi~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~10_combout\ = ( \b2v_inst3|gi~4_combout\ & ( (\b2v_inst3|gi~9_combout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4)) ) ) # ( !\b2v_inst3|gi~4_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & \b2v_inst3|gi~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	datac => \b2v_inst3|ALT_INV_gi~9_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~4_combout\,
	combout => \b2v_inst3|gi~10_combout\);

-- Location: FF_X35_Y33_N50
\b2v_inst3|gi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(0));

-- Location: LABCELL_X35_Y26_N18
\b2v_inst3|LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~3_combout\ = (\b2v_inst2|Add6~9_sumout\ & \b2v_inst2|Add6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~9_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~13_sumout\,
	combout => \b2v_inst3|LessThan4~3_combout\);

-- Location: LABCELL_X35_Y26_N12
\b2v_inst3|LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan9~2_combout\ = ( \b2v_inst2|Add6~17_sumout\ & ( \b2v_inst3|LessThan4~3_combout\ & ( (\b2v_inst2|Y[4]~0_combout\ & (\b2v_inst2|Add6~21_sumout\ & (\b2v_inst2|Add6~1_sumout\ & \b2v_inst2|Add6~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Y[4]~0_combout\,
	datab => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~25_sumout\,
	datae => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst3|ALT_INV_LessThan4~3_combout\,
	combout => \b2v_inst3|LessThan9~2_combout\);

-- Location: LABCELL_X36_Y26_N36
\b2v_inst3|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan9~0_combout\ = ( !\b2v_inst2|comptY\(9) & ( \b2v_inst2|Add6~29_sumout\ & ( (\b2v_inst2|Add6~33_sumout\ & ((!\b2v_inst2|IMGY_out~0_combout\ & (!\b2v_inst2|IMGY_out~1_combout\)) # (\b2v_inst2|IMGY_out~0_combout\ & 
-- ((!\b2v_inst2|IMGY_out~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~33_sumout\,
	datab => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	datac => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	datad => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datae => \b2v_inst2|ALT_INV_comptY\(9),
	dataf => \b2v_inst2|ALT_INV_Add6~29_sumout\,
	combout => \b2v_inst3|LessThan9~0_combout\);

-- Location: LABCELL_X40_Y22_N21
\b2v_inst3|gen~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~5_combout\ = ( \b2v_inst2|comptX\(4) & ( \b2v_inst2|comptX\(6) ) ) # ( !\b2v_inst2|comptX\(4) & ( (\b2v_inst2|comptX\(6) & \b2v_inst2|comptX\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst2|ALT_INV_comptX\(6),
	datad => \b2v_inst2|ALT_INV_comptX\(5),
	dataf => \b2v_inst2|ALT_INV_comptX\(4),
	combout => \b2v_inst3|gen~5_combout\);

-- Location: LABCELL_X40_Y22_N30
\b2v_inst3|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan6~0_combout\ = ( \b2v_inst2|comptX\(1) & ( \b2v_inst2|comptX\(4) & ( \b2v_inst2|comptX\(5) ) ) ) # ( !\b2v_inst2|comptX\(1) & ( \b2v_inst2|comptX\(4) & ( \b2v_inst2|comptX\(5) ) ) ) # ( \b2v_inst2|comptX\(1) & ( !\b2v_inst2|comptX\(4) & 
-- ( (\b2v_inst2|comptX\(5) & (\b2v_inst2|comptX\(3) & ((\b2v_inst2|comptX\(2)) # (\b2v_inst2|comptX\(0))))) ) ) ) # ( !\b2v_inst2|comptX\(1) & ( !\b2v_inst2|comptX\(4) & ( (\b2v_inst2|comptX\(2) & (\b2v_inst2|comptX\(5) & \b2v_inst2|comptX\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(0),
	datab => \b2v_inst2|ALT_INV_comptX\(2),
	datac => \b2v_inst2|ALT_INV_comptX\(5),
	datad => \b2v_inst2|ALT_INV_comptX\(3),
	datae => \b2v_inst2|ALT_INV_comptX\(1),
	dataf => \b2v_inst2|ALT_INV_comptX\(4),
	combout => \b2v_inst3|LessThan6~0_combout\);

-- Location: LABCELL_X40_Y22_N48
\b2v_inst3|gen~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~6_combout\ = ( \b2v_inst2|LessThan4~0_combout\ & ( \b2v_inst3|LessThan6~0_combout\ & ( (\b2v_inst2|comptX\(7) & !\b2v_inst2|comptX\(9)) ) ) ) # ( !\b2v_inst2|LessThan4~0_combout\ & ( \b2v_inst3|LessThan6~0_combout\ & ( 
-- (\b2v_inst2|comptX\(7) & (\b2v_inst2|comptX\(8) & !\b2v_inst2|comptX\(9))) ) ) ) # ( \b2v_inst2|LessThan4~0_combout\ & ( !\b2v_inst3|LessThan6~0_combout\ & ( (\b2v_inst2|comptX\(7) & (!\b2v_inst2|comptX\(9) & \b2v_inst2|comptX\(6))) ) ) ) # ( 
-- !\b2v_inst2|LessThan4~0_combout\ & ( !\b2v_inst3|LessThan6~0_combout\ & ( (\b2v_inst2|comptX\(7) & (\b2v_inst2|comptX\(8) & (!\b2v_inst2|comptX\(9) & \b2v_inst2|comptX\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000101000000010000000100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(7),
	datab => \b2v_inst2|ALT_INV_comptX\(8),
	datac => \b2v_inst2|ALT_INV_comptX\(9),
	datad => \b2v_inst2|ALT_INV_comptX\(6),
	datae => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	dataf => \b2v_inst3|ALT_INV_LessThan6~0_combout\,
	combout => \b2v_inst3|gen~6_combout\);

-- Location: LABCELL_X40_Y22_N24
\b2v_inst3|gen~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~4_combout\ = ( \b2v_inst2|comptX\(2) & ( (!\b2v_inst2|comptX\(1) & (!\b2v_inst2|comptX\(5) & !\b2v_inst2|comptX\(0))) ) ) # ( !\b2v_inst2|comptX\(2) & ( !\b2v_inst2|comptX\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(1),
	datac => \b2v_inst2|ALT_INV_comptX\(5),
	datad => \b2v_inst2|ALT_INV_comptX\(0),
	dataf => \b2v_inst2|ALT_INV_comptX\(2),
	combout => \b2v_inst3|gen~4_combout\);

-- Location: LABCELL_X40_Y22_N42
\b2v_inst3|gen~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~7_combout\ = ( \b2v_inst2|X[8]~0_combout\ & ( \b2v_inst3|gen~4_combout\ & ( (!\b2v_inst3|gen~6_combout\ & (((\b2v_inst3|gen~5_combout\ & \b2v_inst2|X[3]~2_combout\)) # (\b2v_inst2|comptX\(7)))) ) ) ) # ( !\b2v_inst2|X[8]~0_combout\ & ( 
-- \b2v_inst3|gen~4_combout\ & ( !\b2v_inst3|gen~6_combout\ ) ) ) # ( \b2v_inst2|X[8]~0_combout\ & ( !\b2v_inst3|gen~4_combout\ & ( (!\b2v_inst3|gen~6_combout\ & ((\b2v_inst2|comptX\(7)) # (\b2v_inst3|gen~5_combout\))) ) ) ) # ( !\b2v_inst2|X[8]~0_combout\ & 
-- ( !\b2v_inst3|gen~4_combout\ & ( !\b2v_inst3|gen~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100001111000011110000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~5_combout\,
	datab => \b2v_inst2|ALT_INV_X[3]~2_combout\,
	datac => \b2v_inst3|ALT_INV_gen~6_combout\,
	datad => \b2v_inst2|ALT_INV_comptX\(7),
	datae => \b2v_inst2|ALT_INV_X[8]~0_combout\,
	dataf => \b2v_inst3|ALT_INV_gen~4_combout\,
	combout => \b2v_inst3|gen~7_combout\);

-- Location: LABCELL_X35_Y29_N48
\b2v_inst3|gen~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~8_combout\ = ( \b2v_inst3|LessThan9~0_combout\ & ( !\b2v_inst3|gen~7_combout\ & ( (\b2v_inst2|Y[6]~1_combout\ & (!\SW[1]~input_o\ & ((\b2v_inst2|Add6~5_sumout\) # (\b2v_inst3|LessThan9~2_combout\)))) ) ) ) # ( 
-- !\b2v_inst3|LessThan9~0_combout\ & ( !\b2v_inst3|gen~7_combout\ & ( (\b2v_inst2|Y[6]~1_combout\ & (\b2v_inst2|Add6~5_sumout\ & !\SW[1]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datab => \b2v_inst3|ALT_INV_LessThan9~2_combout\,
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \b2v_inst3|ALT_INV_LessThan9~0_combout\,
	dataf => \b2v_inst3|ALT_INV_gen~7_combout\,
	combout => \b2v_inst3|gen~8_combout\);

-- Location: MLABCELL_X39_Y22_N30
\b2v_inst3|gen~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~3_combout\ = ( \b2v_inst2|comptX\(9) & ( \b2v_inst2|comptX\(6) & ( !\b2v_inst2|comptX\(8) ) ) ) # ( !\b2v_inst2|comptX\(9) & ( \b2v_inst2|comptX\(6) & ( \b2v_inst2|comptX\(7) ) ) ) # ( \b2v_inst2|comptX\(9) & ( !\b2v_inst2|comptX\(6) & ( 
-- !\b2v_inst2|comptX\(8) ) ) ) # ( !\b2v_inst2|comptX\(9) & ( !\b2v_inst2|comptX\(6) & ( (\b2v_inst2|comptX\(7) & (((!\b2v_inst2|comptX\(8) & !\b2v_inst2|LessThan4~0_combout\)) # (\b2v_inst3|LessThan6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001111101010101010101000000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(8),
	datab => \b2v_inst2|ALT_INV_LessThan4~0_combout\,
	datac => \b2v_inst3|ALT_INV_LessThan6~0_combout\,
	datad => \b2v_inst2|ALT_INV_comptX\(7),
	datae => \b2v_inst2|ALT_INV_comptX\(9),
	dataf => \b2v_inst2|ALT_INV_comptX\(6),
	combout => \b2v_inst3|gen~3_combout\);

-- Location: LABCELL_X36_Y13_N15
\b2v_inst3|gen~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~2_combout\ = ( \b2v_inst2|Y[6]~1_combout\ & ( !\SW[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	combout => \b2v_inst3|gen~2_combout\);

-- Location: MLABCELL_X39_Y22_N36
\b2v_inst3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan0~0_combout\ = ( \b2v_inst2|comptX\(5) & ( (\b2v_inst2|comptX\(1) & (\b2v_inst2|comptX\(0) & (\b2v_inst2|comptX\(6) & \b2v_inst2|comptX\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_comptX\(1),
	datab => \b2v_inst2|ALT_INV_comptX\(0),
	datac => \b2v_inst2|ALT_INV_comptX\(6),
	datad => \b2v_inst2|ALT_INV_comptX\(7),
	dataf => \b2v_inst2|ALT_INV_comptX\(5),
	combout => \b2v_inst3|LessThan0~0_combout\);

-- Location: LABCELL_X35_Y29_N18
\b2v_inst3|gen~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~1_combout\ = ( \b2v_inst2|X[2]~1_combout\ & ( !\b2v_inst2|X[8]~0_combout\ & ( (!\b2v_inst2|X[3]~2_combout\) # ((!\b2v_inst2|X[4]~3_combout\) # (!\b2v_inst3|LessThan0~0_combout\)) ) ) ) # ( !\b2v_inst2|X[2]~1_combout\ & ( 
-- !\b2v_inst2|X[8]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_X[3]~2_combout\,
	datab => \b2v_inst2|ALT_INV_X[4]~3_combout\,
	datac => \b2v_inst3|ALT_INV_LessThan0~0_combout\,
	datae => \b2v_inst2|ALT_INV_X[2]~1_combout\,
	dataf => \b2v_inst2|ALT_INV_X[8]~0_combout\,
	combout => \b2v_inst3|gen~1_combout\);

-- Location: LABCELL_X35_Y26_N21
\b2v_inst3|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~2_combout\ = (\b2v_inst2|Add6~9_sumout\ & (\b2v_inst2|Add6~13_sumout\ & \b2v_inst2|Add6~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~9_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~13_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	combout => \b2v_inst3|LessThan4~2_combout\);

-- Location: LABCELL_X35_Y29_N24
\b2v_inst3|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan9~1_combout\ = ( \b2v_inst3|LessThan9~0_combout\ & ( \b2v_inst2|Y[4]~2_combout\ & ( (!\b2v_inst2|Add6~5_sumout\ & ((!\b2v_inst2|Add6~1_sumout\) # ((!\b2v_inst2|Add6~21_sumout\) # (!\b2v_inst3|LessThan4~2_combout\)))) ) ) ) # ( 
-- !\b2v_inst3|LessThan9~0_combout\ & ( \b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~5_sumout\ ) ) ) # ( \b2v_inst3|LessThan9~0_combout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~5_sumout\ ) ) ) # ( !\b2v_inst3|LessThan9~0_combout\ & ( 
-- !\b2v_inst2|Y[4]~2_combout\ & ( !\b2v_inst2|Add6~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datad => \b2v_inst3|ALT_INV_LessThan4~2_combout\,
	datae => \b2v_inst3|ALT_INV_LessThan9~0_combout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst3|LessThan9~1_combout\);

-- Location: LABCELL_X35_Y29_N45
\b2v_inst3|nbi[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|nbi[1]~0_combout\ = ( \b2v_inst3|gen~0_combout\ & ( \b2v_inst3|LessThan9~1_combout\ & ( !\b2v_inst3|gen~1_combout\ ) ) ) # ( \b2v_inst3|gen~0_combout\ & ( !\b2v_inst3|LessThan9~1_combout\ & ( !\b2v_inst3|gen~1_combout\ ) ) ) # ( 
-- !\b2v_inst3|gen~0_combout\ & ( !\b2v_inst3|LessThan9~1_combout\ & ( (!\b2v_inst3|gen~3_combout\ & (\b2v_inst3|gen~2_combout\ & \b2v_inst3|state~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~3_combout\,
	datab => \b2v_inst3|ALT_INV_gen~2_combout\,
	datac => \b2v_inst3|ALT_INV_state~q\,
	datad => \b2v_inst3|ALT_INV_gen~1_combout\,
	datae => \b2v_inst3|ALT_INV_gen~0_combout\,
	dataf => \b2v_inst3|ALT_INV_LessThan9~1_combout\,
	combout => \b2v_inst3|nbi[1]~0_combout\);

-- Location: MLABCELL_X34_Y33_N42
\b2v_inst3|b_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~0_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|nbi[1]~0_combout\ & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst2|IMG~0_combout\ & !\b2v_inst3|gi\(0)))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|nbi[1]~0_combout\ & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst2|IMG~0_combout\ & !\b2v_inst3|gi\(0)))) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|nbi[1]~0_combout\ & ( (\b2v_inst3|gen~0_combout\ & 
-- (\b2v_inst3|state~q\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|gi\(0)))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|nbi[1]~0_combout\ & ( (\b2v_inst3|state~q\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|gi\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~0_combout\,
	datab => \b2v_inst3|ALT_INV_state~q\,
	datac => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datad => \b2v_inst3|ALT_INV_gi\(0),
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	combout => \b2v_inst3|b_out~0_combout\);

-- Location: FF_X34_Y33_N43
\b2v_inst3|b_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(0));

-- Location: LABCELL_X40_Y31_N12
\b2v_inst|u4|mDATAd_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_0[6]~feeder_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(18),
	combout => \b2v_inst|u4|mDATAd_0[6]~feeder_combout\);

-- Location: FF_X40_Y31_N13
\b2v_inst|u4|mDATAd_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|mDATAd_0[6]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(6));

-- Location: LABCELL_X40_Y31_N42
\b2v_inst|u4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~37_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6) ) ) # ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6) & ( !\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\) ) ) ) # ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(18) & ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6) & ( !\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100001111111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datad => \b2v_inst|u3|ALT_INV_X_Cont[0]~DUPLICATE_q\,
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(18),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(6),
	combout => \b2v_inst|u4|Add0~37_combout\);

-- Location: FF_X39_Y31_N46
\b2v_inst|u4|mDATAd_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(6),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(6));

-- Location: MLABCELL_X39_Y31_N18
\b2v_inst|u4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~5_sumout\ = SUM(( \b2v_inst|u4|Add0~37_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(6))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(6))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6)))))) ) + ( \b2v_inst|u4|Add0~2\ ))
-- \b2v_inst|u4|Add0~6\ = CARRY(( \b2v_inst|u4|Add0~37_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(6))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(6))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(6)))))) ) + ( \b2v_inst|u4|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(6),
	datad => \b2v_inst|u4|ALT_INV_Add0~37_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(6),
	cin => \b2v_inst|u4|Add0~2\,
	sumout => \b2v_inst|u4|Add0~5_sumout\,
	cout => \b2v_inst|u4|Add0~6\);

-- Location: FF_X39_Y31_N20
\b2v_inst|u4|mCCD_G[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~5_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(6));

-- Location: M10K_X26_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N18
\b2v_inst3|gi~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~14_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a217~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a249~portbdataout\ & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portbdataout\,
	combout => \b2v_inst3|gi~14_combout\);

-- Location: M10K_X49_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N48
\b2v_inst3|gi~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~11_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a193~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a225~portbdataout\))) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \b2v_inst3|gi~11_combout\);

-- Location: M10K_X69_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N12
\b2v_inst3|gi~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~13_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a209~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a241~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\,
	combout => \b2v_inst3|gi~13_combout\);

-- Location: M10K_X38_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N30
\b2v_inst3|gi~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~12_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a201~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a233~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\,
	combout => \b2v_inst3|gi~12_combout\);

-- Location: LABCELL_X37_Y27_N36
\b2v_inst3|gi~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~15_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst3|gi~12_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~13_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~14_combout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst3|gi~12_combout\ & ( (\b2v_inst3|gi~11_combout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( !\b2v_inst3|gi~12_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) 
-- & ((\b2v_inst3|gi~13_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~14_combout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( !\b2v_inst3|gi~12_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst3|gi~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~14_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst3|ALT_INV_gi~11_combout\,
	datad => \b2v_inst3|ALT_INV_gi~13_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \b2v_inst3|ALT_INV_gi~12_combout\,
	combout => \b2v_inst3|gi~15_combout\);

-- Location: M10K_X38_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N0
\b2v_inst3|gi~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~17_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\,
	combout => \b2v_inst3|gi~17_combout\);

-- Location: M10K_X58_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N18
\b2v_inst3|gi~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~18_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	combout => \b2v_inst3|gi~18_combout\);

-- Location: M10K_X58_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N12
\b2v_inst3|gi~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~19_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	combout => \b2v_inst3|gi~19_combout\);

-- Location: M10K_X26_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N6
\b2v_inst3|gi~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~16_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	combout => \b2v_inst3|gi~16_combout\);

-- Location: LABCELL_X42_Y25_N30
\b2v_inst3|gi~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~20_combout\ = ( \b2v_inst3|gi~16_combout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # (\b2v_inst3|gi~17_combout\) ) ) ) # ( 
-- !\b2v_inst3|gi~16_combout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (\b2v_inst3|gi~17_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( \b2v_inst3|gi~16_combout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~18_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst3|gi~19_combout\))) ) ) ) # ( !\b2v_inst3|gi~16_combout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~18_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~17_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst3|ALT_INV_gi~18_combout\,
	datad => \b2v_inst3|ALT_INV_gi~19_combout\,
	datae => \b2v_inst3|ALT_INV_gi~16_combout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \b2v_inst3|gi~20_combout\);

-- Location: LABCELL_X35_Y33_N54
\b2v_inst3|gi~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~21_combout\ = ( \b2v_inst3|gi~20_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4)) # (\b2v_inst3|gi~15_combout\) ) ) # ( !\b2v_inst3|gi~20_combout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & \b2v_inst3|gi~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	datac => \b2v_inst3|ALT_INV_gi~15_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~20_combout\,
	combout => \b2v_inst3|gi~21_combout\);

-- Location: FF_X35_Y33_N56
\b2v_inst3|gi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~21_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(1));

-- Location: MLABCELL_X34_Y33_N15
\b2v_inst3|b_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~1_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|state~q\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|gen~0_combout\ & (!\b2v_inst3|nbi[1]~0_combout\ $ (!\b2v_inst3|gi\(1))))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|state~q\ & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|gi\(1))) # (\b2v_inst3|nbi[1]~0_combout\ & (!\b2v_inst3|gi\(1) & \b2v_inst3|gen~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000101000000000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datac => \b2v_inst3|ALT_INV_gi\(1),
	datad => \b2v_inst3|ALT_INV_gen~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_state~q\,
	combout => \b2v_inst3|b_out~1_combout\);

-- Location: FF_X34_Y33_N16
\b2v_inst3|b_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(1));

-- Location: IOIBUF_X78_Y0_N18
\CCD_DATA[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(8),
	o => \CCD_DATA[8]~input_o\);

-- Location: LABCELL_X57_Y17_N48
\b2v_inst|rCCD_DATA[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[8]~feeder_combout\ = ( \CCD_DATA[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[8]~input_o\,
	combout => \b2v_inst|rCCD_DATA[8]~feeder_combout\);

-- Location: FF_X57_Y17_N50
\b2v_inst|rCCD_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(8));

-- Location: FF_X39_Y29_N59
\b2v_inst|u3|mCCD_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(8),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(8));

-- Location: IOIBUF_X88_Y0_N36
\CCD_DATA[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CCD_DATA(9),
	o => \CCD_DATA[9]~input_o\);

-- Location: LABCELL_X55_Y4_N12
\b2v_inst|rCCD_DATA[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|rCCD_DATA[9]~feeder_combout\ = ( \CCD_DATA[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_CCD_DATA[9]~input_o\,
	combout => \b2v_inst|rCCD_DATA[9]~feeder_combout\);

-- Location: FF_X55_Y4_N13
\b2v_inst|rCCD_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|rCCD_DATA[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|rCCD_DATA\(9));

-- Location: FF_X39_Y29_N38
\b2v_inst|u3|mCCD_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|rCCD_DATA\(9),
	clrn => \b2v_inst|u2|oRST_2~q\,
	sclr => \b2v_inst|ALT_INV_rCCD_LVAL~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u3|mCCD_DATA\(9));

-- Location: M10K_X38_Y29_N0
\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 1278,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 1278,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CCD_PIXCLK~inputCLKENA0_outclk\,
	ena0 => \b2v_inst|u3|oDVAL~combout\,
	portadatain => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTADATAIN_bus\,
	portaaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y31_N22
\b2v_inst|u4|mDATAd_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(7));

-- Location: LABCELL_X40_Y31_N6
\b2v_inst|u4|Add0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~38_combout\ = ( \b2v_inst|u3|X_Cont\(0) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7)) # (\b2v_inst|u3|Y_Cont\(0)) ) ) ) # 
-- ( !\b2v_inst|u3|X_Cont\(0) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19) & ( (!\b2v_inst|u3|Y_Cont\(0)) # (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7)) ) ) ) # ( \b2v_inst|u3|X_Cont\(0) & ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19) & ( (!\b2v_inst|u3|Y_Cont\(0) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7)) ) ) ) # ( !\b2v_inst|u3|X_Cont\(0) & ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(19) & ( (\b2v_inst|u3|Y_Cont\(0) & \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100000101010101111101011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(7),
	datae => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(19),
	combout => \b2v_inst|u4|Add0~38_combout\);

-- Location: FF_X40_Y31_N37
\b2v_inst|u4|mDATAd_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(7),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(7));

-- Location: MLABCELL_X39_Y31_N21
\b2v_inst|u4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~9_sumout\ = SUM(( \b2v_inst|u4|Add0~38_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(7)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(7))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(7))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(7)))))) ) + ( \b2v_inst|u4|Add0~6\ ))
-- \b2v_inst|u4|Add0~10\ = CARRY(( \b2v_inst|u4|Add0~38_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(7)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(7))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(7))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(7)))))) ) + ( \b2v_inst|u4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(7),
	datad => \b2v_inst|u4|ALT_INV_Add0~38_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(7),
	cin => \b2v_inst|u4|Add0~6\,
	sumout => \b2v_inst|u4|Add0~9_sumout\,
	cout => \b2v_inst|u4|Add0~10\);

-- Location: FF_X39_Y31_N23
\b2v_inst|u4|mCCD_G[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~9_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(7));

-- Location: M10K_X38_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N48
\b2v_inst3|gi~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~24_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a242~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a210~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portbdataout\,
	combout => \b2v_inst3|gi~24_combout\);

-- Location: M10K_X38_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N18
\b2v_inst3|gi~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~25_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a218~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a250~portbdataout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portbdataout\,
	combout => \b2v_inst3|gi~25_combout\);

-- Location: M10K_X14_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N0
\b2v_inst3|gi~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~22_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a226~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a194~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\,
	combout => \b2v_inst3|gi~22_combout\);

-- Location: M10K_X38_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N42
\b2v_inst3|gi~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~23_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) 
-- # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a234~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a202~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\,
	combout => \b2v_inst3|gi~23_combout\);

-- Location: LABCELL_X40_Y33_N24
\b2v_inst3|gi~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~26_combout\ = ( \b2v_inst3|gi~22_combout\ & ( \b2v_inst3|gi~23_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst3|gi~24_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~25_combout\)))) ) ) ) # ( !\b2v_inst3|gi~22_combout\ & ( \b2v_inst3|gi~23_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~24_combout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst3|gi~25_combout\)))) ) ) ) # ( \b2v_inst3|gi~22_combout\ & ( !\b2v_inst3|gi~23_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # (\b2v_inst3|gi~24_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst3|gi~25_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) ) ) ) # ( !\b2v_inst3|gi~22_combout\ & ( !\b2v_inst3|gi~23_combout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~24_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~24_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst3|ALT_INV_gi~25_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \b2v_inst3|ALT_INV_gi~22_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~23_combout\,
	combout => \b2v_inst3|gi~26_combout\);

-- Location: M10K_X26_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N54
\b2v_inst3|gi~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~29_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \b2v_inst3|gi~29_combout\);

-- Location: M10K_X41_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N12
\b2v_inst3|gi~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~30_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	combout => \b2v_inst3|gi~30_combout\);

-- Location: M10K_X41_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N36
\b2v_inst3|gi~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~28_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) 
-- # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\,
	combout => \b2v_inst3|gi~28_combout\);

-- Location: M10K_X49_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y33_N30
\b2v_inst3|gi~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~27_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	combout => \b2v_inst3|gi~27_combout\);

-- Location: LABCELL_X40_Y33_N6
\b2v_inst3|gi~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~31_combout\ = ( \b2v_inst3|gi~28_combout\ & ( \b2v_inst3|gi~27_combout\ & ( ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~29_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~30_combout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst3|gi~28_combout\ & ( \b2v_inst3|gi~27_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~29_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst3|gi~30_combout\))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( \b2v_inst3|gi~28_combout\ & ( !\b2v_inst3|gi~27_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~29_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst3|gi~30_combout\))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\b2v_inst3|gi~28_combout\ & ( !\b2v_inst3|gi~27_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~29_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst3|gi~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~29_combout\,
	datab => \b2v_inst3|ALT_INV_gi~30_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst3|ALT_INV_gi~28_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~27_combout\,
	combout => \b2v_inst3|gi~31_combout\);

-- Location: LABCELL_X35_Y33_N24
\b2v_inst3|gi~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~32_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~31_combout\ & ( \b2v_inst3|gi~26_combout\ ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( 
-- \b2v_inst3|gi~31_combout\ ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( !\b2v_inst3|gi~31_combout\ & ( \b2v_inst3|gi~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst3|ALT_INV_gi~26_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	dataf => \b2v_inst3|ALT_INV_gi~31_combout\,
	combout => \b2v_inst3|gi~32_combout\);

-- Location: FF_X35_Y33_N26
\b2v_inst3|gi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~32_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(2));

-- Location: MLABCELL_X34_Y33_N30
\b2v_inst3|b_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~2_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(2) & ( (\b2v_inst3|gen~0_combout\ & (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(2) & ( (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(2) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & 
-- (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(2) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~0_combout\,
	datab => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datac => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datad => \b2v_inst3|ALT_INV_state~q\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(2),
	combout => \b2v_inst3|b_out~2_combout\);

-- Location: FF_X34_Y33_N31
\b2v_inst3|b_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(2));

-- Location: FF_X40_Y31_N32
\b2v_inst|u4|mDATAd_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(8));

-- Location: LABCELL_X40_Y31_N57
\b2v_inst|u4|Add0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~39_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20) ) ) # ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20) & ( !\b2v_inst|u3|X_Cont\(0) $ (\b2v_inst|u3|Y_Cont\(0)) ) ) ) # ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8) & ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(20) & ( !\b2v_inst|u3|X_Cont\(0) $ (!\b2v_inst|u3|Y_Cont\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101010101010010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(8),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(20),
	combout => \b2v_inst|u4|Add0~39_combout\);

-- Location: FF_X40_Y31_N47
\b2v_inst|u4|mDATAd_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(8),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(8));

-- Location: MLABCELL_X39_Y31_N24
\b2v_inst|u4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~13_sumout\ = SUM(( \b2v_inst|u4|Add0~39_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(8)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(8))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(8))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(8)))))) ) + ( \b2v_inst|u4|Add0~10\ ))
-- \b2v_inst|u4|Add0~14\ = CARRY(( \b2v_inst|u4|Add0~39_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(8)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(8))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(8))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(8)))))) ) + ( \b2v_inst|u4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(8),
	datad => \b2v_inst|u4|ALT_INV_Add0~39_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(8),
	cin => \b2v_inst|u4|Add0~10\,
	sumout => \b2v_inst|u4|Add0~13_sumout\,
	cout => \b2v_inst|u4|Add0~14\);

-- Location: FF_X39_Y31_N26
\b2v_inst|u4|mCCD_G[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~13_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(8));

-- Location: M10K_X41_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y54_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N54
\b2v_inst3|gi~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~40_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	combout => \b2v_inst3|gi~40_combout\);

-- Location: M10K_X26_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N12
\b2v_inst3|gi~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~41_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	combout => \b2v_inst3|gi~41_combout\);

-- Location: M10K_X38_Y9_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N48
\b2v_inst3|gi~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~39_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\,
	combout => \b2v_inst3|gi~39_combout\);

-- Location: M10K_X14_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N6
\b2v_inst3|gi~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~38_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ ) ) 
-- ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \b2v_inst3|gi~38_combout\);

-- Location: LABCELL_X35_Y32_N42
\b2v_inst3|gi~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~42_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~38_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # (\b2v_inst3|gi~39_combout\) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~38_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~40_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~41_combout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst3|gi~38_combout\ & ( (\b2v_inst3|gi~39_combout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst3|gi~38_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) 
-- & (\b2v_inst3|gi~40_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~41_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~40_combout\,
	datab => \b2v_inst3|ALT_INV_gi~41_combout\,
	datac => \b2v_inst3|ALT_INV_gi~39_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst3|ALT_INV_gi~38_combout\,
	combout => \b2v_inst3|gi~42_combout\);

-- Location: M10K_X38_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N18
\b2v_inst3|gi~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~36_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a219~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a251~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\,
	combout => \b2v_inst3|gi~36_combout\);

-- Location: M10K_X41_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N30
\b2v_inst3|gi~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~34_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a203~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a235~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\,
	combout => \b2v_inst3|gi~34_combout\);

-- Location: M10K_X41_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N0
\b2v_inst3|gi~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~33_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a227~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a195~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \b2v_inst3|gi~33_combout\);

-- Location: M10K_X26_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y53_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y32_N24
\b2v_inst3|gi~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~35_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a211~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a243~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portbdataout\,
	combout => \b2v_inst3|gi~35_combout\);

-- Location: LABCELL_X35_Y32_N36
\b2v_inst3|gi~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~37_combout\ = ( \b2v_inst3|gi~33_combout\ & ( \b2v_inst3|gi~35_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst3|gi~34_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~36_combout\))) ) ) ) # ( !\b2v_inst3|gi~33_combout\ & ( \b2v_inst3|gi~35_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst3|gi~34_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst3|gi~36_combout\))) ) ) ) # ( \b2v_inst3|gi~33_combout\ & ( !\b2v_inst3|gi~35_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # (\b2v_inst3|gi~34_combout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~36_combout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( !\b2v_inst3|gi~33_combout\ & ( !\b2v_inst3|gi~35_combout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~34_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~36_combout\,
	datab => \b2v_inst3|ALT_INV_gi~34_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst3|ALT_INV_gi~33_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~35_combout\,
	combout => \b2v_inst3|gi~37_combout\);

-- Location: LABCELL_X35_Y33_N42
\b2v_inst3|gi~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~43_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~37_combout\ ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~37_combout\ & ( 
-- \b2v_inst3|gi~42_combout\ ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( !\b2v_inst3|gi~37_combout\ & ( \b2v_inst3|gi~42_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|ALT_INV_gi~42_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	dataf => \b2v_inst3|ALT_INV_gi~37_combout\,
	combout => \b2v_inst3|gi~43_combout\);

-- Location: FF_X35_Y33_N44
\b2v_inst3|gi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~43_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(3));

-- Location: MLABCELL_X34_Y33_N33
\b2v_inst3|b_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~3_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(3) & ( (\b2v_inst3|gen~0_combout\ & (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(3) & ( (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(3) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & 
-- \b2v_inst2|IMG~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(3) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~0_combout\,
	datab => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datac => \b2v_inst3|ALT_INV_state~q\,
	datad => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(3),
	combout => \b2v_inst3|b_out~3_combout\);

-- Location: FF_X34_Y33_N35
\b2v_inst3|b_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(3));

-- Location: FF_X40_Y31_N28
\b2v_inst|u4|mDATAd_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(21),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(9));

-- Location: LABCELL_X40_Y31_N48
\b2v_inst|u4|Add0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~40_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9) & ( (!\b2v_inst|u3|Y_Cont\(0) $ (!\b2v_inst|u3|X_Cont\(0))) # (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(21)) ) ) # 
-- ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9) & ( (\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(21) & (!\b2v_inst|u3|Y_Cont\(0) $ (\b2v_inst|u3|X_Cont\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010101011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datac => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(21),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(9),
	combout => \b2v_inst|u4|Add0~40_combout\);

-- Location: FF_X40_Y31_N52
\b2v_inst|u4|mDATAd_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(9),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(9));

-- Location: MLABCELL_X39_Y31_N27
\b2v_inst|u4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~17_sumout\ = SUM(( \b2v_inst|u4|Add0~40_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(9)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(9))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(9))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(9)))))) ) + ( \b2v_inst|u4|Add0~14\ ))
-- \b2v_inst|u4|Add0~18\ = CARRY(( \b2v_inst|u4|Add0~40_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(9)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(9))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(9))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(9)))))) ) + ( \b2v_inst|u4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(9),
	datad => \b2v_inst|u4|ALT_INV_Add0~40_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(9),
	cin => \b2v_inst|u4|Add0~14\,
	sumout => \b2v_inst|u4|Add0~17_sumout\,
	cout => \b2v_inst|u4|Add0~18\);

-- Location: FF_X39_Y31_N29
\b2v_inst|u4|mCCD_G[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~17_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(9));

-- Location: M10K_X76_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y29_N24
\b2v_inst3|gi~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~46_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a212~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a244~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\,
	combout => \b2v_inst3|gi~46_combout\);

-- Location: M10K_X38_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y25_N15
\b2v_inst3|gi~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~44_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a196~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a228~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portbdataout\,
	combout => \b2v_inst3|gi~44_combout\);

-- Location: M10K_X26_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N30
\b2v_inst3|gi~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~47_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a220~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a252~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\,
	combout => \b2v_inst3|gi~47_combout\);

-- Location: M10K_X38_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N24
\b2v_inst3|gi~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~45_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a204~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a236~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\,
	combout => \b2v_inst3|gi~45_combout\);

-- Location: LABCELL_X46_Y31_N36
\b2v_inst3|gi~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~48_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst3|gi~45_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst3|gi~47_combout\) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst3|gi~45_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~44_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~46_combout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst3|gi~45_combout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst3|gi~47_combout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst3|gi~45_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~44_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~46_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst3|ALT_INV_gi~46_combout\,
	datac => \b2v_inst3|ALT_INV_gi~44_combout\,
	datad => \b2v_inst3|ALT_INV_gi~47_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst3|ALT_INV_gi~45_combout\,
	combout => \b2v_inst3|gi~48_combout\);

-- Location: M10K_X58_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N48
\b2v_inst3|gi~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~50_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\,
	combout => \b2v_inst3|gi~50_combout\);

-- Location: M10K_X26_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N12
\b2v_inst3|gi~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~52_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	combout => \b2v_inst3|gi~52_combout\);

-- Location: M10K_X49_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y47_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N18
\b2v_inst3|gi~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~51_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \b2v_inst3|gi~51_combout\);

-- Location: M10K_X38_Y49_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y43_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y31_N42
\b2v_inst3|gi~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~49_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	combout => \b2v_inst3|gi~49_combout\);

-- Location: LABCELL_X46_Y31_N54
\b2v_inst3|gi~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~53_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst3|gi~50_combout\ ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst3|gi~52_combout\ ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( \b2v_inst3|gi~49_combout\ ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ( \b2v_inst3|gi~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~50_combout\,
	datab => \b2v_inst3|ALT_INV_gi~52_combout\,
	datac => \b2v_inst3|ALT_INV_gi~51_combout\,
	datad => \b2v_inst3|ALT_INV_gi~49_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \b2v_inst3|gi~53_combout\);

-- Location: LABCELL_X35_Y33_N0
\b2v_inst3|gi~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~54_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~48_combout\ ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~53_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst3|ALT_INV_gi~48_combout\,
	datac => \b2v_inst3|ALT_INV_gi~53_combout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	combout => \b2v_inst3|gi~54_combout\);

-- Location: FF_X35_Y33_N2
\b2v_inst3|gi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~54_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(4));

-- Location: MLABCELL_X34_Y33_N0
\b2v_inst3|b_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~4_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(4) & ( (\b2v_inst3|gen~0_combout\ & (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(4) & ( (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(4) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & 
-- (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(4) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~0_combout\,
	datab => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datac => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datad => \b2v_inst3|ALT_INV_state~q\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(4),
	combout => \b2v_inst3|b_out~4_combout\);

-- Location: FF_X34_Y33_N1
\b2v_inst3|b_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(4));

-- Location: FF_X40_Y31_N7
\b2v_inst|u4|mDATAd_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(10));

-- Location: LABCELL_X40_Y31_N21
\b2v_inst|u4|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~41_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22) ) ) # ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22) & ( !\b2v_inst|u3|X_Cont\(0) $ (\b2v_inst|u3|Y_Cont\(0)) ) ) ) # ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10) & ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(22) & ( !\b2v_inst|u3|X_Cont\(0) $ (!\b2v_inst|u3|Y_Cont\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101010101010010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(10),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(22),
	combout => \b2v_inst|u4|Add0~41_combout\);

-- Location: FF_X40_Y31_N56
\b2v_inst|u4|mDATAd_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(10),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(10));

-- Location: MLABCELL_X39_Y31_N30
\b2v_inst|u4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~21_sumout\ = SUM(( \b2v_inst|u4|Add0~41_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(10))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(10))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10)))))) ) + ( \b2v_inst|u4|Add0~18\ ))
-- \b2v_inst|u4|Add0~22\ = CARRY(( \b2v_inst|u4|Add0~41_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(10))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(10))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(10)))))) ) + ( \b2v_inst|u4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(10),
	datad => \b2v_inst|u4|ALT_INV_Add0~41_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(10),
	cin => \b2v_inst|u4|Add0~18\,
	sumout => \b2v_inst|u4|Add0~21_sumout\,
	cout => \b2v_inst|u4|Add0~22\);

-- Location: FF_X39_Y31_N32
\b2v_inst|u4|mCCD_G[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~21_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(10));

-- Location: M10K_X38_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N24
\b2v_inst3|gi~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~63_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	combout => \b2v_inst3|gi~63_combout\);

-- Location: M10K_X26_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N6
\b2v_inst3|gi~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~60_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	combout => \b2v_inst3|gi~60_combout\);

-- Location: M10K_X69_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N48
\b2v_inst3|gi~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~61_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\,
	combout => \b2v_inst3|gi~61_combout\);

-- Location: M10K_X5_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N30
\b2v_inst3|gi~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~62_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \b2v_inst3|gi~62_combout\);

-- Location: LABCELL_X40_Y25_N42
\b2v_inst3|gi~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~64_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~62_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~60_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~61_combout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst3|gi~62_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # (\b2v_inst3|gi~63_combout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst3|gi~62_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~60_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~61_combout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst3|gi~62_combout\ & ( (\b2v_inst3|gi~63_combout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~63_combout\,
	datab => \b2v_inst3|ALT_INV_gi~60_combout\,
	datac => \b2v_inst3|ALT_INV_gi~61_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst3|ALT_INV_gi~62_combout\,
	combout => \b2v_inst3|gi~64_combout\);

-- Location: M10K_X58_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N0
\b2v_inst3|gi~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~55_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a197~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a229~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portbdataout\,
	combout => \b2v_inst3|gi~55_combout\);

-- Location: M10K_X49_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N12
\b2v_inst3|gi~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~57_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a245~portbdataout\)) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a213~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \b2v_inst3|gi~57_combout\);

-- Location: M10K_X38_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N54
\b2v_inst3|gi~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~56_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a205~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a237~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\,
	combout => \b2v_inst3|gi~56_combout\);

-- Location: M10K_X41_Y28_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y39_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y25_N18
\b2v_inst3|gi~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~58_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) 
-- # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a253~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a221~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portbdataout\,
	combout => \b2v_inst3|gi~58_combout\);

-- Location: LABCELL_X40_Y25_N36
\b2v_inst3|gi~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~59_combout\ = ( \b2v_inst3|gi~56_combout\ & ( \b2v_inst3|gi~58_combout\ & ( ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~55_combout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst3|gi~57_combout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst3|gi~56_combout\ & ( \b2v_inst3|gi~58_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~55_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst3|gi~57_combout\))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) ) ) ) # ( \b2v_inst3|gi~56_combout\ & ( !\b2v_inst3|gi~58_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~55_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst3|gi~57_combout\))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1))))) ) ) ) # ( !\b2v_inst3|gi~56_combout\ & ( !\b2v_inst3|gi~58_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst3|gi~55_combout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst3|gi~57_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~55_combout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst3|ALT_INV_gi~57_combout\,
	datae => \b2v_inst3|ALT_INV_gi~56_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~58_combout\,
	combout => \b2v_inst3|gi~59_combout\);

-- Location: LABCELL_X35_Y33_N51
\b2v_inst3|gi~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~65_combout\ = ( \b2v_inst3|gi~59_combout\ & ( (\b2v_inst3|gi~64_combout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4)) ) ) # ( !\b2v_inst3|gi~59_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & \b2v_inst3|gi~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	datac => \b2v_inst3|ALT_INV_gi~64_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~59_combout\,
	combout => \b2v_inst3|gi~65_combout\);

-- Location: FF_X35_Y33_N53
\b2v_inst3|gi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~65_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(5));

-- Location: MLABCELL_X34_Y33_N3
\b2v_inst3|b_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~5_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(5) & ( (\b2v_inst3|gen~0_combout\ & (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(5) & ( (!\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(5) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & 
-- \b2v_inst2|IMG~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(5) & ( (\b2v_inst3|gen~0_combout\ & (\b2v_inst3|nbi[1]~0_combout\ & (\b2v_inst3|state~q\ & \b2v_inst2|IMG~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000011000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~0_combout\,
	datab => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datac => \b2v_inst3|ALT_INV_state~q\,
	datad => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(5),
	combout => \b2v_inst3|b_out~5_combout\);

-- Location: FF_X34_Y33_N4
\b2v_inst3|b_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(5));

-- Location: FF_X40_Y31_N19
\b2v_inst|u4|mDATAd_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	asdata => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23),
	clrn => \b2v_inst|u2|oRST_1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_0\(11));

-- Location: LABCELL_X40_Y31_N39
\b2v_inst|u4|Add0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~42_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) ) ) # ( 
-- !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23) & ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) & ( !\b2v_inst|u3|X_Cont\(0) $ (!\b2v_inst|u3|Y_Cont\(0)) ) ) ) # ( 
-- \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(23) & ( !\b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) & ( !\b2v_inst|u3|X_Cont\(0) $ (\b2v_inst|u3|Y_Cont\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010101010101101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datad => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datae => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(23),
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(11),
	combout => \b2v_inst|u4|Add0~42_combout\);

-- Location: LABCELL_X42_Y31_N0
\b2v_inst|u4|mDATAd_1[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|mDATAd_1[11]~feeder_combout\ = ( \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \b2v_inst|u4|u0|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ALT_INV_q_b\(11),
	combout => \b2v_inst|u4|mDATAd_1[11]~feeder_combout\);

-- Location: FF_X42_Y31_N1
\b2v_inst|u4|mDATAd_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|mDATAd_1[11]~feeder_combout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mDATAd_1\(11));

-- Location: MLABCELL_X39_Y31_N33
\b2v_inst|u4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~25_sumout\ = SUM(( \b2v_inst|u4|Add0~42_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(11))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(11))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11)))))) ) + ( \b2v_inst|u4|Add0~22\ ))
-- \b2v_inst|u4|Add0~26\ = CARRY(( \b2v_inst|u4|Add0~42_combout\ ) + ( (!\b2v_inst|u3|Y_Cont\(0) & ((!\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11)))) # (\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(11))))) # (\b2v_inst|u3|Y_Cont\(0) & 
-- ((!\b2v_inst|u3|X_Cont\(0) & (\b2v_inst|u4|mDATAd_0\(11))) # (\b2v_inst|u3|X_Cont\(0) & ((\b2v_inst|u4|mDATAd_1\(11)))))) ) + ( \b2v_inst|u4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110010110000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst|u3|ALT_INV_Y_Cont\(0),
	datab => \b2v_inst|u3|ALT_INV_X_Cont\(0),
	datac => \b2v_inst|u4|ALT_INV_mDATAd_0\(11),
	datad => \b2v_inst|u4|ALT_INV_Add0~42_combout\,
	dataf => \b2v_inst|u4|ALT_INV_mDATAd_1\(11),
	cin => \b2v_inst|u4|Add0~22\,
	sumout => \b2v_inst|u4|Add0~25_sumout\,
	cout => \b2v_inst|u4|Add0~26\);

-- Location: FF_X39_Y31_N35
\b2v_inst|u4|mCCD_G[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~25_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(11));

-- Location: M10K_X41_Y20_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N0
\b2v_inst3|gi~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~69_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a222~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a254~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portbdataout\,
	combout => \b2v_inst3|gi~69_combout\);

-- Location: M10K_X26_Y19_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N6
\b2v_inst3|gi~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~68_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a214~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a246~portbdataout\))) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \b2v_inst3|gi~68_combout\);

-- Location: M10K_X26_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y51_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y33_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N54
\b2v_inst3|gi~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~66_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a230~portbdataout\)) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a198~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \b2v_inst3|gi~66_combout\);

-- Location: M10K_X26_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N24
\b2v_inst3|gi~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~67_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a206~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a238~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portbdataout\,
	combout => \b2v_inst3|gi~67_combout\);

-- Location: LABCELL_X37_Y27_N42
\b2v_inst3|gi~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~70_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst3|gi~67_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~68_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~69_combout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( \b2v_inst3|gi~67_combout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # (\b2v_inst3|gi~66_combout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( !\b2v_inst3|gi~67_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~68_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~69_combout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( !\b2v_inst3|gi~67_combout\ & ( (\b2v_inst3|gi~66_combout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~69_combout\,
	datab => \b2v_inst3|ALT_INV_gi~68_combout\,
	datac => \b2v_inst3|ALT_INV_gi~66_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \b2v_inst3|ALT_INV_gi~67_combout\,
	combout => \b2v_inst3|gi~70_combout\);

-- Location: M10K_X49_Y45_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y46_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N48
\b2v_inst3|gi~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~74_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \b2v_inst3|gi~74_combout\);

-- Location: M10K_X26_Y32_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N30
\b2v_inst3|gi~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~73_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	combout => \b2v_inst3|gi~73_combout\);

-- Location: M10K_X41_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N36
\b2v_inst3|gi~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~72_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ & !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \b2v_inst3|gi~72_combout\);

-- Location: M10K_X41_Y52_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y32_N6
\b2v_inst3|gi~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~71_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \b2v_inst3|gi~71_combout\);

-- Location: LABCELL_X48_Y32_N54
\b2v_inst3|gi~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~75_combout\ = ( \b2v_inst3|gi~72_combout\ & ( \b2v_inst3|gi~71_combout\ & ( ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~73_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst3|gi~74_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst3|gi~72_combout\ & ( \b2v_inst3|gi~71_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~73_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst3|gi~74_combout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( \b2v_inst3|gi~72_combout\ & ( !\b2v_inst3|gi~71_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~73_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst3|gi~74_combout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\b2v_inst3|gi~72_combout\ & ( !\b2v_inst3|gi~71_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst3|gi~73_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst3|gi~74_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~74_combout\,
	datab => \b2v_inst3|ALT_INV_gi~73_combout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \b2v_inst3|ALT_INV_gi~72_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~71_combout\,
	combout => \b2v_inst3|gi~75_combout\);

-- Location: MLABCELL_X34_Y33_N27
\b2v_inst3|gi~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~76_combout\ = ( \b2v_inst3|gi~75_combout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~70_combout\ ) ) ) # ( !\b2v_inst3|gi~75_combout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & ( \b2v_inst3|gi~70_combout\ ) ) ) # ( \b2v_inst3|gi~75_combout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gi~70_combout\,
	datae => \b2v_inst3|ALT_INV_gi~75_combout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	combout => \b2v_inst3|gi~76_combout\);

-- Location: FF_X34_Y33_N29
\b2v_inst3|gi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~76_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(6));

-- Location: MLABCELL_X34_Y33_N54
\b2v_inst3|b_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~6_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst3|gen~0_combout\ & !\b2v_inst3|nbi[1]~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & !\b2v_inst3|nbi[1]~0_combout\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst3|gen~0_combout\ & 
-- \b2v_inst3|nbi[1]~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst3|gen~0_combout\ & \b2v_inst3|nbi[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_state~q\,
	datac => \b2v_inst3|ALT_INV_gen~0_combout\,
	datad => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(6),
	combout => \b2v_inst3|b_out~6_combout\);

-- Location: FF_X34_Y33_N56
\b2v_inst3|b_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(6));

-- Location: MLABCELL_X39_Y31_N36
\b2v_inst|u4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst|u4|Add0~29_sumout\ = SUM(( GND ) + ( GND ) + ( \b2v_inst|u4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \b2v_inst|u4|Add0~26\,
	sumout => \b2v_inst|u4|Add0~29_sumout\);

-- Location: FF_X39_Y31_N38
\b2v_inst|u4|mCCD_G[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CCD_PIXCLK~inputCLKENA0_outclk\,
	d => \b2v_inst|u4|Add0~29_sumout\,
	clrn => \b2v_inst|u2|oRST_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst|u4|mCCD_G\(12));

-- Location: M10K_X49_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2432w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2812w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2412w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2792w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y50_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2442w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2822w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2422w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2802w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N57
\b2v_inst3|gi~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~83_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\,
	combout => \b2v_inst3|gi~83_combout\);

-- Location: M10K_X14_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2330w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2709w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2350w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2729w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2320w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2699w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2340w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2719w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N24
\b2v_inst3|gi~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~85_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	combout => \b2v_inst3|gi~85_combout\);

-- Location: M10K_X49_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2310w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2689w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2290w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2669w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y44_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2300w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2679w[3]~0_combout\,
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y48_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2273w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2652w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N48
\b2v_inst3|gi~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~84_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \b2v_inst3|gi~84_combout\);

-- Location: M10K_X41_Y11_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2402w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2782w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2392w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2772w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2382w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2762w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y41_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2371w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2751w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N51
\b2v_inst3|gi~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~82_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)) ) ) ) # ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \b2v_inst3|gi~82_combout\);

-- Location: LABCELL_X42_Y25_N42
\b2v_inst3|gi~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~86_combout\ = ( \b2v_inst3|gi~82_combout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~85_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst3|gi~83_combout\)) ) ) ) # ( !\b2v_inst3|gi~82_combout\ & ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst3|gi~85_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst3|gi~83_combout\)) ) ) ) # ( \b2v_inst3|gi~82_combout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (\b2v_inst3|gi~84_combout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) ) ) ) # ( !\b2v_inst3|gi~82_combout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst3|gi~84_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datab => \b2v_inst3|ALT_INV_gi~83_combout\,
	datac => \b2v_inst3|ALT_INV_gi~85_combout\,
	datad => \b2v_inst3|ALT_INV_gi~84_combout\,
	datae => \b2v_inst3|ALT_INV_gi~82_combout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \b2v_inst3|gi~86_combout\);

-- Location: M10K_X5_Y34_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2624w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode3006w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2584w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2966w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2493w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2874w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2533w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2914w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N12
\b2v_inst3|gi~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~80_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\ & 
-- \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\ & ((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a223~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a255~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portbdataout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\,
	combout => \b2v_inst3|gi~80_combout\);

-- Location: M10K_X49_Y8_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2574w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2956w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2483w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2864w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2614w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2996w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2523w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2904w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N54
\b2v_inst3|gi~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~79_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ & ( 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\ & 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a247~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a215~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\,
	combout => \b2v_inst3|gi~79_combout\);

-- Location: M10K_X26_Y18_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2513w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2894w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2564w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2946w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2604w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2986w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2473w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2854w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N27
\b2v_inst3|gi~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~78_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)) # (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ & ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & 
-- \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\)))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a239~portbdataout\ & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a207~portbdataout\)))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portbdataout\,
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\,
	combout => \b2v_inst3|gi~78_combout\);

-- Location: M10K_X26_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2553w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2935w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2594w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2976w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y40_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2503w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2884w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 262144,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 262144,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	portbre => VCC,
	clk0 => \b2v_inst|rClk\(0),
	clk1 => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	ena0 => \b2v_inst1|altsyncram_component|auto_generated|decode2|w_anode2462w\(3),
	ena1 => \b2v_inst1|altsyncram_component|auto_generated|rden_decode_b|w_anode2843w\(3),
	portadatain => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portbaddr => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y32_N33
\b2v_inst3|gi~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~77_combout\ = ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\))) ) ) ) # ( 
-- !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( \b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2)) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\) ) ) ) # ( \b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & (\b2v_inst1|altsyncram_component|auto_generated|ram_block1a199~portbdataout\)) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & 
-- ((\b2v_inst1|altsyncram_component|auto_generated|ram_block1a231~portbdataout\))) ) ) ) # ( !\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(3) & ( !\b2v_inst1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ & ( 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(2) & \b2v_inst1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portbdataout\,
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portbdataout\,
	datac => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\,
	datae => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(3),
	dataf => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\,
	combout => \b2v_inst3|gi~77_combout\);

-- Location: LABCELL_X46_Y32_N6
\b2v_inst3|gi~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~81_combout\ = ( \b2v_inst3|gi~78_combout\ & ( \b2v_inst3|gi~77_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1)) # ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & 
-- ((\b2v_inst3|gi~79_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~80_combout\))) ) ) ) # ( !\b2v_inst3|gi~78_combout\ & ( \b2v_inst3|gi~77_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~79_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~80_combout\)))) ) ) ) # ( \b2v_inst3|gi~78_combout\ & ( 
-- !\b2v_inst3|gi~77_combout\ & ( (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & (((\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0))))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & 
-- ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~79_combout\))) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~80_combout\)))) ) ) ) # ( !\b2v_inst3|gi~78_combout\ & ( 
-- !\b2v_inst3|gi~77_combout\ & ( (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(1) & ((!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\b2v_inst3|gi~79_combout\))) # 
-- (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\b2v_inst3|gi~80_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \b2v_inst3|ALT_INV_gi~80_combout\,
	datac => \b2v_inst3|ALT_INV_gi~79_combout\,
	datad => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \b2v_inst3|ALT_INV_gi~78_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~77_combout\,
	combout => \b2v_inst3|gi~81_combout\);

-- Location: LABCELL_X35_Y33_N57
\b2v_inst3|gi~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gi~87_combout\ = ( \b2v_inst3|gi~81_combout\ & ( (\b2v_inst3|gi~86_combout\) # (\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4)) ) ) # ( !\b2v_inst3|gi~81_combout\ & ( 
-- (!\b2v_inst1|altsyncram_component|auto_generated|out_address_reg_b\(4) & \b2v_inst3|gi~86_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_b\(4),
	datad => \b2v_inst3|ALT_INV_gi~86_combout\,
	dataf => \b2v_inst3|ALT_INV_gi~81_combout\,
	combout => \b2v_inst3|gi~87_combout\);

-- Location: FF_X35_Y33_N59
\b2v_inst3|gi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|gi~87_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|gi\(7));

-- Location: MLABCELL_X34_Y33_N57
\b2v_inst3|b_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|b_out~7_combout\ = ( \b2v_inst3|gen~8_combout\ & ( \b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (!\b2v_inst3|nbi[1]~0_combout\ & \b2v_inst3|gen~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( 
-- \b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & !\b2v_inst3|nbi[1]~0_combout\)) ) ) ) # ( \b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst3|nbi[1]~0_combout\ & 
-- \b2v_inst3|gen~0_combout\))) ) ) ) # ( !\b2v_inst3|gen~8_combout\ & ( !\b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|state~q\ & (\b2v_inst3|nbi[1]~0_combout\ & \b2v_inst3|gen~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_state~q\,
	datac => \b2v_inst3|ALT_INV_nbi[1]~0_combout\,
	datad => \b2v_inst3|ALT_INV_gen~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(7),
	combout => \b2v_inst3|b_out~7_combout\);

-- Location: FF_X34_Y33_N58
\b2v_inst3|b_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|b_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|b_out\(7));

-- Location: LABCELL_X35_Y26_N48
\b2v_inst2|IMGY_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst2|IMGY_out~3_combout\ = (!\b2v_inst2|IMGY_out~0_combout\ & ((\b2v_inst2|IMGY_out~1_combout\))) # (\b2v_inst2|IMGY_out~0_combout\ & (\b2v_inst2|IMGY_out~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMGY_out~0_combout\,
	datab => \b2v_inst2|ALT_INV_IMGY_out~2_combout\,
	datad => \b2v_inst2|ALT_INV_IMGY_out~1_combout\,
	combout => \b2v_inst2|IMGY_out~3_combout\);

-- Location: LABCELL_X35_Y26_N6
\b2v_inst3|LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan4~4_combout\ = ( \b2v_inst2|Add6~33_sumout\ & ( !\b2v_inst2|IMGY_out~3_combout\ & ( (\b2v_inst2|Add6~1_sumout\ & (\b2v_inst2|Add6~25_sumout\ & (\b2v_inst2|Add6~29_sumout\ & \b2v_inst2|Y[6]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~25_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~29_sumout\,
	datad => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datae => \b2v_inst2|ALT_INV_Add6~33_sumout\,
	dataf => \b2v_inst2|ALT_INV_IMGY_out~3_combout\,
	combout => \b2v_inst3|LessThan4~4_combout\);

-- Location: LABCELL_X35_Y29_N54
\b2v_inst3|nbi[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|nbi[1]~1_combout\ = ( \b2v_inst3|LessThan4~4_combout\ & ( \b2v_inst3|state~q\ & ( (((!\b2v_inst3|gen~1_combout\) # (\SW[1]~input_o\)) # (\b2v_inst2|Y[8]~3_combout\)) # (\b2v_inst3|LessThan4~0_combout\) ) ) ) # ( !\b2v_inst3|LessThan4~4_combout\ 
-- & ( \b2v_inst3|state~q\ & ( ((!\b2v_inst3|gen~1_combout\) # (\SW[1]~input_o\)) # (\b2v_inst2|Y[8]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_LessThan4~0_combout\,
	datab => \b2v_inst2|ALT_INV_Y[8]~3_combout\,
	datac => \b2v_inst3|ALT_INV_gen~1_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \b2v_inst3|ALT_INV_LessThan4~4_combout\,
	dataf => \b2v_inst3|ALT_INV_state~q\,
	combout => \b2v_inst3|nbi[1]~1_combout\);

-- Location: LABCELL_X35_Y26_N54
\b2v_inst3|LessThan9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|LessThan9~3_combout\ = ( \b2v_inst2|Add6~21_sumout\ & ( (\b2v_inst2|Add6~9_sumout\ & (\b2v_inst2|Add6~13_sumout\ & (\b2v_inst2|Add6~1_sumout\ & \b2v_inst2|Add6~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~9_sumout\,
	datab => \b2v_inst2|ALT_INV_Add6~13_sumout\,
	datac => \b2v_inst2|ALT_INV_Add6~1_sumout\,
	datad => \b2v_inst2|ALT_INV_Add6~17_sumout\,
	dataf => \b2v_inst2|ALT_INV_Add6~21_sumout\,
	combout => \b2v_inst3|LessThan9~3_combout\);

-- Location: LABCELL_X35_Y29_N36
\b2v_inst3|gen~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~9_combout\ = ( \b2v_inst3|LessThan9~0_combout\ & ( \b2v_inst2|Y[4]~2_combout\ & ( (!\SW[1]~input_o\ & (\b2v_inst2|Y[6]~1_combout\ & ((\b2v_inst3|LessThan9~3_combout\) # (\b2v_inst2|Add6~5_sumout\)))) ) ) ) # ( 
-- !\b2v_inst3|LessThan9~0_combout\ & ( \b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & (!\SW[1]~input_o\ & \b2v_inst2|Y[6]~1_combout\)) ) ) ) # ( \b2v_inst3|LessThan9~0_combout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & 
-- (!\SW[1]~input_o\ & \b2v_inst2|Y[6]~1_combout\)) ) ) ) # ( !\b2v_inst3|LessThan9~0_combout\ & ( !\b2v_inst2|Y[4]~2_combout\ & ( (\b2v_inst2|Add6~5_sumout\ & (!\SW[1]~input_o\ & \b2v_inst2|Y[6]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_Add6~5_sumout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \b2v_inst2|ALT_INV_Y[6]~1_combout\,
	datad => \b2v_inst3|ALT_INV_LessThan9~3_combout\,
	datae => \b2v_inst3|ALT_INV_LessThan9~0_combout\,
	dataf => \b2v_inst2|ALT_INV_Y[4]~2_combout\,
	combout => \b2v_inst3|gen~9_combout\);

-- Location: LABCELL_X35_Y29_N6
\b2v_inst3|gen~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|gen~10_combout\ = ( !\b2v_inst2|Y[8]~3_combout\ & ( (!\SW[1]~input_o\ & (!\b2v_inst3|gen~1_combout\ & ((!\b2v_inst3|LessThan4~0_combout\) # (!\b2v_inst3|LessThan4~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000010000000110000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_LessThan4~0_combout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \b2v_inst3|ALT_INV_gen~1_combout\,
	datad => \b2v_inst3|ALT_INV_LessThan4~4_combout\,
	dataf => \b2v_inst2|ALT_INV_Y[8]~3_combout\,
	combout => \b2v_inst3|gen~10_combout\);

-- Location: LABCELL_X35_Y33_N6
\b2v_inst3|g_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~0_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(0) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(0) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(0) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110010001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~9_combout\,
	datad => \b2v_inst3|ALT_INV_gen~3_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(0),
	combout => \b2v_inst3|g_out~0_combout\);

-- Location: FF_X35_Y33_N7
\b2v_inst3|g_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(0));

-- Location: LABCELL_X35_Y33_N9
\b2v_inst3|g_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~1_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(1) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(1) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(1) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110011001000110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~3_combout\,
	datad => \b2v_inst3|ALT_INV_gen~9_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(1),
	combout => \b2v_inst3|g_out~1_combout\);

-- Location: FF_X35_Y33_N10
\b2v_inst3|g_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(1));

-- Location: LABCELL_X35_Y33_N12
\b2v_inst3|g_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~2_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(2) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(2) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(2) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110010001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~9_combout\,
	datad => \b2v_inst3|ALT_INV_gen~3_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(2),
	combout => \b2v_inst3|g_out~2_combout\);

-- Location: FF_X35_Y33_N14
\b2v_inst3|g_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(2));

-- Location: LABCELL_X35_Y33_N15
\b2v_inst3|g_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~3_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(3) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(3) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(3) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110011001000110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~3_combout\,
	datad => \b2v_inst3|ALT_INV_gen~9_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(3),
	combout => \b2v_inst3|g_out~3_combout\);

-- Location: FF_X35_Y33_N16
\b2v_inst3|g_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(3));

-- Location: LABCELL_X35_Y33_N33
\b2v_inst3|g_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~4_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(4) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(4) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(4) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110011001000110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~3_combout\,
	datad => \b2v_inst3|ALT_INV_gen~9_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(4),
	combout => \b2v_inst3|g_out~4_combout\);

-- Location: FF_X35_Y33_N34
\b2v_inst3|g_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(4));

-- Location: LABCELL_X35_Y33_N36
\b2v_inst3|g_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~5_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(5) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(5) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|gen~9_combout\) # ((!\b2v_inst3|nbi[1]~1_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(5) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000111110110000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~9_combout\,
	datab => \b2v_inst3|ALT_INV_gen~3_combout\,
	datac => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datad => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(5),
	combout => \b2v_inst3|g_out~5_combout\);

-- Location: FF_X35_Y33_N37
\b2v_inst3|g_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(5));

-- Location: LABCELL_X35_Y33_N30
\b2v_inst3|g_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~6_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(6) & ( (!\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|nbi[1]~1_combout\) # ((!\b2v_inst3|gen~9_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(6) & ( (\b2v_inst3|nbi[1]~1_combout\ & \b2v_inst2|IMG~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100110010001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datab => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datac => \b2v_inst3|ALT_INV_gen~9_combout\,
	datad => \b2v_inst3|ALT_INV_gen~3_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(6),
	combout => \b2v_inst3|g_out~6_combout\);

-- Location: FF_X35_Y33_N31
\b2v_inst3|g_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(6));

-- Location: LABCELL_X35_Y33_N39
\b2v_inst3|g_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|g_out~7_combout\ = ( \b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & !\b2v_inst3|nbi[1]~1_combout\) ) ) ) # ( !\b2v_inst3|gen~10_combout\ & ( \b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & 
-- ((!\b2v_inst3|gen~9_combout\) # ((!\b2v_inst3|nbi[1]~1_combout\) # (\b2v_inst3|gen~3_combout\)))) ) ) ) # ( \b2v_inst3|gen~10_combout\ & ( !\b2v_inst3|gi\(7) & ( (\b2v_inst2|IMG~0_combout\ & \b2v_inst3|nbi[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100001111000010110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~9_combout\,
	datab => \b2v_inst3|ALT_INV_gen~3_combout\,
	datac => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datad => \b2v_inst3|ALT_INV_nbi[1]~1_combout\,
	datae => \b2v_inst3|ALT_INV_gen~10_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(7),
	combout => \b2v_inst3|g_out~7_combout\);

-- Location: FF_X35_Y33_N40
\b2v_inst3|g_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|g_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|g_out\(7));

-- Location: LABCELL_X35_Y29_N30
\b2v_inst3|nri[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|nri[7]~1_combout\ = ( \b2v_inst3|gen~0_combout\ & ( \b2v_inst3|gen~2_combout\ & ( \b2v_inst3|state~q\ ) ) ) # ( !\b2v_inst3|gen~0_combout\ & ( \b2v_inst3|gen~2_combout\ & ( (!\b2v_inst3|LessThan9~1_combout\ & (\b2v_inst3|state~q\ & 
-- !\b2v_inst3|gen~3_combout\)) ) ) ) # ( \b2v_inst3|gen~0_combout\ & ( !\b2v_inst3|gen~2_combout\ & ( \b2v_inst3|state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100100000001000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_LessThan9~1_combout\,
	datab => \b2v_inst3|ALT_INV_state~q\,
	datac => \b2v_inst3|ALT_INV_gen~3_combout\,
	datae => \b2v_inst3|ALT_INV_gen~0_combout\,
	dataf => \b2v_inst3|ALT_INV_gen~2_combout\,
	combout => \b2v_inst3|nri[7]~1_combout\);

-- Location: LABCELL_X35_Y29_N12
\b2v_inst3|nri[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|nri[7]~0_combout\ = ( \b2v_inst3|gen~0_combout\ & ( \b2v_inst3|LessThan9~1_combout\ & ( (!\b2v_inst3|gen~1_combout\ & \b2v_inst3|state~q\) ) ) ) # ( !\b2v_inst3|gen~0_combout\ & ( \b2v_inst3|LessThan9~1_combout\ & ( \b2v_inst3|state~q\ ) ) ) # 
-- ( \b2v_inst3|gen~0_combout\ & ( !\b2v_inst3|LessThan9~1_combout\ & ( (!\b2v_inst3|gen~1_combout\ & \b2v_inst3|state~q\) ) ) ) # ( !\b2v_inst3|gen~0_combout\ & ( !\b2v_inst3|LessThan9~1_combout\ & ( (\b2v_inst3|state~q\ & ((!\b2v_inst3|gen~2_combout\) # 
-- (\b2v_inst3|gen~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001000100010001000110011001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst3|ALT_INV_gen~1_combout\,
	datab => \b2v_inst3|ALT_INV_state~q\,
	datac => \b2v_inst3|ALT_INV_gen~3_combout\,
	datad => \b2v_inst3|ALT_INV_gen~2_combout\,
	datae => \b2v_inst3|ALT_INV_gen~0_combout\,
	dataf => \b2v_inst3|ALT_INV_LessThan9~1_combout\,
	combout => \b2v_inst3|nri[7]~0_combout\);

-- Location: MLABCELL_X34_Y33_N48
\b2v_inst3|r_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~0_combout\ = ( \b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|nri[7]~1_combout\ & (!\b2v_inst3|gen~8_combout\ & \b2v_inst3|gi\(0))) # (\b2v_inst3|nri[7]~1_combout\ & ((!\b2v_inst3|gi\(0)))))) ) ) # ( 
-- !\b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~1_combout\ & \b2v_inst3|gi\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101010000000000010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_gen~8_combout\,
	datac => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	datad => \b2v_inst3|ALT_INV_gi\(0),
	dataf => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	combout => \b2v_inst3|r_out~0_combout\);

-- Location: FF_X34_Y33_N50
\b2v_inst3|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(0));

-- Location: MLABCELL_X34_Y33_N6
\b2v_inst3|r_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~1_combout\ = ( \b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|nri[7]~1_combout\ & (!\b2v_inst3|gen~8_combout\ & \b2v_inst3|gi\(1))) # (\b2v_inst3|nri[7]~1_combout\ & ((!\b2v_inst3|gi\(1)))))) ) ) # ( 
-- !\b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~1_combout\ & \b2v_inst3|gi\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101010000000000010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_gen~8_combout\,
	datac => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	datad => \b2v_inst3|ALT_INV_gi\(1),
	dataf => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	combout => \b2v_inst3|r_out~1_combout\);

-- Location: FF_X34_Y33_N7
\b2v_inst3|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(1));

-- Location: MLABCELL_X34_Y33_N36
\b2v_inst3|r_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~2_combout\ = ( \b2v_inst3|nri[7]~1_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (!\b2v_inst3|nri[7]~0_combout\ $ (!\b2v_inst3|gi\(2)))) ) ) # ( !\b2v_inst3|nri[7]~1_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~0_combout\ & 
-- (\b2v_inst3|gi\(2) & !\b2v_inst3|gen~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	datac => \b2v_inst3|ALT_INV_gi\(2),
	datad => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	combout => \b2v_inst3|r_out~2_combout\);

-- Location: FF_X34_Y33_N37
\b2v_inst3|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(2));

-- Location: MLABCELL_X34_Y33_N39
\b2v_inst3|r_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~3_combout\ = ( \b2v_inst3|nri[7]~1_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (!\b2v_inst3|nri[7]~0_combout\ $ (!\b2v_inst3|gi\(3)))) ) ) # ( !\b2v_inst3|nri[7]~1_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~0_combout\ & 
-- (\b2v_inst3|gi\(3) & !\b2v_inst3|gen~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	datac => \b2v_inst3|ALT_INV_gi\(3),
	datad => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	combout => \b2v_inst3|r_out~3_combout\);

-- Location: FF_X34_Y33_N40
\b2v_inst3|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(3));

-- Location: MLABCELL_X34_Y33_N18
\b2v_inst3|r_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~4_combout\ = ( \b2v_inst3|gi\(4) & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|nri[7]~0_combout\ & (\b2v_inst3|nri[7]~1_combout\)) # (\b2v_inst3|nri[7]~0_combout\ & (!\b2v_inst3|nri[7]~1_combout\ & !\b2v_inst3|gen~8_combout\)))) ) ) # ( 
-- !\b2v_inst3|gi\(4) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~0_combout\ & \b2v_inst3|nri[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100010100000001000001010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	datac => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	datad => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(4),
	combout => \b2v_inst3|r_out~4_combout\);

-- Location: FF_X34_Y33_N20
\b2v_inst3|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~4_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(4));

-- Location: MLABCELL_X34_Y33_N51
\b2v_inst3|r_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~5_combout\ = ( \b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|gi\(5) & ((\b2v_inst3|nri[7]~1_combout\))) # (\b2v_inst3|gi\(5) & (!\b2v_inst3|gen~8_combout\ & !\b2v_inst3|nri[7]~1_combout\)))) ) ) # ( 
-- !\b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|gi\(5) & \b2v_inst3|nri[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000100010100000000010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_gen~8_combout\,
	datac => \b2v_inst3|ALT_INV_gi\(5),
	datad => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	dataf => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	combout => \b2v_inst3|r_out~5_combout\);

-- Location: FF_X34_Y33_N53
\b2v_inst3|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(5));

-- Location: MLABCELL_X34_Y33_N21
\b2v_inst3|r_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~6_combout\ = ( \b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|nri[7]~0_combout\ & (\b2v_inst3|nri[7]~1_combout\)) # (\b2v_inst3|nri[7]~0_combout\ & (!\b2v_inst3|nri[7]~1_combout\ & !\b2v_inst3|gen~8_combout\)))) ) ) # ( 
-- !\b2v_inst3|gi\(6) & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|nri[7]~0_combout\ & \b2v_inst3|nri[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100010100000001000001010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	datac => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	datad => \b2v_inst3|ALT_INV_gen~8_combout\,
	dataf => \b2v_inst3|ALT_INV_gi\(6),
	combout => \b2v_inst3|r_out~6_combout\);

-- Location: FF_X34_Y33_N22
\b2v_inst3|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(6));

-- Location: MLABCELL_X34_Y33_N9
\b2v_inst3|r_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst3|r_out~7_combout\ = ( \b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & ((!\b2v_inst3|gi\(7) & ((\b2v_inst3|nri[7]~1_combout\))) # (\b2v_inst3|gi\(7) & (!\b2v_inst3|gen~8_combout\ & !\b2v_inst3|nri[7]~1_combout\)))) ) ) # ( 
-- !\b2v_inst3|nri[7]~0_combout\ & ( (\b2v_inst2|IMG~0_combout\ & (\b2v_inst3|gi\(7) & \b2v_inst3|nri[7]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000100010100000000010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst2|ALT_INV_IMG~0_combout\,
	datab => \b2v_inst3|ALT_INV_gen~8_combout\,
	datac => \b2v_inst3|ALT_INV_gi\(7),
	datad => \b2v_inst3|ALT_INV_nri[7]~1_combout\,
	dataf => \b2v_inst3|ALT_INV_nri[7]~0_combout\,
	combout => \b2v_inst3|r_out~7_combout\);

-- Location: FF_X34_Y33_N11
\b2v_inst3|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \b2v_inst9|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \b2v_inst3|r_out~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst3|r_out\(7));

-- Location: IOIBUF_X58_Y0_N75
\Ext_Clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ext_Clock,
	o => \Ext_Clock~input_o\);

-- Location: CLKCTRL_G4
\Ext_Clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Ext_Clock~input_o\,
	outclk => \Ext_Clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X36_Y13_N30
\b2v_inst10|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~13_sumout\ = SUM(( \b2v_inst10|count_pwm\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst10|Add0~14\ = CARRY(( \b2v_inst10|count_pwm\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(0),
	cin => GND,
	sumout => \b2v_inst10|Add0~13_sumout\,
	cout => \b2v_inst10|Add0~14\);

-- Location: LABCELL_X36_Y13_N33
\b2v_inst10|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~9_sumout\ = SUM(( \b2v_inst10|count_pwm\(1) ) + ( GND ) + ( \b2v_inst10|Add0~14\ ))
-- \b2v_inst10|Add0~10\ = CARRY(( \b2v_inst10|count_pwm\(1) ) + ( GND ) + ( \b2v_inst10|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(1),
	cin => \b2v_inst10|Add0~14\,
	sumout => \b2v_inst10|Add0~9_sumout\,
	cout => \b2v_inst10|Add0~10\);

-- Location: LABCELL_X35_Y13_N21
\b2v_inst10|count_pwm[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|count_pwm[1]~1_combout\ = ( !\b2v_inst10|etat.new_t0~q\ & ( !\b2v_inst10|etat.new_t1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_etat.new_t1~q\,
	dataf => \b2v_inst10|ALT_INV_etat.new_t0~q\,
	combout => \b2v_inst10|count_pwm[1]~1_combout\);

-- Location: LABCELL_X36_Y13_N0
\b2v_inst10|count_pwm[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|count_pwm[1]~2_combout\ = ( \b2v_inst10|count_pwm[1]~1_combout\ & ( \b2v_inst10|Pwm~0_combout\ & ( (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # ((\b2v_inst10|LessThan2~1_combout\ & !\b2v_inst10|LessThan2~0_combout\)))) ) ) ) # ( 
-- \b2v_inst10|count_pwm[1]~1_combout\ & ( !\b2v_inst10|Pwm~0_combout\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000010001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	datad => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	datae => \b2v_inst10|ALT_INV_count_pwm[1]~1_combout\,
	dataf => \b2v_inst10|ALT_INV_Pwm~0_combout\,
	combout => \b2v_inst10|count_pwm[1]~2_combout\);

-- Location: FF_X36_Y13_N35
\b2v_inst10|count_pwm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~9_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(1));

-- Location: LABCELL_X36_Y13_N36
\b2v_inst10|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~5_sumout\ = SUM(( \b2v_inst10|count_pwm\(2) ) + ( GND ) + ( \b2v_inst10|Add0~10\ ))
-- \b2v_inst10|Add0~6\ = CARRY(( \b2v_inst10|count_pwm\(2) ) + ( GND ) + ( \b2v_inst10|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(2),
	cin => \b2v_inst10|Add0~10\,
	sumout => \b2v_inst10|Add0~5_sumout\,
	cout => \b2v_inst10|Add0~6\);

-- Location: FF_X36_Y13_N38
\b2v_inst10|count_pwm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~5_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(2));

-- Location: LABCELL_X36_Y13_N39
\b2v_inst10|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~1_sumout\ = SUM(( \b2v_inst10|count_pwm\(3) ) + ( GND ) + ( \b2v_inst10|Add0~6\ ))
-- \b2v_inst10|Add0~2\ = CARRY(( \b2v_inst10|count_pwm\(3) ) + ( GND ) + ( \b2v_inst10|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(3),
	cin => \b2v_inst10|Add0~6\,
	sumout => \b2v_inst10|Add0~1_sumout\,
	cout => \b2v_inst10|Add0~2\);

-- Location: FF_X36_Y13_N41
\b2v_inst10|count_pwm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~1_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(3));

-- Location: LABCELL_X36_Y13_N42
\b2v_inst10|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~21_sumout\ = SUM(( \b2v_inst10|count_pwm\(4) ) + ( GND ) + ( \b2v_inst10|Add0~2\ ))
-- \b2v_inst10|Add0~22\ = CARRY(( \b2v_inst10|count_pwm\(4) ) + ( GND ) + ( \b2v_inst10|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(4),
	cin => \b2v_inst10|Add0~2\,
	sumout => \b2v_inst10|Add0~21_sumout\,
	cout => \b2v_inst10|Add0~22\);

-- Location: FF_X36_Y13_N44
\b2v_inst10|count_pwm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~21_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(4));

-- Location: LABCELL_X36_Y13_N45
\b2v_inst10|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~17_sumout\ = SUM(( \b2v_inst10|count_pwm\(5) ) + ( GND ) + ( \b2v_inst10|Add0~22\ ))
-- \b2v_inst10|Add0~18\ = CARRY(( \b2v_inst10|count_pwm\(5) ) + ( GND ) + ( \b2v_inst10|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(5),
	cin => \b2v_inst10|Add0~22\,
	sumout => \b2v_inst10|Add0~17_sumout\,
	cout => \b2v_inst10|Add0~18\);

-- Location: FF_X36_Y13_N47
\b2v_inst10|count_pwm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~17_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(5));

-- Location: LABCELL_X36_Y13_N48
\b2v_inst10|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~29_sumout\ = SUM(( \b2v_inst10|count_pwm\(6) ) + ( GND ) + ( \b2v_inst10|Add0~18\ ))
-- \b2v_inst10|Add0~30\ = CARRY(( \b2v_inst10|count_pwm\(6) ) + ( GND ) + ( \b2v_inst10|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(6),
	cin => \b2v_inst10|Add0~18\,
	sumout => \b2v_inst10|Add0~29_sumout\,
	cout => \b2v_inst10|Add0~30\);

-- Location: FF_X36_Y13_N50
\b2v_inst10|count_pwm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~29_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(6));

-- Location: LABCELL_X36_Y13_N51
\b2v_inst10|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add0~25_sumout\ = SUM(( \b2v_inst10|count_pwm\(7) ) + ( GND ) + ( \b2v_inst10|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_count_pwm\(7),
	cin => \b2v_inst10|Add0~30\,
	sumout => \b2v_inst10|Add0~25_sumout\);

-- Location: FF_X36_Y13_N53
\b2v_inst10|count_pwm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~25_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(7));

-- Location: LABCELL_X36_Y13_N54
\b2v_inst10|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan2~1_combout\ = ( !\b2v_inst10|count_pwm\(5) & ( !\b2v_inst10|count_pwm\(3) & ( (!\b2v_inst10|count_pwm\(7) & (!\b2v_inst10|count_pwm\(6) & !\b2v_inst10|count_pwm\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_count_pwm\(7),
	datac => \b2v_inst10|ALT_INV_count_pwm\(6),
	datad => \b2v_inst10|ALT_INV_count_pwm\(4),
	datae => \b2v_inst10|ALT_INV_count_pwm\(5),
	dataf => \b2v_inst10|ALT_INV_count_pwm\(3),
	combout => \b2v_inst10|LessThan2~1_combout\);

-- Location: LABCELL_X36_Y13_N12
\b2v_inst10|count_pwm[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|count_pwm[7]~0_combout\ = ( \b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|etat.pwm_init_high_s~q\) # ((\b2v_inst10|etat.pwm_low_s~q\ & (!\b2v_inst10|pwm_number\(3) & \b2v_inst10|LessThan2~0_combout\))) ) ) # ( 
-- !\b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|etat.pwm_init_high_s~q\) # ((\b2v_inst10|etat.pwm_low_s~q\ & !\b2v_inst10|pwm_number\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110011011100110111001101110011001100110111001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datab => \b2v_inst10|ALT_INV_etat.pwm_init_high_s~q\,
	datac => \b2v_inst10|ALT_INV_pwm_number\(3),
	datad => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	dataf => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst10|count_pwm[7]~0_combout\);

-- Location: FF_X36_Y13_N32
\b2v_inst10|count_pwm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add0~13_sumout\,
	sclr => \b2v_inst10|count_pwm[7]~0_combout\,
	ena => \b2v_inst10|count_pwm[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|count_pwm\(0));

-- Location: LABCELL_X36_Y13_N9
\b2v_inst10|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan2~0_combout\ = ( \b2v_inst10|count_pwm\(1) & ( \b2v_inst10|count_pwm\(2) ) ) # ( !\b2v_inst10|count_pwm\(1) & ( (\b2v_inst10|count_pwm\(0) & \b2v_inst10|count_pwm\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst10|ALT_INV_count_pwm\(0),
	datad => \b2v_inst10|ALT_INV_count_pwm\(2),
	dataf => \b2v_inst10|ALT_INV_count_pwm\(1),
	combout => \b2v_inst10|LessThan2~0_combout\);

-- Location: LABCELL_X35_Y13_N9
\b2v_inst10|Pwm~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Pwm~1_combout\ = ( \b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|pwm_number\(3) & \b2v_inst10|LessThan2~0_combout\) ) ) # ( !\b2v_inst10|LessThan2~1_combout\ & ( !\b2v_inst10|pwm_number\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst10|ALT_INV_pwm_number\(3),
	datad => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	dataf => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst10|Pwm~1_combout\);

-- Location: MLABCELL_X34_Y14_N30
\b2v_inst10|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~13_sumout\ = SUM(( \b2v_inst10|cnt\(0) ) + ( VCC ) + ( !VCC ))
-- \b2v_inst10|Add2~14\ = CARRY(( \b2v_inst10|cnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(0),
	cin => GND,
	sumout => \b2v_inst10|Add2~13_sumout\,
	cout => \b2v_inst10|Add2~14\);

-- Location: MLABCELL_X34_Y14_N42
\b2v_inst10|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~9_sumout\ = SUM(( \b2v_inst10|cnt\(4) ) + ( GND ) + ( \b2v_inst10|Add2~78\ ))
-- \b2v_inst10|Add2~10\ = CARRY(( \b2v_inst10|cnt\(4) ) + ( GND ) + ( \b2v_inst10|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(4),
	cin => \b2v_inst10|Add2~78\,
	sumout => \b2v_inst10|Add2~9_sumout\,
	cout => \b2v_inst10|Add2~10\);

-- Location: MLABCELL_X34_Y14_N45
\b2v_inst10|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~33_sumout\ = SUM(( \b2v_inst10|cnt\(5) ) + ( GND ) + ( \b2v_inst10|Add2~10\ ))
-- \b2v_inst10|Add2~34\ = CARRY(( \b2v_inst10|cnt\(5) ) + ( GND ) + ( \b2v_inst10|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(5),
	cin => \b2v_inst10|Add2~10\,
	sumout => \b2v_inst10|Add2~33_sumout\,
	cout => \b2v_inst10|Add2~34\);

-- Location: FF_X34_Y14_N47
\b2v_inst10|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~33_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(5));

-- Location: MLABCELL_X34_Y14_N48
\b2v_inst10|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~1_sumout\ = SUM(( \b2v_inst10|cnt\(6) ) + ( GND ) + ( \b2v_inst10|Add2~34\ ))
-- \b2v_inst10|Add2~2\ = CARRY(( \b2v_inst10|cnt\(6) ) + ( GND ) + ( \b2v_inst10|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(6),
	cin => \b2v_inst10|Add2~34\,
	sumout => \b2v_inst10|Add2~1_sumout\,
	cout => \b2v_inst10|Add2~2\);

-- Location: FF_X34_Y14_N50
\b2v_inst10|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~1_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(6));

-- Location: MLABCELL_X34_Y14_N51
\b2v_inst10|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~69_sumout\ = SUM(( \b2v_inst10|cnt\(7) ) + ( GND ) + ( \b2v_inst10|Add2~2\ ))
-- \b2v_inst10|Add2~70\ = CARRY(( \b2v_inst10|cnt\(7) ) + ( GND ) + ( \b2v_inst10|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(7),
	cin => \b2v_inst10|Add2~2\,
	sumout => \b2v_inst10|Add2~69_sumout\,
	cout => \b2v_inst10|Add2~70\);

-- Location: FF_X34_Y14_N53
\b2v_inst10|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~69_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(7));

-- Location: MLABCELL_X34_Y14_N54
\b2v_inst10|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~37_sumout\ = SUM(( \b2v_inst10|cnt\(8) ) + ( GND ) + ( \b2v_inst10|Add2~70\ ))
-- \b2v_inst10|Add2~38\ = CARRY(( \b2v_inst10|cnt\(8) ) + ( GND ) + ( \b2v_inst10|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(8),
	cin => \b2v_inst10|Add2~70\,
	sumout => \b2v_inst10|Add2~37_sumout\,
	cout => \b2v_inst10|Add2~38\);

-- Location: FF_X34_Y14_N56
\b2v_inst10|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~37_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(8));

-- Location: MLABCELL_X34_Y14_N57
\b2v_inst10|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~41_sumout\ = SUM(( \b2v_inst10|cnt\(9) ) + ( GND ) + ( \b2v_inst10|Add2~38\ ))
-- \b2v_inst10|Add2~42\ = CARRY(( \b2v_inst10|cnt\(9) ) + ( GND ) + ( \b2v_inst10|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(9),
	cin => \b2v_inst10|Add2~38\,
	sumout => \b2v_inst10|Add2~41_sumout\,
	cout => \b2v_inst10|Add2~42\);

-- Location: FF_X34_Y14_N59
\b2v_inst10|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~41_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(9));

-- Location: MLABCELL_X34_Y13_N0
\b2v_inst10|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~45_sumout\ = SUM(( \b2v_inst10|cnt\(10) ) + ( GND ) + ( \b2v_inst10|Add2~42\ ))
-- \b2v_inst10|Add2~46\ = CARRY(( \b2v_inst10|cnt\(10) ) + ( GND ) + ( \b2v_inst10|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(10),
	cin => \b2v_inst10|Add2~42\,
	sumout => \b2v_inst10|Add2~45_sumout\,
	cout => \b2v_inst10|Add2~46\);

-- Location: FF_X34_Y13_N2
\b2v_inst10|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~45_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(10));

-- Location: MLABCELL_X34_Y13_N3
\b2v_inst10|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~49_sumout\ = SUM(( \b2v_inst10|cnt\(11) ) + ( GND ) + ( \b2v_inst10|Add2~46\ ))
-- \b2v_inst10|Add2~50\ = CARRY(( \b2v_inst10|cnt\(11) ) + ( GND ) + ( \b2v_inst10|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(11),
	cin => \b2v_inst10|Add2~46\,
	sumout => \b2v_inst10|Add2~49_sumout\,
	cout => \b2v_inst10|Add2~50\);

-- Location: FF_X34_Y13_N5
\b2v_inst10|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~49_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(11));

-- Location: MLABCELL_X34_Y13_N6
\b2v_inst10|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~53_sumout\ = SUM(( \b2v_inst10|cnt\(12) ) + ( GND ) + ( \b2v_inst10|Add2~50\ ))
-- \b2v_inst10|Add2~54\ = CARRY(( \b2v_inst10|cnt\(12) ) + ( GND ) + ( \b2v_inst10|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(12),
	cin => \b2v_inst10|Add2~50\,
	sumout => \b2v_inst10|Add2~53_sumout\,
	cout => \b2v_inst10|Add2~54\);

-- Location: FF_X34_Y13_N8
\b2v_inst10|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~53_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(12));

-- Location: MLABCELL_X34_Y13_N9
\b2v_inst10|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~61_sumout\ = SUM(( \b2v_inst10|cnt\(13) ) + ( GND ) + ( \b2v_inst10|Add2~54\ ))
-- \b2v_inst10|Add2~62\ = CARRY(( \b2v_inst10|cnt\(13) ) + ( GND ) + ( \b2v_inst10|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(13),
	cin => \b2v_inst10|Add2~54\,
	sumout => \b2v_inst10|Add2~61_sumout\,
	cout => \b2v_inst10|Add2~62\);

-- Location: FF_X34_Y13_N11
\b2v_inst10|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~61_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(13));

-- Location: MLABCELL_X34_Y13_N12
\b2v_inst10|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~29_sumout\ = SUM(( \b2v_inst10|cnt\(14) ) + ( GND ) + ( \b2v_inst10|Add2~62\ ))
-- \b2v_inst10|Add2~30\ = CARRY(( \b2v_inst10|cnt\(14) ) + ( GND ) + ( \b2v_inst10|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(14),
	cin => \b2v_inst10|Add2~62\,
	sumout => \b2v_inst10|Add2~29_sumout\,
	cout => \b2v_inst10|Add2~30\);

-- Location: FF_X34_Y13_N13
\b2v_inst10|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~29_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(14));

-- Location: MLABCELL_X34_Y13_N15
\b2v_inst10|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~73_sumout\ = SUM(( \b2v_inst10|cnt\(15) ) + ( GND ) + ( \b2v_inst10|Add2~30\ ))
-- \b2v_inst10|Add2~74\ = CARRY(( \b2v_inst10|cnt\(15) ) + ( GND ) + ( \b2v_inst10|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(15),
	cin => \b2v_inst10|Add2~30\,
	sumout => \b2v_inst10|Add2~73_sumout\,
	cout => \b2v_inst10|Add2~74\);

-- Location: FF_X34_Y13_N17
\b2v_inst10|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~73_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(15));

-- Location: MLABCELL_X34_Y13_N18
\b2v_inst10|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~5_sumout\ = SUM(( \b2v_inst10|cnt\(16) ) + ( GND ) + ( \b2v_inst10|Add2~74\ ))
-- \b2v_inst10|Add2~6\ = CARRY(( \b2v_inst10|cnt\(16) ) + ( GND ) + ( \b2v_inst10|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(16),
	cin => \b2v_inst10|Add2~74\,
	sumout => \b2v_inst10|Add2~5_sumout\,
	cout => \b2v_inst10|Add2~6\);

-- Location: FF_X34_Y13_N20
\b2v_inst10|cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~5_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(16));

-- Location: MLABCELL_X34_Y13_N21
\b2v_inst10|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~17_sumout\ = SUM(( \b2v_inst10|cnt\(17) ) + ( GND ) + ( \b2v_inst10|Add2~6\ ))
-- \b2v_inst10|Add2~18\ = CARRY(( \b2v_inst10|cnt\(17) ) + ( GND ) + ( \b2v_inst10|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(17),
	cin => \b2v_inst10|Add2~6\,
	sumout => \b2v_inst10|Add2~17_sumout\,
	cout => \b2v_inst10|Add2~18\);

-- Location: FF_X34_Y13_N22
\b2v_inst10|cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~17_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(17));

-- Location: MLABCELL_X34_Y13_N24
\b2v_inst10|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~25_sumout\ = SUM(( \b2v_inst10|cnt\(18) ) + ( GND ) + ( \b2v_inst10|Add2~18\ ))
-- \b2v_inst10|Add2~26\ = CARRY(( \b2v_inst10|cnt\(18) ) + ( GND ) + ( \b2v_inst10|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(18),
	cin => \b2v_inst10|Add2~18\,
	sumout => \b2v_inst10|Add2~25_sumout\,
	cout => \b2v_inst10|Add2~26\);

-- Location: FF_X34_Y13_N26
\b2v_inst10|cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~25_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(18));

-- Location: MLABCELL_X34_Y14_N12
\b2v_inst10|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal1~0_combout\ = ( !\b2v_inst10|cnt\(5) & ( !\b2v_inst10|cnt\(1) & ( (!\b2v_inst10|cnt\(18) & (!\b2v_inst10|cnt\(0) & (!\b2v_inst10|cnt\(14) & !\b2v_inst10|cnt\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(18),
	datab => \b2v_inst10|ALT_INV_cnt\(0),
	datac => \b2v_inst10|ALT_INV_cnt\(14),
	datad => \b2v_inst10|ALT_INV_cnt\(17),
	datae => \b2v_inst10|ALT_INV_cnt\(5),
	dataf => \b2v_inst10|ALT_INV_cnt\(1),
	combout => \b2v_inst10|Equal1~0_combout\);

-- Location: MLABCELL_X34_Y13_N54
\b2v_inst10|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal2~0_combout\ = ( !\b2v_inst10|cnt\(8) & ( !\b2v_inst10|cnt\(2) & ( (!\b2v_inst10|cnt\(10) & (\b2v_inst10|cnt\(9) & (\b2v_inst10|cnt\(11) & !\b2v_inst10|cnt\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(10),
	datab => \b2v_inst10|ALT_INV_cnt\(9),
	datac => \b2v_inst10|ALT_INV_cnt\(11),
	datad => \b2v_inst10|ALT_INV_cnt\(12),
	datae => \b2v_inst10|ALT_INV_cnt\(8),
	dataf => \b2v_inst10|ALT_INV_cnt\(2),
	combout => \b2v_inst10|Equal2~0_combout\);

-- Location: MLABCELL_X34_Y13_N27
\b2v_inst10|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~65_sumout\ = SUM(( \b2v_inst10|cnt\(19) ) + ( GND ) + ( \b2v_inst10|Add2~26\ ))
-- \b2v_inst10|Add2~66\ = CARRY(( \b2v_inst10|cnt\(19) ) + ( GND ) + ( \b2v_inst10|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(19),
	cin => \b2v_inst10|Add2~26\,
	sumout => \b2v_inst10|Add2~65_sumout\,
	cout => \b2v_inst10|Add2~66\);

-- Location: FF_X34_Y13_N29
\b2v_inst10|cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~65_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(19));

-- Location: MLABCELL_X34_Y13_N30
\b2v_inst10|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~81_sumout\ = SUM(( \b2v_inst10|cnt\(20) ) + ( GND ) + ( \b2v_inst10|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(20),
	cin => \b2v_inst10|Add2~66\,
	sumout => \b2v_inst10|Add2~81_sumout\);

-- Location: FF_X34_Y13_N32
\b2v_inst10|cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~81_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(20));

-- Location: MLABCELL_X34_Y14_N6
\b2v_inst10|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal2~1_combout\ = ( !\b2v_inst10|cnt\(19) & ( \b2v_inst10|cnt\(3) & ( (\b2v_inst10|cnt\(7) & (!\b2v_inst10|cnt\(15) & (\b2v_inst10|cnt\(13) & \b2v_inst10|cnt\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(7),
	datab => \b2v_inst10|ALT_INV_cnt\(15),
	datac => \b2v_inst10|ALT_INV_cnt\(13),
	datad => \b2v_inst10|ALT_INV_cnt\(20),
	datae => \b2v_inst10|ALT_INV_cnt\(19),
	dataf => \b2v_inst10|ALT_INV_cnt\(3),
	combout => \b2v_inst10|Equal2~1_combout\);

-- Location: LABCELL_X35_Y14_N42
\b2v_inst10|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal2~3_combout\ = ( \b2v_inst10|cnt\(16) & ( !\b2v_inst10|cnt\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \b2v_inst10|ALT_INV_cnt\(16),
	dataf => \b2v_inst10|ALT_INV_cnt\(6),
	combout => \b2v_inst10|Equal2~3_combout\);

-- Location: LABCELL_X35_Y14_N3
\b2v_inst10|cnt[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|cnt[8]~0_combout\ = ( \b2v_inst10|Equal2~1_combout\ & ( \b2v_inst10|Equal2~3_combout\ & ( (!\KEY[0]~input_o\) # ((!\b2v_inst10|cnt\(4) & (\b2v_inst10|Equal1~0_combout\ & \b2v_inst10|Equal2~0_combout\))) ) ) ) # ( !\b2v_inst10|Equal2~1_combout\ 
-- & ( \b2v_inst10|Equal2~3_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( \b2v_inst10|Equal2~1_combout\ & ( !\b2v_inst10|Equal2~3_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\b2v_inst10|Equal2~1_combout\ & ( !\b2v_inst10|Equal2~3_combout\ & ( !\KEY[0]~input_o\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(4),
	datab => \b2v_inst10|ALT_INV_Equal1~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \b2v_inst10|ALT_INV_Equal2~0_combout\,
	datae => \b2v_inst10|ALT_INV_Equal2~1_combout\,
	dataf => \b2v_inst10|ALT_INV_Equal2~3_combout\,
	combout => \b2v_inst10|cnt[8]~0_combout\);

-- Location: FF_X34_Y14_N32
\b2v_inst10|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~13_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(0));

-- Location: MLABCELL_X34_Y14_N33
\b2v_inst10|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~21_sumout\ = SUM(( \b2v_inst10|cnt\(1) ) + ( GND ) + ( \b2v_inst10|Add2~14\ ))
-- \b2v_inst10|Add2~22\ = CARRY(( \b2v_inst10|cnt\(1) ) + ( GND ) + ( \b2v_inst10|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(1),
	cin => \b2v_inst10|Add2~14\,
	sumout => \b2v_inst10|Add2~21_sumout\,
	cout => \b2v_inst10|Add2~22\);

-- Location: FF_X34_Y14_N35
\b2v_inst10|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~21_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(1));

-- Location: MLABCELL_X34_Y14_N36
\b2v_inst10|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~57_sumout\ = SUM(( \b2v_inst10|cnt\(2) ) + ( GND ) + ( \b2v_inst10|Add2~22\ ))
-- \b2v_inst10|Add2~58\ = CARRY(( \b2v_inst10|cnt\(2) ) + ( GND ) + ( \b2v_inst10|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(2),
	cin => \b2v_inst10|Add2~22\,
	sumout => \b2v_inst10|Add2~57_sumout\,
	cout => \b2v_inst10|Add2~58\);

-- Location: FF_X34_Y14_N38
\b2v_inst10|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~57_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(2));

-- Location: MLABCELL_X34_Y14_N39
\b2v_inst10|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Add2~77_sumout\ = SUM(( \b2v_inst10|cnt\(3) ) + ( GND ) + ( \b2v_inst10|Add2~58\ ))
-- \b2v_inst10|Add2~78\ = CARRY(( \b2v_inst10|cnt\(3) ) + ( GND ) + ( \b2v_inst10|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_cnt\(3),
	cin => \b2v_inst10|Add2~58\,
	sumout => \b2v_inst10|Add2~77_sumout\,
	cout => \b2v_inst10|Add2~78\);

-- Location: FF_X34_Y14_N41
\b2v_inst10|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~77_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(3));

-- Location: FF_X34_Y14_N44
\b2v_inst10|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|Add2~9_sumout\,
	sclr => \b2v_inst10|cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|cnt\(4));

-- Location: MLABCELL_X34_Y14_N27
\b2v_inst10|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal2~2_combout\ = ( \b2v_inst10|Equal2~1_combout\ & ( \b2v_inst10|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \b2v_inst10|ALT_INV_Equal2~0_combout\,
	dataf => \b2v_inst10|ALT_INV_Equal2~1_combout\,
	combout => \b2v_inst10|Equal2~2_combout\);

-- Location: MLABCELL_X34_Y14_N24
\b2v_inst10|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal1~2_combout\ = ( \b2v_inst10|cnt\(15) & ( (!\b2v_inst10|cnt\(7) & (!\b2v_inst10|cnt\(13) & \b2v_inst10|cnt\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(7),
	datac => \b2v_inst10|ALT_INV_cnt\(13),
	datad => \b2v_inst10|ALT_INV_cnt\(19),
	dataf => \b2v_inst10|ALT_INV_cnt\(15),
	combout => \b2v_inst10|Equal1~2_combout\);

-- Location: MLABCELL_X34_Y13_N36
\b2v_inst10|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal1~1_combout\ = ( \b2v_inst10|cnt\(12) & ( (!\b2v_inst10|cnt\(11) & (\b2v_inst10|cnt\(8) & (\b2v_inst10|cnt\(10) & !\b2v_inst10|cnt\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(11),
	datab => \b2v_inst10|ALT_INV_cnt\(8),
	datac => \b2v_inst10|ALT_INV_cnt\(10),
	datad => \b2v_inst10|ALT_INV_cnt\(9),
	dataf => \b2v_inst10|ALT_INV_cnt\(12),
	combout => \b2v_inst10|Equal1~1_combout\);

-- Location: MLABCELL_X34_Y14_N18
\b2v_inst10|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Equal1~3_combout\ = ( \b2v_inst10|cnt\(2) & ( !\b2v_inst10|cnt\(3) & ( (\b2v_inst10|Equal1~2_combout\ & (!\b2v_inst10|cnt\(20) & \b2v_inst10|Equal1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_Equal1~2_combout\,
	datab => \b2v_inst10|ALT_INV_cnt\(20),
	datac => \b2v_inst10|ALT_INV_Equal1~1_combout\,
	datae => \b2v_inst10|ALT_INV_cnt\(2),
	dataf => \b2v_inst10|ALT_INV_cnt\(3),
	combout => \b2v_inst10|Equal1~3_combout\);

-- Location: LABCELL_X35_Y14_N27
\b2v_inst10|next_new_trame_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|next_new_trame_int~0_combout\ = ( !\b2v_inst10|cnt\(16) & ( ((!\b2v_inst10|cnt\(4) & (\b2v_inst10|cnt\(6) & (\b2v_inst10|Equal1~3_combout\ & \b2v_inst10|Equal1~0_combout\)))) # (\b2v_inst10|new_trame_int~q\) ) ) # ( \b2v_inst10|cnt\(16) & ( 
-- (\b2v_inst10|new_trame_int~q\ & ((((!\b2v_inst10|Equal2~2_combout\) # (!\b2v_inst10|Equal1~0_combout\)) # (\b2v_inst10|cnt\(6))) # (\b2v_inst10|cnt\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100000010111111110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_cnt\(4),
	datab => \b2v_inst10|ALT_INV_cnt\(6),
	datac => \b2v_inst10|ALT_INV_Equal2~2_combout\,
	datad => \b2v_inst10|ALT_INV_new_trame_int~q\,
	datae => \b2v_inst10|ALT_INV_cnt\(16),
	dataf => \b2v_inst10|ALT_INV_Equal1~0_combout\,
	datag => \b2v_inst10|ALT_INV_Equal1~3_combout\,
	combout => \b2v_inst10|next_new_trame_int~0_combout\);

-- Location: FF_X35_Y14_N29
\b2v_inst10|new_trame_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \b2v_inst10|next_new_trame_int~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|new_trame_int~q\);

-- Location: LABCELL_X35_Y13_N6
\b2v_inst10|etat~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|etat~8_combout\ = ( \b2v_inst10|new_trame_int~q\ & ( (!\b2v_inst10|etat.new_t1~q\ & (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # (!\b2v_inst10|Pwm~1_combout\)))) ) ) # ( !\b2v_inst10|new_trame_int~q\ & ( (\KEY[0]~input_o\ & 
-- ((!\b2v_inst10|etat.pwm_low_s~q\) # (!\b2v_inst10|Pwm~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000100010001000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.new_t1~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datad => \b2v_inst10|ALT_INV_Pwm~1_combout\,
	dataf => \b2v_inst10|ALT_INV_new_trame_int~q\,
	combout => \b2v_inst10|etat~8_combout\);

-- Location: FF_X35_Y13_N8
\b2v_inst10|etat.pwm_init_high_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|etat~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|etat.pwm_init_high_s~q\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X35_Y13_N39
\b2v_inst10|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~5_combout\ = ( \b2v_inst10|count_pwm\(6) & ( (!\b2v_inst10|count_pwm\(7) & (!\SW[6]~input_o\ & !\SW[7]~input_o\)) # (\b2v_inst10|count_pwm\(7) & ((!\SW[6]~input_o\) # (!\SW[7]~input_o\))) ) ) # ( !\b2v_inst10|count_pwm\(6) & ( 
-- (\b2v_inst10|count_pwm\(7) & !\SW[7]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011011101010001001101110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_count_pwm\(7),
	datab => \ALT_INV_SW[6]~input_o\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \b2v_inst10|ALT_INV_count_pwm\(6),
	combout => \b2v_inst10|LessThan0~5_combout\);

-- Location: LABCELL_X35_Y13_N36
\b2v_inst10|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~4_combout\ = ( \SW[7]~input_o\ & ( (\b2v_inst10|count_pwm\(7) & (!\SW[6]~input_o\ $ (\b2v_inst10|count_pwm\(6)))) ) ) # ( !\SW[7]~input_o\ & ( (!\b2v_inst10|count_pwm\(7) & (!\SW[6]~input_o\ $ (\b2v_inst10|count_pwm\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[6]~input_o\,
	datac => \b2v_inst10|ALT_INV_count_pwm\(7),
	datad => \b2v_inst10|ALT_INV_count_pwm\(6),
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \b2v_inst10|LessThan0~4_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X36_Y13_N18
\b2v_inst10|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~2_combout\ = ( \b2v_inst10|count_pwm\(4) & ( (!\SW[4]~input_o\ & ((!\SW[5]~input_o\) # (\b2v_inst10|count_pwm\(5)))) # (\SW[4]~input_o\ & (!\SW[5]~input_o\ & \b2v_inst10|count_pwm\(5))) ) ) # ( !\b2v_inst10|count_pwm\(4) & ( 
-- (!\SW[5]~input_o\ & \b2v_inst10|count_pwm\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110010001000111011101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datab => \ALT_INV_SW[5]~input_o\,
	datad => \b2v_inst10|ALT_INV_count_pwm\(5),
	dataf => \b2v_inst10|ALT_INV_count_pwm\(4),
	combout => \b2v_inst10|LessThan0~2_combout\);

-- Location: LABCELL_X36_Y13_N21
\b2v_inst10|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~1_combout\ = ( \b2v_inst10|count_pwm\(4) & ( (\SW[4]~input_o\ & (!\SW[5]~input_o\ $ (\b2v_inst10|count_pwm\(5)))) ) ) # ( !\b2v_inst10|count_pwm\(4) & ( (!\SW[4]~input_o\ & (!\SW[5]~input_o\ $ (\b2v_inst10|count_pwm\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001001000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datab => \ALT_INV_SW[5]~input_o\,
	datad => \b2v_inst10|ALT_INV_count_pwm\(5),
	dataf => \b2v_inst10|ALT_INV_count_pwm\(4),
	combout => \b2v_inst10|LessThan0~1_combout\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X36_Y13_N24
\b2v_inst10|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~0_combout\ = ( \b2v_inst10|count_pwm\(2) & ( \b2v_inst10|count_pwm\(1) & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & \b2v_inst10|count_pwm\(0)))) ) ) ) # ( !\b2v_inst10|count_pwm\(2) & ( 
-- \b2v_inst10|count_pwm\(1) & ( (!\SW[2]~input_o\ & ((!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & \b2v_inst10|count_pwm\(0))))) ) ) ) # ( \b2v_inst10|count_pwm\(2) & ( !\b2v_inst10|count_pwm\(1) & ( (!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & (!\SW[1]~input_o\ & 
-- \b2v_inst10|count_pwm\(0)))) ) ) ) # ( !\b2v_inst10|count_pwm\(2) & ( !\b2v_inst10|count_pwm\(1) & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (!\SW[2]~input_o\ & \b2v_inst10|count_pwm\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000111100001111100011000000111000001111110011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \b2v_inst10|ALT_INV_count_pwm\(0),
	datae => \b2v_inst10|ALT_INV_count_pwm\(2),
	dataf => \b2v_inst10|ALT_INV_count_pwm\(1),
	combout => \b2v_inst10|LessThan0~0_combout\);

-- Location: LABCELL_X36_Y13_N6
\b2v_inst10|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|LessThan0~3_combout\ = ( \b2v_inst10|LessThan0~0_combout\ & ( (!\b2v_inst10|LessThan0~2_combout\ & ((!\b2v_inst10|LessThan0~1_combout\) # ((!\b2v_inst10|count_pwm\(3) & \SW[3]~input_o\)))) ) ) # ( !\b2v_inst10|LessThan0~0_combout\ & ( 
-- (!\b2v_inst10|LessThan0~2_combout\ & ((!\b2v_inst10|count_pwm\(3)) # ((!\b2v_inst10|LessThan0~1_combout\) # (\SW[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010101010001010101010100000101010001010000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_LessThan0~2_combout\,
	datab => \b2v_inst10|ALT_INV_count_pwm\(3),
	datac => \b2v_inst10|ALT_INV_LessThan0~1_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \b2v_inst10|ALT_INV_LessThan0~0_combout\,
	combout => \b2v_inst10|LessThan0~3_combout\);

-- Location: LABCELL_X35_Y13_N18
\b2v_inst10|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Selector9~0_combout\ = ( \b2v_inst10|LessThan0~3_combout\ & ( (!\b2v_inst10|etat.pwm_init_high_s~q\) # ((!\b2v_inst10|LessThan0~5_combout\ & \b2v_inst10|etat.pwm_high_s~q\)) ) ) # ( !\b2v_inst10|LessThan0~3_combout\ & ( 
-- (!\b2v_inst10|etat.pwm_init_high_s~q\) # ((!\b2v_inst10|LessThan0~5_combout\ & (!\b2v_inst10|LessThan0~4_combout\ & \b2v_inst10|etat.pwm_high_s~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101010101010101110101010101010111011101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.pwm_init_high_s~q\,
	datab => \b2v_inst10|ALT_INV_LessThan0~5_combout\,
	datac => \b2v_inst10|ALT_INV_LessThan0~4_combout\,
	datad => \b2v_inst10|ALT_INV_etat.pwm_high_s~q\,
	dataf => \b2v_inst10|ALT_INV_LessThan0~3_combout\,
	combout => \b2v_inst10|Selector9~0_combout\);

-- Location: FF_X35_Y13_N20
\b2v_inst10|etat.pwm_high_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Selector9~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|etat.pwm_high_s~q\);

-- Location: LABCELL_X35_Y13_N30
\b2v_inst10|pwm_number[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[0]~2_combout\ = ( \b2v_inst10|pwm_number\(0) & ( \b2v_inst10|LessThan2~1_combout\ & ( (\KEY[0]~input_o\ & (((!\b2v_inst10|etat.pwm_low_s~q\) # (!\b2v_inst10|LessThan2~0_combout\)) # (\b2v_inst10|pwm_number\(3)))) ) ) ) # ( 
-- !\b2v_inst10|pwm_number\(0) & ( \b2v_inst10|LessThan2~1_combout\ & ( (\KEY[0]~input_o\ & (!\b2v_inst10|pwm_number\(3) & (\b2v_inst10|etat.pwm_low_s~q\ & \b2v_inst10|LessThan2~0_combout\))) ) ) ) # ( \b2v_inst10|pwm_number\(0) & ( 
-- !\b2v_inst10|LessThan2~1_combout\ & ( (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # (\b2v_inst10|pwm_number\(3)))) ) ) ) # ( !\b2v_inst10|pwm_number\(0) & ( !\b2v_inst10|LessThan2~1_combout\ & ( (\KEY[0]~input_o\ & (!\b2v_inst10|pwm_number\(3) & 
-- \b2v_inst10|etat.pwm_low_s~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010100010101000100000000000001000101010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \b2v_inst10|ALT_INV_pwm_number\(3),
	datac => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datad => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	datae => \b2v_inst10|ALT_INV_pwm_number\(0),
	dataf => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst10|pwm_number[0]~2_combout\);

-- Location: FF_X35_Y13_N32
\b2v_inst10|pwm_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|pwm_number[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|pwm_number\(0));

-- Location: LABCELL_X35_Y13_N54
\b2v_inst10|pwm_number[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[1]~1_combout\ = ( \b2v_inst10|pwm_number\(1) & ( \b2v_inst10|Pwm~1_combout\ & ( (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # ((!\b2v_inst10|Selector10~0_combout\) # (!\b2v_inst10|pwm_number\(0))))) ) ) ) # ( 
-- !\b2v_inst10|pwm_number\(1) & ( \b2v_inst10|Pwm~1_combout\ & ( (\b2v_inst10|etat.pwm_low_s~q\ & (\b2v_inst10|Selector10~0_combout\ & (\b2v_inst10|pwm_number\(0) & \KEY[0]~input_o\))) ) ) ) # ( \b2v_inst10|pwm_number\(1) & ( !\b2v_inst10|Pwm~1_combout\ & ( 
-- (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # (!\b2v_inst10|Selector10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001110111000000000000000010000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datab => \b2v_inst10|ALT_INV_Selector10~0_combout\,
	datac => \b2v_inst10|ALT_INV_pwm_number\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \b2v_inst10|ALT_INV_pwm_number\(1),
	dataf => \b2v_inst10|ALT_INV_Pwm~1_combout\,
	combout => \b2v_inst10|pwm_number[1]~1_combout\);

-- Location: FF_X35_Y13_N56
\b2v_inst10|pwm_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|pwm_number[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|pwm_number\(1));

-- Location: LABCELL_X35_Y13_N12
\b2v_inst10|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Selector10~0_combout\ = ( \b2v_inst10|LessThan2~0_combout\ & ( \b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|pwm_number\(3)) # ((!\b2v_inst10|pwm_number\(1) & (!\b2v_inst10|pwm_number\(0) & !\b2v_inst10|pwm_number\(2)))) ) ) ) # ( 
-- \b2v_inst10|LessThan2~0_combout\ & ( !\b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|pwm_number\(3)) # ((!\b2v_inst10|pwm_number\(1) & (!\b2v_inst10|pwm_number\(0) & !\b2v_inst10|pwm_number\(2)))) ) ) ) # ( !\b2v_inst10|LessThan2~0_combout\ & ( 
-- !\b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|pwm_number\(3)) # ((!\b2v_inst10|pwm_number\(1) & (!\b2v_inst10|pwm_number\(0) & !\b2v_inst10|pwm_number\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011110000111110001111000000000000000000001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_pwm_number\(1),
	datab => \b2v_inst10|ALT_INV_pwm_number\(0),
	datac => \b2v_inst10|ALT_INV_pwm_number\(3),
	datad => \b2v_inst10|ALT_INV_pwm_number\(2),
	datae => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	dataf => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst10|Selector10~0_combout\);

-- Location: LABCELL_X35_Y13_N42
\b2v_inst10|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Selector10~1_combout\ = ( \b2v_inst10|etat.pwm_low_s~q\ & ( \b2v_inst10|LessThan0~3_combout\ & ( (!\b2v_inst10|Selector10~0_combout\) # ((\b2v_inst10|etat.pwm_high_s~q\ & \b2v_inst10|LessThan0~5_combout\)) ) ) ) # ( 
-- !\b2v_inst10|etat.pwm_low_s~q\ & ( \b2v_inst10|LessThan0~3_combout\ & ( (\b2v_inst10|etat.pwm_high_s~q\ & \b2v_inst10|LessThan0~5_combout\) ) ) ) # ( \b2v_inst10|etat.pwm_low_s~q\ & ( !\b2v_inst10|LessThan0~3_combout\ & ( 
-- (!\b2v_inst10|Selector10~0_combout\) # ((\b2v_inst10|etat.pwm_high_s~q\ & ((\b2v_inst10|LessThan0~4_combout\) # (\b2v_inst10|LessThan0~5_combout\)))) ) ) ) # ( !\b2v_inst10|etat.pwm_low_s~q\ & ( !\b2v_inst10|LessThan0~3_combout\ & ( 
-- (\b2v_inst10|etat.pwm_high_s~q\ & ((\b2v_inst10|LessThan0~4_combout\) # (\b2v_inst10|LessThan0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101111111110001010100010001000100011111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_etat.pwm_high_s~q\,
	datab => \b2v_inst10|ALT_INV_LessThan0~5_combout\,
	datac => \b2v_inst10|ALT_INV_LessThan0~4_combout\,
	datad => \b2v_inst10|ALT_INV_Selector10~0_combout\,
	datae => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	dataf => \b2v_inst10|ALT_INV_LessThan0~3_combout\,
	combout => \b2v_inst10|Selector10~1_combout\);

-- Location: FF_X35_Y13_N44
\b2v_inst10|etat.pwm_low_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Selector10~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|etat.pwm_low_s~q\);

-- Location: MLABCELL_X34_Y13_N39
\b2v_inst10|pwm_number[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[2]~4_combout\ = ( !\b2v_inst10|pwm_number\(3) & ( (\b2v_inst10|pwm_number\(1) & \b2v_inst10|pwm_number\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \b2v_inst10|ALT_INV_pwm_number\(1),
	datad => \b2v_inst10|ALT_INV_pwm_number\(0),
	dataf => \b2v_inst10|ALT_INV_pwm_number\(3),
	combout => \b2v_inst10|pwm_number[2]~4_combout\);

-- Location: MLABCELL_X34_Y13_N48
\b2v_inst10|pwm_number[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[2]~0_combout\ = ( \b2v_inst10|pwm_number\(2) & ( \b2v_inst10|LessThan2~0_combout\ & ( (\KEY[0]~input_o\ & ((!\b2v_inst10|etat.pwm_low_s~q\) # (!\b2v_inst10|pwm_number[2]~4_combout\))) ) ) ) # ( !\b2v_inst10|pwm_number\(2) & ( 
-- \b2v_inst10|LessThan2~0_combout\ & ( (\KEY[0]~input_o\ & (\b2v_inst10|etat.pwm_low_s~q\ & \b2v_inst10|pwm_number[2]~4_combout\)) ) ) ) # ( \b2v_inst10|pwm_number\(2) & ( !\b2v_inst10|LessThan2~0_combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\b2v_inst10|etat.pwm_low_s~q\) # ((!\b2v_inst10|pwm_number[2]~4_combout\) # (\b2v_inst10|LessThan2~1_combout\)))) ) ) ) # ( !\b2v_inst10|pwm_number\(2) & ( !\b2v_inst10|LessThan2~0_combout\ & ( (\KEY[0]~input_o\ & (\b2v_inst10|etat.pwm_low_s~q\ & 
-- (!\b2v_inst10|LessThan2~1_combout\ & \b2v_inst10|pwm_number[2]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010101010100010100000000000100010101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datac => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	datad => \b2v_inst10|ALT_INV_pwm_number[2]~4_combout\,
	datae => \b2v_inst10|ALT_INV_pwm_number\(2),
	dataf => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	combout => \b2v_inst10|pwm_number[2]~0_combout\);

-- Location: FF_X34_Y13_N50
\b2v_inst10|pwm_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|pwm_number[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|pwm_number\(2));

-- Location: MLABCELL_X34_Y13_N42
\b2v_inst10|pwm_number[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[3]~5_combout\ = ( \b2v_inst10|pwm_number\(0) & ( \b2v_inst10|pwm_number\(3) ) ) # ( !\b2v_inst10|pwm_number\(0) & ( \b2v_inst10|pwm_number\(3) & ( (\b2v_inst10|pwm_number\(1)) # (\b2v_inst10|pwm_number\(2)) ) ) ) # ( 
-- \b2v_inst10|pwm_number\(0) & ( !\b2v_inst10|pwm_number\(3) & ( (\b2v_inst10|pwm_number\(2) & \b2v_inst10|pwm_number\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_pwm_number\(2),
	datad => \b2v_inst10|ALT_INV_pwm_number\(1),
	datae => \b2v_inst10|ALT_INV_pwm_number\(0),
	dataf => \b2v_inst10|ALT_INV_pwm_number\(3),
	combout => \b2v_inst10|pwm_number[3]~5_combout\);

-- Location: LABCELL_X35_Y13_N48
\b2v_inst10|pwm_number[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_number[3]~3_combout\ = ( \b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|etat.pwm_low_s~q\ & (\b2v_inst10|pwm_number\(3))) # (\b2v_inst10|etat.pwm_low_s~q\ & ((!\b2v_inst10|LessThan2~0_combout\ & (\b2v_inst10|pwm_number\(3))) # 
-- (\b2v_inst10|LessThan2~0_combout\ & ((\b2v_inst10|pwm_number[3]~5_combout\))))) ) ) # ( !\b2v_inst10|LessThan2~1_combout\ & ( (!\b2v_inst10|etat.pwm_low_s~q\ & (\b2v_inst10|pwm_number\(3))) # (\b2v_inst10|etat.pwm_low_s~q\ & 
-- ((\b2v_inst10|pwm_number[3]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010101010100110101010101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_pwm_number\(3),
	datab => \b2v_inst10|ALT_INV_pwm_number[3]~5_combout\,
	datac => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datad => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	dataf => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	combout => \b2v_inst10|pwm_number[3]~3_combout\);

-- Location: FF_X35_Y13_N50
\b2v_inst10|pwm_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|pwm_number[3]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|pwm_number\(3));

-- Location: LABCELL_X35_Y13_N51
\b2v_inst10|Pwm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Pwm~0_combout\ = ( !\b2v_inst10|pwm_number\(2) & ( (\b2v_inst10|pwm_number\(3) & (!\b2v_inst10|pwm_number\(0) & !\b2v_inst10|pwm_number\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_pwm_number\(3),
	datac => \b2v_inst10|ALT_INV_pwm_number\(0),
	datad => \b2v_inst10|ALT_INV_pwm_number\(1),
	dataf => \b2v_inst10|ALT_INV_pwm_number\(2),
	combout => \b2v_inst10|Pwm~0_combout\);

-- Location: LABCELL_X35_Y13_N24
\b2v_inst10|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|Selector11~0_combout\ = ( \b2v_inst10|etat.new_t0~q\ & ( \b2v_inst10|new_trame_int~q\ ) ) # ( !\b2v_inst10|etat.new_t0~q\ & ( \b2v_inst10|new_trame_int~q\ & ( (\b2v_inst10|Pwm~0_combout\ & (\b2v_inst10|etat.pwm_low_s~q\ & 
-- ((!\b2v_inst10|LessThan2~1_combout\) # (\b2v_inst10|LessThan2~0_combout\)))) ) ) ) # ( \b2v_inst10|etat.new_t0~q\ & ( !\b2v_inst10|new_trame_int~q\ & ( (\b2v_inst10|Pwm~0_combout\ & (\b2v_inst10|etat.pwm_low_s~q\ & ((!\b2v_inst10|LessThan2~1_combout\) # 
-- (\b2v_inst10|LessThan2~0_combout\)))) ) ) ) # ( !\b2v_inst10|etat.new_t0~q\ & ( !\b2v_inst10|new_trame_int~q\ & ( (\b2v_inst10|Pwm~0_combout\ & (\b2v_inst10|etat.pwm_low_s~q\ & ((!\b2v_inst10|LessThan2~1_combout\) # (\b2v_inst10|LessThan2~0_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101000000000100010100000000010001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \b2v_inst10|ALT_INV_Pwm~0_combout\,
	datab => \b2v_inst10|ALT_INV_LessThan2~1_combout\,
	datac => \b2v_inst10|ALT_INV_LessThan2~0_combout\,
	datad => \b2v_inst10|ALT_INV_etat.pwm_low_s~q\,
	datae => \b2v_inst10|ALT_INV_etat.new_t0~q\,
	dataf => \b2v_inst10|ALT_INV_new_trame_int~q\,
	combout => \b2v_inst10|Selector11~0_combout\);

-- Location: FF_X35_Y13_N26
\b2v_inst10|etat.new_t0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|Selector11~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|etat.new_t0~q\);

-- Location: LABCELL_X35_Y13_N3
\b2v_inst10|etat~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|etat~7_combout\ = ( !\b2v_inst10|new_trame_int~q\ & ( (\KEY[0]~input_o\ & ((\b2v_inst10|etat.new_t1~q\) # (\b2v_inst10|etat.new_t0~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \b2v_inst10|ALT_INV_etat.new_t0~q\,
	datad => \b2v_inst10|ALT_INV_etat.new_t1~q\,
	dataf => \b2v_inst10|ALT_INV_new_trame_int~q\,
	combout => \b2v_inst10|etat~7_combout\);

-- Location: FF_X35_Y13_N5
\b2v_inst10|etat.new_t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|etat~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|etat.new_t1~q\);

-- Location: LABCELL_X35_Y13_N0
\b2v_inst10|pwm_signal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \b2v_inst10|pwm_signal~0_combout\ = ( \b2v_inst10|LessThan0~3_combout\ & ( (!\b2v_inst10|LessThan0~5_combout\ & \b2v_inst10|etat.pwm_high_s~q\) ) ) # ( !\b2v_inst10|LessThan0~3_combout\ & ( (!\b2v_inst10|LessThan0~5_combout\ & 
-- (\b2v_inst10|etat.pwm_high_s~q\ & !\b2v_inst10|LessThan0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \b2v_inst10|ALT_INV_LessThan0~5_combout\,
	datac => \b2v_inst10|ALT_INV_etat.pwm_high_s~q\,
	datad => \b2v_inst10|ALT_INV_LessThan0~4_combout\,
	dataf => \b2v_inst10|ALT_INV_LessThan0~3_combout\,
	combout => \b2v_inst10|pwm_signal~0_combout\);

-- Location: FF_X35_Y13_N2
\b2v_inst10|PWMout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Ext_Clock~inputCLKENA0_outclk\,
	d => \b2v_inst10|pwm_signal~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \b2v_inst10|PWMout~q\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X72_Y0_N35
\I2C_SCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SCLK,
	o => \I2C_SCLK~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
		number_of_fplls => 1);
-- pragma translate_on
END structure;


