V3 40
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd 2013/06/03.20:49:36 P.68d
EN mdm_v2_10_a/JTAG_CONTROL 1540408929 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd \
      PB ieee/std_logic_1164 1370735607 PB ieee/NUMERIC_STD 1370735611
AR mdm_v2_10_a/JTAG_CONTROL/IMP 1540408930 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/jtag_control.vhd \
      EN mdm_v2_10_a/JTAG_CONTROL 1540408929 LB unisim PH unisim/VCOMPONENTS 1370735613 \
      LB mdm_v2_10_a CP FDC_1 CP std_logic CP signal CP LUT4 CP FDRE_1 CP SRL16E \
      CP std_logic_vector CP FDRSE CP SRL_FIFO EN mdm_v2_10_a/SRL_FIFO 1540408925
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd 2013/06/03.20:49:36 P.68d
EN mdm_v2_10_a/MDM 1540408937 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd \
      PB ieee/std_logic_1164 1370735607 LB unisim PH unisim/VCOMPONENTS 1370735613 \
      LB mdm_v2_10_a LB proc_common_v3_00_a LB axi_lite_ipif_v1_01_a \
      PB proc_common_v3_00_a/family_support 1540408807 \
      PB proc_common_v3_00_a/ipif_pkg 1540408924 \
      EN axi_lite_ipif_v1_01_a/axi_lite_ipif 1540408933
AR mdm_v2_10_a/MDM/IMP 1540408938 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm.vhd \
      EN mdm_v2_10_a/MDM 1540408937 CP BSCAN_SPARTAN3 CP BSCAN_SPARTAN3A \
      CP BSCAN_SPARTAN6 CP BSCAN_VIRTEX4 CP BSCAN_VIRTEX5 CP BSCAN_VIRTEX6 \
      CP BSCANE2 CP BUFG CP MDM_Core CP axi_lite_ipif_v1_01_a/axi_lite_ipif
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd 2013/06/03.20:49:36 P.68d
EN mdm_v2_10_a/MDM_Core 1540408935 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd \
      PB ieee/std_logic_1164 1370735607
AR mdm_v2_10_a/MDM_CORE/IMP 1540408936 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/mdm_core.vhd \
      EN mdm_v2_10_a/MDM_Core 1540408935 LB proc_common_v3_00_a LB unisim \
      PH unisim/VCOMPONENTS 1370735613 LB mdm_v2_10_a CP std_logic_vector \
      CP pselect CP FDRE CP std_logic CP JTAG_CONTROL EN proc_common_v3_00_a/pselect 1540408889
FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd 2013/06/03.20:49:36 P.68d
EN mdm_v2_10_a/SRL_FIFO 1540408925 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd \
      PB ieee/std_logic_1164 1370735607
AR mdm_v2_10_a/SRL_FIFO/IMP 1540408926 \
      FL $XILINX/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/hdl/vhdl/srl_fifo.vhd \
      EN mdm_v2_10_a/SRL_FIFO 1540408925 LB unisim PH unisim/VCOMPONENTS 1370735613 \
      CP MUXCY_L CP XORCY CP FDRE CP SRL16E
