Analysis & Synthesis report for e_my_calculator
Mon Feb 21 14:25:02 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |e_my_calculator|e_finite_sm:fsm|slv_fsm_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "e_arithmetic_operations:operations"
 14. Port Connectivity Checks: "e_flipflop:flip_flop_10"
 15. Port Connectivity Checks: "e_flipflop:flip_flop_9"
 16. Port Connectivity Checks: "e_flipflop:flip_flop_8"
 17. Port Connectivity Checks: "e_flipflop:flip_flop_7"
 18. Port Connectivity Checks: "e_flipflop:flip_flop_6"
 19. Port Connectivity Checks: "e_flipflop:flip_flop_5"
 20. Port Connectivity Checks: "e_flipflop:flip_flop_4"
 21. Port Connectivity Checks: "e_flipflop:flip_flop_3"
 22. Port Connectivity Checks: "e_flipflop:flip_flop_2"
 23. Port Connectivity Checks: "e_flipflop:flip_flop_1"
 24. Port Connectivity Checks: "e_finite_sm:fsm"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb 21 14:25:02 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; e_my_calculator                             ;
; Top-level Entity Name           ; e_my_calculator                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 23                                          ;
; Total pins                      ; 90                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; e_my_calculator    ; e_my_calculator    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------+---------+
; e_combine_digits.vhd             ; yes             ; User VHDL File        ; C:/Users/umang/Desktop/New folder/e_combine_digits.vhd            ;         ;
; e_convert_switch_to_integer.vhd  ; yes             ; User VHDL File        ; C:/Users/umang/Desktop/New folder/e_convert_switch_to_integer.vhd ;         ;
; e_my_calculator.vhd              ; yes             ; Auto-Found VHDL File  ; C:/Users/umang/Desktop/New folder/e_my_calculator.vhd             ;         ;
; e_finite_sm.vhd                  ; yes             ; Auto-Found VHDL File  ; C:/Users/umang/Desktop/New folder/e_finite_sm.vhd                 ;         ;
; e_flipflop.vhd                   ; yes             ; Auto-Found VHDL File  ; C:/Users/umang/Desktop/New folder/e_flipflop.vhd                  ;         ;
; e_7_seg.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/umang/Desktop/New folder/e_7_seg.vhd                     ;         ;
; e_arithmetic_operations.vhd      ; yes             ; Auto-Found VHDL File  ; C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd     ;         ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 41        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 69        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 11        ;
;     -- 5 input functions                    ; 9         ;
;     -- 4 input functions                    ; 38        ;
;     -- <=3 input functions                  ; 11        ;
;                                             ;           ;
; Dedicated logic registers                   ; 23        ;
;                                             ;           ;
; I/O pins                                    ; 90        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 23        ;
; Total fan-out                               ; 477       ;
; Average fan-out                             ; 1.75      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name                 ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------------+--------------+
; |e_my_calculator                                 ; 69 (16)             ; 23 (0)                    ; 0                 ; 0          ; 90   ; 0            ; |e_my_calculator                                             ; e_my_calculator             ; work         ;
;    |e_7_seg:HEX_1|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_7_seg:HEX_1                               ; e_7_seg                     ; work         ;
;    |e_7_seg:HEX_2|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_7_seg:HEX_2                               ; e_7_seg                     ; work         ;
;    |e_7_seg:HEX_3|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_7_seg:HEX_3                               ; e_7_seg                     ; work         ;
;    |e_7_seg:HEX_4|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_7_seg:HEX_4                               ; e_7_seg                     ; work         ;
;    |e_convert_switch_to_integer:switch_to_digit| ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_convert_switch_to_integer:switch_to_digit ; e_convert_switch_to_integer ; work         ;
;    |e_finite_sm:fsm|                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_finite_sm:fsm                             ; e_finite_sm                 ; work         ;
;    |e_flipflop:flip_flop_1|                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_flipflop:flip_flop_1                      ; e_flipflop                  ; work         ;
;    |e_flipflop:flip_flop_2|                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_flipflop:flip_flop_2                      ; e_flipflop                  ; work         ;
;    |e_flipflop:flip_flop_3|                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_flipflop:flip_flop_3                      ; e_flipflop                  ; work         ;
;    |e_flipflop:flip_flop_4|                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |e_my_calculator|e_flipflop:flip_flop_4                      ; e_flipflop                  ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |e_my_calculator|e_finite_sm:fsm|slv_fsm_state                                                                                                                                ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; slv_fsm_state.State_6 ; slv_fsm_state.State_5 ; slv_fsm_state.State_4 ; slv_fsm_state.state_3 ; slv_fsm_state.state_2 ; slv_fsm_state.state_1 ; slv_fsm_state.state_0 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; slv_fsm_state.state_0 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; slv_fsm_state.state_1 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; slv_fsm_state.state_2 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; slv_fsm_state.state_3 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; slv_fsm_state.State_4 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; slv_fsm_state.State_5 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; slv_fsm_state.State_6 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; slv_enable_1                                       ; slv_enable_1        ; yes                    ;
; slv_enable_2                                       ; slv_enable_2        ; yes                    ;
; slv_enable_3                                       ; slv_enable_3        ; yes                    ;
; slv_enable_4                                       ; slv_enable_4        ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; e_flipflop:flip_flop_10|buff[0]         ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_10|buff[1..30]     ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_10|buff[31]        ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_9|buff[0]          ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_9|buff[1..30]      ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_9|buff[31]         ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_8|buff[0]          ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_8|buff[1..30]      ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_8|buff[31]         ; Stuck at VCC due to stuck port data_in ;
; e_flipflop:flip_flop_4|buff[4..31]      ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_3|buff[4..31]      ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_2|buff[4..31]      ; Stuck at GND due to stuck port data_in ;
; e_flipflop:flip_flop_1|buff[4..31]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 208 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 23    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |e_my_calculator|e_finite_sm:fsm|Selector0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "e_arithmetic_operations:operations" ;
+---------------------+-------+----------+-----------------------+
; Port                ; Type  ; Severity ; Details               ;
+---------------------+-------+----------+-----------------------+
; slv_start_operation ; Input ; Info     ; Stuck at VCC          ;
+---------------------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_10" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; enable       ; Input ; Info     ; Stuck at VCC      ;
; input[30..1] ; Input ; Info     ; Stuck at GND      ;
; input[31]    ; Input ; Info     ; Stuck at VCC      ;
; input[0]     ; Input ; Info     ; Stuck at VCC      ;
; rst          ; Input ; Info     ; Stuck at GND      ;
+--------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_9" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; enable       ; Input ; Info     ; Stuck at VCC     ;
; input[30..1] ; Input ; Info     ; Stuck at GND     ;
; input[31]    ; Input ; Info     ; Stuck at VCC     ;
; input[0]     ; Input ; Info     ; Stuck at VCC     ;
; rst          ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_8" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; enable       ; Input ; Info     ; Stuck at VCC     ;
; input[30..1] ; Input ; Info     ; Stuck at GND     ;
; input[31]    ; Input ; Info     ; Stuck at VCC     ;
; input[0]     ; Input ; Info     ; Stuck at VCC     ;
; rst          ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_7"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; buff   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_6"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; buff   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_5"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; buff   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_4" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rst  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_3" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rst  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_2" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rst  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "e_flipflop:flip_flop_1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rst  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "e_finite_sm:fsm" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 23                          ;
;     ENA               ; 20                          ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 75                          ;
;     normal            ; 75                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 11                          ;
; boundary_port         ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 21 14:24:54 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file e_combine_digits.vhd
    Info (12022): Found design unit 1: e_combine_digits-a_combine_int File: C:/Users/umang/Desktop/New folder/e_combine_digits.vhd Line: 18
    Info (12023): Found entity 1: e_combine_digits File: C:/Users/umang/Desktop/New folder/e_combine_digits.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file e_convert_switch_to_integer.vhd
    Info (12022): Found design unit 1: e_convert_switch_to_integer-a_convert_switch_to_integer File: C:/Users/umang/Desktop/New folder/e_convert_switch_to_integer.vhd Line: 11
    Info (12023): Found entity 1: e_convert_switch_to_integer File: C:/Users/umang/Desktop/New folder/e_convert_switch_to_integer.vhd Line: 5
Warning (12125): Using design file e_my_calculator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: e_my_calculator-a_my_Calculator File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 25
    Info (12023): Found entity 1: e_my_calculator File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 5
Info (12127): Elaborating entity "e_my_calculator" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at e_my_calculator.vhd(9): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at e_my_calculator.vhd(21): used implicit default value for signal "slv_out_unsigned" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at e_my_calculator.vhd(88): used explicit default value for signal "slv_reset" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object "slv_operand_1" assigned a value but never read File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 95
Warning (10036): Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object "slv_operand_2" assigned a value but never read File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 95
Warning (10541): VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal "r_digit_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal "r_digit_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal "r_digit_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at e_my_calculator.vhd(102): object "slv_result_store" assigned a value but never read File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(139): signal "slv_switch_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 139
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(141): signal "slv_digit_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 141
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(146): signal "slv_switch_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 146
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(153): signal "slv_switch_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 153
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(161): signal "slv_switch_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 161
Warning (10492): VHDL Process Statement warning at e_my_calculator.vhd(169): signal "slv_push_btn_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 169
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_1", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_2", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_3", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_4", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_5", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_6", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_7", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_8", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_9", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_enable_10", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (10631): VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable "slv_start_operation", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_start_operation" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_10" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_9" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_8" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_7" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_6" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_5" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_4" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_3" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_2" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Info (10041): Inferred latch for "slv_enable_1" at e_my_calculator.vhd(135) File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 135
Warning (12125): Using design file e_finite_sm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: e_finite_sm-a_finite_sm File: C:/Users/umang/Desktop/New folder/e_finite_sm.vhd Line: 13
    Info (12023): Found entity 1: e_finite_sm File: C:/Users/umang/Desktop/New folder/e_finite_sm.vhd Line: 4
Info (12128): Elaborating entity "e_finite_sm" for hierarchy "e_finite_sm:fsm" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 109
Info (12128): Elaborating entity "e_convert_switch_to_integer" for hierarchy "e_convert_switch_to_integer:switch_to_digit" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 110
Info (12128): Elaborating entity "e_combine_digits" for hierarchy "e_combine_digits:operand_1" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 112
Warning (12125): Using design file e_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: e_flipflop-a_flipflop File: C:/Users/umang/Desktop/New folder/e_flipflop.vhd Line: 14
    Info (12023): Found entity 1: e_flipflop File: C:/Users/umang/Desktop/New folder/e_flipflop.vhd Line: 6
Info (12128): Elaborating entity "e_flipflop" for hierarchy "e_flipflop:flip_flop_1" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 115
Warning (12125): Using design file e_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: e_7_seg-a_7_seg File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 12
    Info (12023): Found entity 1: e_7_seg File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 4
Info (12128): Elaborating entity "e_7_seg" for hierarchy "e_7_seg:HEX_1" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 126
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(17): used explicit default value for signal "slv_0" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(18): used explicit default value for signal "slv_1" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(19): used explicit default value for signal "slv_2" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(20): used explicit default value for signal "slv_3" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(21): used explicit default value for signal "slv_4" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(22): used explicit default value for signal "slv_5" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(23): used explicit default value for signal "slv_6" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(24): used explicit default value for signal "slv_7" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(25): used explicit default value for signal "slv_8" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(26): used explicit default value for signal "slv_9" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at e_7_seg.vhd(27): used explicit default value for signal "slv_X" because signal was never assigned a value File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 27
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(36): signal "slv_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 36
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(38): signal "slv_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 38
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(40): signal "slv_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 40
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(42): signal "slv_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 42
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(44): signal "slv_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 44
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(46): signal "slv_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 46
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(48): signal "slv_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 48
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(50): signal "slv_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 50
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(52): signal "slv_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 52
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(54): signal "slv_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 54
Warning (10492): VHDL Process Statement warning at e_7_seg.vhd(56): signal "slv_X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_7_seg.vhd Line: 56
Warning (12125): Using design file e_arithmetic_operations.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: e_arithmetic_operations-a_arithmetic_operations File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 21
    Info (12023): Found entity 1: e_arithmetic_operations File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 7
Info (12128): Elaborating entity "e_arithmetic_operations" for hierarchy "e_arithmetic_operations:operations" File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 134
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(29): signal "slv_start_operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 29
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(30): signal "slv_push_btn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 30
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(32): signal "slv_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 32
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(32): signal "slv_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 32
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(34): signal "slv_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 34
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(34): signal "slv_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 34
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(36): signal "slv_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 36
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(36): signal "slv_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 36
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(38): signal "slv_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 38
Warning (10492): VHDL Process Statement warning at e_arithmetic_operations.vhd(38): signal "slv_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 38
Warning (10631): VHDL Process Statement warning at e_arithmetic_operations.vhd(25): inferring latch(es) for signal or variable "slv_out_unsigned", which holds its previous value in one or more paths through the process File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[0]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[1]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[2]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[3]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[4]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[5]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[6]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[7]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[8]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[9]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[10]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[11]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[12]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[13]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[14]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[15]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[16]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[17]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[18]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[19]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[20]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[21]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[22]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[23]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[24]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[25]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[26]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[27]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[28]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[29]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[30]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Info (10041): Inferred latch for "slv_out_unsigned[31]" at e_arithmetic_operations.vhd(25) File: C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd Line: 25
Warning (13012): Latch slv_enable_1 has unsafe behavior File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 92
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 10
Warning (13012): Latch slv_enable_2 has unsafe behavior File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 92
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_finite_sm:fsm|WideOr0 File: C:/Users/umang/Desktop/New folder/e_finite_sm.vhd Line: 61
Warning (13012): Latch slv_enable_3 has unsafe behavior File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 92
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_finite_sm:fsm|WideOr0 File: C:/Users/umang/Desktop/New folder/e_finite_sm.vhd Line: 61
Warning (13012): Latch slv_enable_4 has unsafe behavior File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 92
    Warning (13013): Ports D and ENA on the latch are fed by the same signal e_finite_sm:fsm|WideOr0 File: C:/Users/umang/Desktop/New folder/e_finite_sm.vhd Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 9
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 17
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 18
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 19
    Warning (13410): Pin "slv_out_unsigned[0]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[1]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[2]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[3]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[4]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[5]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[6]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[7]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[8]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[9]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[10]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[11]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[12]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[13]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[14]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
    Warning (13410): Pin "slv_out_unsigned[15]" is stuck at GND File: C:/Users/umang/Desktop/New folder/e_my_calculator.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 178 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 88 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Mon Feb 21 14:25:02 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:18


