{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664462217802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462217802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:36:57 2022 " "Processing started: Thu Sep 29 15:36:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462217802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664462217802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_1 -c uart_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664462217802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664462218249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664462218249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_1-rtl " "Found design unit 1: uart_1-rtl" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664462231671 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_1 " "Found entity 1: uart_1" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664462231671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664462231671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_1_tb-tb " "Found design unit 1: uart_1_tb-tb" {  } { { "uart1_tb.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664462231699 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_1_tb " "Found entity 1: uart_1_tb" {  } { { "uart1_tb.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664462231699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664462231699 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462231734 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462231734 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462231734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_1 " "Elaborating entity \"uart_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664462231738 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "txDataIn uart_1.vhd(20) " "VHDL Signal Declaration warning at uart_1.vhd(20): used explicit default value for signal \"txDataIn\" because signal was never assigned a value" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1664462231739 "|uart_1"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462232055 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462232055 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1664462232056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664462232195 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664462232195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664462232195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664462232195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462232308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:12 2022 " "Processing ended: Thu Sep 29 15:37:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462232308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462232308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462232308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664462232308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664462234306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462234307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:13 2022 " "Processing started: Thu Sep 29 15:37:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462234307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664462234307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_1 -c uart_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664462234307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664462234441 ""}
{ "Info" "0" "" "Project  = uart_1" {  } {  } 0 0 "Project  = uart_1" 0 0 "Fitter" 0 0 1664462234442 ""}
{ "Info" "0" "" "Revision = uart_1" {  } {  } 0 0 "Revision = uart_1" 0 0 "Fitter" 0 0 1664462234442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664462234499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664462234502 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_1 EPM240T100C5 " "Selected device EPM240T100C5 for design \"uart_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664462234507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664462234565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664462234565 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664462234613 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664462234619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664462234800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664462234800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664462234800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664462234800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664462234800 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664462234800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_1.sdc " "Synopsys Design Constraints File file not found: 'uart_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1664462234865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664462234866 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1664462234869 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1664462234869 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664462234869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664462234869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1664462234869 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1664462234869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664462234871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664462234871 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1664462234873 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1664462234876 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1664462234876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1664462234877 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1664462234887 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1664462234901 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1664462234901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1664462234901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664462234901 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664462234905 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664462234910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664462235028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664462235095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664462235097 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664462235408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664462235409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664462235433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664462235579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664462235579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664462235689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664462235689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664462235691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664462235706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664462235716 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1664462235725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/output_files/uart_1.fit.smsg " "Generated suppressed messages file C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/output_files/uart_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664462235769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462235813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:15 2022 " "Processing ended: Thu Sep 29 15:37:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462235813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462235813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462235813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664462235813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664462237220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462237220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:17 2022 " "Processing started: Thu Sep 29 15:37:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462237220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664462237220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_1 -c uart_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664462237220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664462237535 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664462237568 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664462237573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462237743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:17 2022 " "Processing ended: Thu Sep 29 15:37:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462237743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462237743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462237743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664462237743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664462238405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664462240746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462240746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:20 2022 " "Processing started: Thu Sep 29 15:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462240746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664462240746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_1 -c uart_1 " "Command: quartus_sta uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664462240746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664462240887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664462241074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664462241074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664462241183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664462241273 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_1.sdc " "Synopsys Design Constraints File file not found: 'uart_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1664462241341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241341 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664462241342 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664462241342 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664462241344 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1664462241359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664462241360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.997 " "Worst-case setup slack is -7.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.997            -355.731 CLK  " "   -7.997            -355.731 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.739 " "Worst-case hold slack is 1.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.739               0.000 CLK  " "    1.739               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241370 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664462241377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664462241383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664462241389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664462241389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1664462241414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664462241436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664462241436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462241555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:21 2022 " "Processing ended: Thu Sep 29 15:37:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462241555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462241555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462241555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664462241555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664462242797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462242798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:22 2022 " "Processing started: Thu Sep 29 15:37:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462242798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1664462242798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc uart_1 -c uart_1 " "Command: quartus_drc uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1664462242798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1664462243293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_1.sdc " "Synopsys Design Constraints File file not found: 'uart_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1664462243329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1664462243329 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " currState.IDLE " "Node  \"currState.IDLE\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243343 ""} { "Info" "IDRC_NODES_INFO" " CLK " "Node  \"CLK\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243343 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1664462243343 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK " "Node  \"CLK\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " currState.IDLE " "Node  \"currState.IDLE\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Equal1~3 " "Node  \"Equal1~3\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Equal0~10 " "Node  \"Equal0~10\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\]~26 " "Node  \"clkCounter\[5\]~26\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " currState.DATA " "Node  \"currState.DATA\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\]~13 " "Node  \"clkCounter\[5\]~13\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[0\]~1 " "Node  \"clkCounter\[0\]~1\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[0\] " "Node  \"bitIndex\[0\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~127 " "Node  \"Add0~127\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~2 " "Node  \"Add0~2\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~27 " "Node  \"Add0~27\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~57 " "Node  \"Add0~57\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~77 " "Node  \"Add0~77\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Add0~102 " "Node  \"Add0~102\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " currState.STOP " "Node  \"currState.STOP\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " Selector1~4 " "Node  \"Selector1~4\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[1\] " "Node  \"bitIndex\[1\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " bitIndex\[2\] " "Node  \"bitIndex\[2\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[5\] " "Node  \"clkCounter\[5\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " currState.START " "Node  \"currState.START\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[8\] " "Node  \"clkCounter\[8\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[16\] " "Node  \"cycleCount\[16\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[14\] " "Node  \"cycleCount\[14\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[12\] " "Node  \"clkCounter\[12\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[4\] " "Node  \"clkCounter\[4\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[5\] " "Node  \"cycleCount\[5\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " cycleCount\[11\] " "Node  \"cycleCount\[11\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[11\] " "Node  \"clkCounter\[11\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_NODES_INFO" " clkCounter\[1\] " "Node  \"clkCounter\[1\]\"" {  } { { "uart_1.vhd" "" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1664462243344 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1664462243344 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1664462243344 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1664462243347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462243408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:23 2022 " "Processing ended: Thu Sep 29 15:37:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462243408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462243408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462243408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1664462243408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1664462244649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462244649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:24 2022 " "Processing started: Thu Sep 29 15:37:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462244649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664462244649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_1 -c uart_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_1 -c uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664462244649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664462245177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_1.vho C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/ simulation " "Generated file uart_1.vho in folder \"C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664462245258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462245292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:37:25 2022 " "Processing ended: Thu Sep 29 15:37:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462245292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462245292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462245292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664462245292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1664462246733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664462246733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:37:26 2022 " "Processing started: Thu Sep 29 15:37:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664462246733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1664462246733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui uart_1 uart_1 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui uart_1 uart_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1664462246733 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui uart_1 uart_1 " "Quartus(args): --block_on_gui uart_1 uart_1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1664462246733 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1664462246857 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1664462246957 ""}
{ "Warning" "0" "" "Warning: File uart_1_run_msim_gate_vhdl.do already exists - backing up current file as uart_1_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File uart_1_run_msim_gate_vhdl.do already exists - backing up current file as uart_1_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1664462247189 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/uart_1_run_msim_gate_vhdl.do" {  } { { "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/uart_1_run_msim_gate_vhdl.do" "0" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/uart_1_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/simulation/modelsim/uart_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1664462247199 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1664462426575 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do uart_1_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do uart_1_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{uart_1.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{uart_1.vho\}" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1664462426576 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:37:34 on Sep 29,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:37:34 on Sep 29,2022" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work uart_1.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work uart_1.vho " 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package maxii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package maxii_atom_pack" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package maxii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package maxii_components" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity uart_1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity uart_1" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of uart_1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of uart_1" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:37:34 on Sep 29,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:37:34 on Sep 29,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd\}" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:37:34 on Sep 29,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:37:34 on Sep 29,2022" 0 0 "Shell" 0 0 1664462426577 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd " 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity uart_1_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity uart_1_tb" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture tb of uart_1_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture tb of uart_1_tb" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:37:34 on Sep 29,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:37:34 on Sep 29,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs=\"+acc\"  uart_1_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs=\"+acc\"  uart_1_tb" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs=\"\"+acc\"\" uart_1_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs=\"\"+acc\"\" uart_1_tb " 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 15:37:35 on Sep 29,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 15:37:35 on Sep 29,2022" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.uart_1_tb(tb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.uart_1_tb(tb)" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1664462426578 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_atom_pack(body)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_components" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.uart_1(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.uart_1(structure)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_io(behave)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_lcell(vital_le_atom)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_lcell(vital_le_atom)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_asynch_lcell(vital_le)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_asynch_lcell(vital_le)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading maxii.maxii_lcell_register(vital_le_reg)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading maxii.maxii_lcell_register(vital_le_reg)" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 11641 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 11641 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Shell" 0 0 1664462426579 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: OLAOLUWA  Hostname: LAPTOP-OS6SPMFM  ProcessID: 11448" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: OLAOLUWA  Hostname: LAPTOP-OS6SPMFM  ProcessID: 11448" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftjsj9xb\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftjsj9xb\"." 0 0 "Shell" 0 0 1664462426580 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftjsj9xb" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftjsj9xb" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation stop requested." {  } {  } 0 0 "ModelSim-Altera Info: # Simulation stop requested." 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: quit -sim" {  } {  } 0 0 "ModelSim-Altera Info: quit -sim" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 15:39:37 on Sep 29,2022, Elapsed time: 0:02:02" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 15:39:37 on Sep 29,2022, Elapsed time: 0:02:02" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 3" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 3" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: restart -f" {  } {  } 0 0 "ModelSim-Altera Info: restart -f" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # No Design Loaded!" {  } {  } 0 0 "ModelSim-Altera Info: # No Design Loaded!" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Load canceled" {  } {  } 0 0 "ModelSim-Altera Info: # Load canceled" 0 0 "Shell" 0 0 1664462426580 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1664462426687 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1_nativelink_simulation.rpt" {  } { { "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1_nativelink_simulation.rpt" "0" { Text "C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart_1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1664462426687 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1664462426688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 4 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664462426689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:40:26 2022 " "Processing ended: Thu Sep 29 15:40:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664462426689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664462426689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664462426689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1664462426689 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1664462427310 ""}
