
---------- Begin Simulation Statistics ----------
final_tick                                90999725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   189712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   528.15                       # Real time elapsed on the host
host_tick_rate                              172298841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091000                       # Number of seconds simulated
sim_ticks                                 90999725500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.819994                       # CPI: cycles per instruction
system.cpu.discardedOps                        189677                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48663189                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549452                       # IPC: instructions per cycle
system.cpu.numCycles                        181999451                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133336262                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       986901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1974939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3732                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485916                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735552                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101895                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904653                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51034942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51034942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51035366                       # number of overall hits
system.cpu.dcache.overall_hits::total        51035366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055248                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055248                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36295805499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36295805499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36295805499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36295805499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34658.106015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34658.106015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34395.521715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34395.521715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       215161                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.542022                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       877928                       # number of writebacks
system.cpu.dcache.writebacks::total            877928                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67881                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987363                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33585170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33585170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34226632999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34226632999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34292.556863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34292.556863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34664.690695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34664.690695                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40534478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40534478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15481850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15481850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41133113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41133113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25861.920035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25861.920035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14813710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14813710500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24877.717432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24877.717432                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20813954999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20813954999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46395.719742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46395.719742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64707                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64707                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18771459500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18771459500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48895.341629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48895.341629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    641462999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    641462999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80273.182205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80273.182205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.672453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.688631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.672453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53078053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53078053                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686472                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278789                       # number of overall hits
system.cpu.icache.overall_hits::total        10278789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52887000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52887000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52887000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52887000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78235.207101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78235.207101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78235.207101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78235.207101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           49                       # number of writebacks
system.cpu.icache.writebacks::total                49                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52211000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52211000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77235.207101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77235.207101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77235.207101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77235.207101                       # average overall mshr miss latency
system.cpu.icache.replacements                     49                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52887000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52887000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78235.207101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78235.207101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52211000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77235.207101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77235.207101                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.407831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15206.309172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.407831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          627                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.612305                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41118536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41118536                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90999725500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700548                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              700548                       # number of overall hits
system.l2.overall_hits::total                  700565                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287474                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            286815                       # number of overall misses
system.l2.overall_misses::total                287474                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25123612000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25174613000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51001000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25123612000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25174613000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988039                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988039                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77391.502276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87595.181563                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87571.790840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77391.502276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87595.181563                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87571.790840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199876                       # number of writebacks
system.l2.writebacks::total                    199876                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287468                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22255145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22299556000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22255145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22299556000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67391.502276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77595.699577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77572.307179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67391.502276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77595.699577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77572.307179                       # average overall mshr miss latency
system.l2.replacements                         282069                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       877928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           877928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       877928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       877928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           49                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               49                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           49                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           49                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207176                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15919989500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15919989500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89990.218079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89990.218079                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14150909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14150909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79990.218079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79990.218079                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51001000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77391.502276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77391.502276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44411000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67391.502276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67391.502276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9203622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9203622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83740.093898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83740.093898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8104235500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8104235500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73741.235294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73741.235294                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8046.283011                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.798540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.381733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.590385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7966.310893                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4237551                       # Number of tag accesses
system.l2.tags.data_accesses                  4237551                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003176404500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11845                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11845                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199876                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287468                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199876                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    969                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.187168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.788479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.654785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11619     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          166      1.40%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11845                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.870325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.836902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6968     58.83%     58.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              140      1.18%     60.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4073     34.39%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              636      5.37%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11845                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   62016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18397952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90992449000                       # Total gap between requests
system.mem_ctrls.avgGap                     186710.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18293760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 463473.925533984147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201030936.076834648848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 140539500.858164668083                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199876                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17413500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10437812500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2183086211750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26424.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36392.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10922202.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18397952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       463474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201712433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202175907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       463474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       463474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    140572556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       140572556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    140572556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       463474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201712433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342748462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286499                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199829                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12592                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5083369750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10455226000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17743.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36493.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153581                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102858                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       229889                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.391393                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.285975                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.454143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       172759     75.15%     75.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31785     13.83%     88.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4556      1.98%     90.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2090      0.91%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10224      4.45%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          700      0.30%     96.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          594      0.26%     96.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          571      0.25%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6610      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       229889                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18335936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.494410                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              140.539501                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       804492360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       427597830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014843900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514864260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7183297680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27496506450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11788942080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49230544560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.996627                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30364771250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3038620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57596334250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       836915100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       444830925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030758960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528243120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7183297680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26986202550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12218671680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49228920015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.978775                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31485493250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3038620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56475612250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199876                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78749                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176908                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31190016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31190016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287468                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1420701500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561648250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1077804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           49                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1401                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2962978                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119378624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119425024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282069                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003970                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063068                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265081     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5012      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270108                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90999725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1865446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481047494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
