

================================================================
== Vitis HLS Report for 'mapchip_color'
================================================================
* Date:           Tue Jul 27 20:14:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       46|   319380|  0.460 us|  3.194 ms|   47|  319381|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                 |                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |            Module            |   min   |   max   |    min   |    max    | min | max |   Type   |
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |dataflow_in_loop_height_loop_U0  |dataflow_in_loop_height_loop  |       44|     1322|  0.440 us|  13.220 us|   25|  664|  dataflow|
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- height_loop  |       45|   319379|  46 ~ 1324|          -|          -|  1 ~ 480|        no|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     444|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       11|   12|    6085|   5371|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|   12|    6593|   5497|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    5|       6|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |             Instance            |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                  |control_s_axi                 |        0|   0|   640|  1080|    0|
    |dataflow_in_loop_height_loop_U0  |dataflow_in_loop_height_loop  |        7|  12|  4421|  3131|    0|
    |dst_m_axi_U                      |dst_m_axi                     |        2|   0|   512|   580|    0|
    |src_m_axi_U                      |src_m_axi                     |        2|   0|   512|   580|    0|
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                            |                              |       11|  12|  6085|  5371|    0|
    +---------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |bound_minus_1               |         -|   0|  148|  36|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 108|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|m_axi_src_AWVALID      |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_AWREADY      |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_AWADDR       |  out|   64|       m_axi|            src|       pointer|
|m_axi_src_AWID         |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_AWLEN        |  out|    8|       m_axi|            src|       pointer|
|m_axi_src_AWSIZE       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_AWBURST      |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_AWLOCK       |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_AWCACHE      |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWPROT       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_AWQOS        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWREGION     |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWUSER       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WVALID       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WREADY       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_WDATA        |  out|   32|       m_axi|            src|       pointer|
|m_axi_src_WSTRB        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_WLAST        |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WID          |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WUSER        |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARVALID      |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARREADY      |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_ARADDR       |  out|   64|       m_axi|            src|       pointer|
|m_axi_src_ARID         |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARLEN        |  out|    8|       m_axi|            src|       pointer|
|m_axi_src_ARSIZE       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_ARBURST      |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_ARLOCK       |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_ARCACHE      |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARPROT       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_ARQOS        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARREGION     |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARUSER       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_RVALID       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RREADY       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_RDATA        |   in|   32|       m_axi|            src|       pointer|
|m_axi_src_RLAST        |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RID          |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RUSER        |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RRESP        |   in|    2|       m_axi|            src|       pointer|
|m_axi_src_BVALID       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_BREADY       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_BRESP        |   in|    2|       m_axi|            src|       pointer|
|m_axi_src_BID          |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_BUSER        |   in|    1|       m_axi|            src|       pointer|
|m_axi_dst_AWVALID      |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWREADY      |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWADDR       |  out|   64|       m_axi|            dst|       pointer|
|m_axi_dst_AWID         |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWLEN        |  out|    8|       m_axi|            dst|       pointer|
|m_axi_dst_AWSIZE       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_AWBURST      |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_AWLOCK       |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_AWCACHE      |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWPROT       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_AWQOS        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWREGION     |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWUSER       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WVALID       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WREADY       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WDATA        |  out|   32|       m_axi|            dst|       pointer|
|m_axi_dst_WSTRB        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_WLAST        |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WID          |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WUSER        |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARVALID      |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARREADY      |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARADDR       |  out|   64|       m_axi|            dst|       pointer|
|m_axi_dst_ARID         |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARLEN        |  out|    8|       m_axi|            dst|       pointer|
|m_axi_dst_ARSIZE       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_ARBURST      |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_ARLOCK       |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_ARCACHE      |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARPROT       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_ARQOS        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARREGION     |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARUSER       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RVALID       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RREADY       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RDATA        |   in|   32|       m_axi|            dst|       pointer|
|m_axi_dst_RLAST        |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RID          |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RUSER        |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RRESP        |   in|    2|       m_axi|            dst|       pointer|
|m_axi_dst_BVALID       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BREADY       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BRESP        |   in|    2|       m_axi|            dst|       pointer|
|m_axi_dst_BID          |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BUSER        |   in|    1|       m_axi|            dst|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%id_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %id"   --->   Operation 4 'read' 'id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%com_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %com"   --->   Operation 5 'read' 'com_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%fill_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %fill"   --->   Operation 6 'read' 'fill_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %alpha"   --->   Operation 7 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %frame_size"   --->   Operation 8 'read' 'frame_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ystart_pos"   --->   Operation 9 'read' 'ystart_pos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xstart_pos"   --->   Operation 10 'read' 'xstart_pos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%mapchip_draw_ysize_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_draw_ysize"   --->   Operation 11 'read' 'mapchip_draw_ysize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_draw_xsize"   --->   Operation 12 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_maxheight"   --->   Operation 13 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_maxwidth"   --->   Operation 14 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dstout"   --->   Operation 15 'read' 'dstout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dstin"   --->   Operation 16 'read' 'dstin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %srcin"   --->   Operation 17 'read' 'srcin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %fill_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %com_read"   --->   Operation 19 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_2, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 16, void @empty_24, void @empty_24"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_17, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_12, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_19"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_maxwidth"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_maxheight"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_16, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_draw_xsize"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_draw_ysize"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_ysize, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_0, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_ysize, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xstart_pos"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ystart_pos"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %frame_size"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alpha"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fill"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fill, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fill, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %com"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %com, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_25, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %com, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %id"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_26, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @empty_18, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_21, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 65 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln75, void %.split, i32 0, void" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 66 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %y, i32 1" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 67 'add' 'add_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %y, i32 %mapchip_draw_ysize_read"   --->   Operation 68 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln75 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %y, i32 %mapchip_draw_ysize" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 69 'specdataflowpipeline' 'specdataflowpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln878, void %.split, void" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 70 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln75 = call void @dataflow_in_loop_height_loop, i32 %mapchip_draw_xsize_read, i32 %id_read, i32 %mapchip_maxheight_read, i32 %ystart_pos_read, i32 %mapchip_maxwidth_read, i32 %xstart_pos_read, i32 %y, i64 %srcin_read, i32 %src, i32 %frame_size_read, i64 %dstin_read, i32 %dst, i24 %empty_42, i24 %empty, i8 %alpha_read, i64 %dstout_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 71 'call' 'call_ln75' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [mapchip_color/mapchip_color.cpp:92]   --->   Operation 72 'ret' 'ret_ln92' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 240" [mapchip_color/mapchip_color.cpp:77]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [mapchip_color/mapchip_color.cpp:77]   --->   Operation 74 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln75 = call void @dataflow_in_loop_height_loop, i32 %mapchip_draw_xsize_read, i32 %id_read, i32 %mapchip_maxheight_read, i32 %ystart_pos_read, i32 %mapchip_maxwidth_read, i32 %xstart_pos_read, i32 %y, i64 %srcin_read, i32 %src, i32 %frame_size_read, i64 %dstin_read, i32 %dst, i24 %empty_42, i24 %empty, i8 %alpha_read, i64 %dstout_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 75 'call' 'call_ln75' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln75 = br void" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 76 'br' 'br_ln75' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_draw_ysize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fill]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ com]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
id_read                   (read                ) [ 0011]
com_read                  (read                ) [ 0000]
fill_read                 (read                ) [ 0000]
alpha_read                (read                ) [ 0011]
frame_size_read           (read                ) [ 0011]
ystart_pos_read           (read                ) [ 0011]
xstart_pos_read           (read                ) [ 0011]
mapchip_draw_ysize_read   (read                ) [ 0011]
mapchip_draw_xsize_read   (read                ) [ 0011]
mapchip_maxheight_read    (read                ) [ 0011]
mapchip_maxwidth_read     (read                ) [ 0011]
dstout_read               (read                ) [ 0011]
dstin_read                (read                ) [ 0011]
srcin_read                (read                ) [ 0011]
empty                     (trunc               ) [ 0011]
empty_42                  (trunc               ) [ 0011]
spectopmodule_ln0         (spectopmodule       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
br_ln75                   (br                  ) [ 0111]
y                         (phi                 ) [ 0011]
add_ln75                  (add                 ) [ 0111]
icmp_ln878                (icmp                ) [ 0011]
specdataflowpipeline_ln75 (specdataflowpipeline) [ 0000]
br_ln75                   (br                  ) [ 0000]
ret_ln92                  (ret                 ) [ 0000]
speclooptripcount_ln77    (speclooptripcount   ) [ 0000]
specloopname_ln77         (specloopname        ) [ 0000]
call_ln75                 (call                ) [ 0000]
br_ln75                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstout">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mapchip_draw_ysize">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_ysize"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xstart_pos">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ystart_pos">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="frame_size">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fill">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="com">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="com"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="id">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_height_loop"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="id_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="com_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="com_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fill_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fill_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="alpha_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="frame_size_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ystart_pos_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xstart_pos_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mapchip_draw_ysize_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_ysize_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mapchip_draw_xsize_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mapchip_maxheight_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mapchip_maxwidth_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dstout_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dstin_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="srcin_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="y_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="y_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_dataflow_in_loop_height_loop_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="32" slack="1"/>
<pin id="223" dir="0" index="4" bw="32" slack="1"/>
<pin id="224" dir="0" index="5" bw="32" slack="1"/>
<pin id="225" dir="0" index="6" bw="32" slack="1"/>
<pin id="226" dir="0" index="7" bw="32" slack="0"/>
<pin id="227" dir="0" index="8" bw="64" slack="1"/>
<pin id="228" dir="0" index="9" bw="32" slack="0"/>
<pin id="229" dir="0" index="10" bw="32" slack="1"/>
<pin id="230" dir="0" index="11" bw="64" slack="1"/>
<pin id="231" dir="0" index="12" bw="32" slack="0"/>
<pin id="232" dir="0" index="13" bw="24" slack="1"/>
<pin id="233" dir="0" index="14" bw="24" slack="1"/>
<pin id="234" dir="0" index="15" bw="8" slack="1"/>
<pin id="235" dir="0" index="16" bw="64" slack="1"/>
<pin id="236" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_42_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln75_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln878_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="id_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="alpha_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="frame_size_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="ystart_pos_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ystart_pos_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="xstart_pos_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xstart_pos_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="mapchip_draw_ysize_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_ysize_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="mapchip_draw_xsize_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="mapchip_maxheight_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxheight_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="mapchip_maxwidth_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="dstout_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstout_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="dstin_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstin_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="srcin_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srcin_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="empty_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="1"/>
<pin id="322" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="325" class="1005" name="empty_42_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="1"/>
<pin id="327" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln75_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln878_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="237"><net_src comp="108" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="238"><net_src comp="210" pin="4"/><net_sink comp="218" pin=7"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="218" pin=9"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="218" pin=12"/></net>

<net id="244"><net_src comp="134" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="128" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="210" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="100" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="210" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="122" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="268"><net_src comp="140" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="218" pin=15"/></net>

<net id="273"><net_src comp="146" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="218" pin=10"/></net>

<net id="278"><net_src comp="152" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="283"><net_src comp="158" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="288"><net_src comp="164" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="293"><net_src comp="170" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="298"><net_src comp="176" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="303"><net_src comp="182" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="308"><net_src comp="188" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="218" pin=16"/></net>

<net id="313"><net_src comp="194" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="218" pin=11"/></net>

<net id="318"><net_src comp="200" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="323"><net_src comp="241" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="218" pin=14"/></net>

<net id="328"><net_src comp="245" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="218" pin=13"/></net>

<net id="333"><net_src comp="249" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="338"><net_src comp="255" pin="2"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 }
 - Input state : 
	Port: mapchip_color : src | {2 3 }
	Port: mapchip_color : dst | {2 3 }
	Port: mapchip_color : srcin | {1 }
	Port: mapchip_color : dstin | {1 }
	Port: mapchip_color : dstout | {1 }
	Port: mapchip_color : mapchip_maxwidth | {1 }
	Port: mapchip_color : mapchip_maxheight | {1 }
	Port: mapchip_color : mapchip_draw_xsize | {1 }
	Port: mapchip_color : mapchip_draw_ysize | {1 }
	Port: mapchip_color : xstart_pos | {1 }
	Port: mapchip_color : ystart_pos | {1 }
	Port: mapchip_color : frame_size | {1 }
	Port: mapchip_color : alpha | {1 }
	Port: mapchip_color : fill | {1 }
	Port: mapchip_color : com | {1 }
	Port: mapchip_color : id | {1 }
  - Chain level:
	State 1
	State 2
		add_ln75 : 1
		icmp_ln878 : 1
		specdataflowpipeline_ln75 : 1
		br_ln75 : 2
		call_ln75 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_height_loop_fu_218 |    7    |    12   | 41.6459 |   3685  |   1213  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|    add   |             add_ln75_fu_249             |    0    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |            icmp_ln878_fu_255            |    0    |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |           id_read_read_fu_122           |    0    |    0    |    0    |    0    |    0    |
|          |           com_read_read_fu_128          |    0    |    0    |    0    |    0    |    0    |
|          |          fill_read_read_fu_134          |    0    |    0    |    0    |    0    |    0    |
|          |          alpha_read_read_fu_140         |    0    |    0    |    0    |    0    |    0    |
|          |       frame_size_read_read_fu_146       |    0    |    0    |    0    |    0    |    0    |
|          |       ystart_pos_read_read_fu_152       |    0    |    0    |    0    |    0    |    0    |
|   read   |       xstart_pos_read_read_fu_158       |    0    |    0    |    0    |    0    |    0    |
|          |   mapchip_draw_ysize_read_read_fu_164   |    0    |    0    |    0    |    0    |    0    |
|          |   mapchip_draw_xsize_read_read_fu_170   |    0    |    0    |    0    |    0    |    0    |
|          |    mapchip_maxheight_read_read_fu_176   |    0    |    0    |    0    |    0    |    0    |
|          |    mapchip_maxwidth_read_read_fu_182    |    0    |    0    |    0    |    0    |    0    |
|          |         dstout_read_read_fu_188         |    0    |    0    |    0    |    0    |    0    |
|          |          dstin_read_read_fu_194         |    0    |    0    |    0    |    0    |    0    |
|          |          srcin_read_read_fu_200         |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |               empty_fu_241              |    0    |    0    |    0    |    0    |    0    |
|          |             empty_42_fu_245             |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    7    |    12   | 41.6459 |   3685  |   1270  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln75_reg_330       |   32   |
|       alpha_read_reg_265      |    8   |
|       dstin_read_reg_310      |   64   |
|      dstout_read_reg_305      |   64   |
|        empty_42_reg_325       |   24   |
|         empty_reg_320         |   24   |
|    frame_size_read_reg_270    |   32   |
|       icmp_ln878_reg_335      |    1   |
|        id_read_reg_260        |   32   |
|mapchip_draw_xsize_read_reg_290|   32   |
|mapchip_draw_ysize_read_reg_285|   32   |
| mapchip_maxheight_read_reg_295|   32   |
| mapchip_maxwidth_read_reg_300 |   32   |
|       srcin_read_reg_315      |   64   |
|    xstart_pos_read_reg_280    |   32   |
|           y_reg_206           |   32   |
|    ystart_pos_read_reg_275    |   32   |
+-------------------------------+--------+
|             Total             |   569  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| y_reg_206 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    7   |   12   |   41   |  3685  |  1270  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   569  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   12   |   43   |  4254  |  1279  |
+-----------+--------+--------+--------+--------+--------+
