[submodule "fpga/extbus/addr_gen_wb"]
	path = fpga/extbus/addr_gen_wb
	url = https://github.com:/wzab/addr_gen_wb
