ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_SAR_1_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_SAR_1_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_SAR_1_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_SAR_1_theACLK_Start, %function
  24              	ADC_SAR_1_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_SAR_1_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * File Name: ADC_SAR_1_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #include "ADC_SAR_1_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_Start
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_CLKEN |= ADC_SAR_1_theACLK_CLKEN_MASK;
  39              		.loc 1 48 0
  40 0004 44F2A133 		movw	r3, #17313
  41 0008 C4F20003 		movt	r3, 16384
  42 000c 44F2A132 		movw	r2, #17313
  43 0010 C4F20002 		movt	r2, 16384
  44 0014 1278     		ldrb	r2, [r2, #0]
  45 0016 D2B2     		uxtb	r2, r2
  46 0018 42F00402 		orr	r2, r2, #4
  47 001c D2B2     		uxtb	r2, r2
  48 001e 1A70     		strb	r2, [r3, #0]
  49:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 	ADC_SAR_1_theACLK_CLKSTBY |= ADC_SAR_1_theACLK_CLKSTBY_MASK;
  49              		.loc 1 49 0
  50 0020 44F2B133 		movw	r3, #17329
  51 0024 C4F20003 		movt	r3, 16384
  52 0028 44F2B132 		movw	r2, #17329
  53 002c C4F20002 		movt	r2, 16384
  54 0030 1278     		ldrb	r2, [r2, #0]
  55 0032 D2B2     		uxtb	r2, r2
  56 0034 42F00402 		orr	r2, r2, #4
  57 0038 D2B2     		uxtb	r2, r2
  58 003a 1A70     		strb	r2, [r3, #0]
  50:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
  59              		.loc 1 50 0
  60 003c BD46     		mov	sp, r7
  61 003e 80BC     		pop	{r7}
  62 0040 7047     		bx	lr
  63              		.cfi_endproc
  64              	.LFE0:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 3


  65              		.size	ADC_SAR_1_theACLK_Start, .-ADC_SAR_1_theACLK_Start
  66 0042 00BF     		.section	.text.ADC_SAR_1_theACLK_Stop,"ax",%progbits
  67              		.align	2
  68              		.global	ADC_SAR_1_theACLK_Stop
  69              		.thumb
  70              		.thumb_func
  71              		.type	ADC_SAR_1_theACLK_Stop, %function
  72              	ADC_SAR_1_theACLK_Stop:
  73              	.LFB1:
  51:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
  74              		.loc 1 72 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 00AF     		add	r7, sp, #0
  84              	.LCFI3:
  85              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
  86              		.loc 1 74 0
  87 0004 44F2A133 		movw	r3, #17313
  88 0008 C4F20003 		movt	r3, 16384
  89 000c 44F2A132 		movw	r2, #17313
  90 0010 C4F20002 		movt	r2, 16384
  91 0014 1278     		ldrb	r2, [r2, #0]
  92 0016 D2B2     		uxtb	r2, r2
  93 0018 22F00402 		bic	r2, r2, #4
  94 001c D2B2     		uxtb	r2, r2
  95 001e 1A70     		strb	r2, [r3, #0]
  75:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 	ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
  96              		.loc 1 75 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 4


  97 0020 44F2B133 		movw	r3, #17329
  98 0024 C4F20003 		movt	r3, 16384
  99 0028 44F2B132 		movw	r2, #17329
 100 002c C4F20002 		movt	r2, 16384
 101 0030 1278     		ldrb	r2, [r2, #0]
 102 0032 D2B2     		uxtb	r2, r2
 103 0034 22F00402 		bic	r2, r2, #4
 104 0038 D2B2     		uxtb	r2, r2
 105 003a 1A70     		strb	r2, [r3, #0]
  76:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 106              		.loc 1 76 0
 107 003c BD46     		mov	sp, r7
 108 003e 80BC     		pop	{r7}
 109 0040 7047     		bx	lr
 110              		.cfi_endproc
 111              	.LFE1:
 112              		.size	ADC_SAR_1_theACLK_Stop, .-ADC_SAR_1_theACLK_Stop
 113 0042 00BF     		.section	.text.ADC_SAR_1_theACLK_StopBlock,"ax",%progbits
 114              		.align	2
 115              		.global	ADC_SAR_1_theACLK_StopBlock
 116              		.thumb
 117              		.thumb_func
 118              		.type	ADC_SAR_1_theACLK_StopBlock, %function
 119              	ADC_SAR_1_theACLK_StopBlock:
 120              	.LFB2:
  77:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_StopBlock
  84:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 121              		.loc 1 101 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              	.LCFI4:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 5


 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 7, -4
 130 0002 83B0     		sub	sp, sp, #12
 131              	.LCFI5:
 132              		.cfi_def_cfa_offset 16
 133 0004 00AF     		add	r7, sp, #0
 134              	.LCFI6:
 135              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if ((ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK) != 0u)
 136              		.loc 1 102 0
 137 0006 44F2A133 		movw	r3, #17313
 138 000a C4F20003 		movt	r3, 16384
 139 000e 1B78     		ldrb	r3, [r3, #0]
 140 0010 DBB2     		uxtb	r3, r3
 141 0012 03F00403 		and	r3, r3, #4
 142 0016 002B     		cmp	r3, #0
 143 0018 69D0     		beq	.L3
 144              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = 0u;
 145              		.loc 1 107 0
 146 001a 44F20103 		movw	r3, #16385
 147 001e C4F20003 		movt	r3, 16384
 148 0022 4FF00002 		mov	r2, #0
 149 0026 1A70     		strb	r2, [r3, #0]
 108:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if defined(ADC_SAR_1_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_AMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 150              		.loc 1 111 0
 151 0028 44F21403 		movw	r3, #16404
 152 002c C4F20003 		movt	r3, 16384
 153 0030 4FF00402 		mov	r2, #4
 154 0034 1A70     		strb	r2, [r3, #0]
 112:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 155              		.loc 1 112 0
 156 0036 44F21003 		movw	r3, #16400
 157 003a C4F20003 		movt	r3, 16384
 158 003e 4FF00002 		mov	r2, #0
 159 0042 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_DMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* ADC_SAR_1_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 160              		.loc 1 119 0
 161 0044 44F20803 		movw	r3, #16392
 162 0048 C4F20003 		movt	r3, 16384
 163 004c 44F20802 		movw	r2, #16392
 164 0050 C4F20002 		movt	r2, 16384
 165 0054 1278     		ldrb	r2, [r2, #0]
 166 0056 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 6


 167 0058 02F07F02 		and	r2, r2, #127
 168 005c D2B2     		uxtb	r2, r2
 169 005e 1A70     		strb	r2, [r3, #0]
 120:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_SAR_1_theACLK_DIV_PTR);
 170              		.loc 1 121 0
 171 0060 44F20813 		movw	r3, #16648
 172 0064 C4F20003 		movt	r3, 16384
 173 0068 1B88     		ldrh	r3, [r3, #0]	@ movhi
 174 006a FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 175              		.loc 1 122 0
 176 006c 44F20203 		movw	r3, #16386
 177 0070 C4F20003 		movt	r3, 16384
 178 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 179 0076 1A80     		strh	r2, [r3, #0]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 180              		.loc 1 123 0
 181 0078 44F20103 		movw	r3, #16385
 182 007c C4F20003 		movt	r3, 16384
 183 0080 4FF00702 		mov	r2, #7
 184 0084 1A70     		strb	r2, [r3, #0]
 124:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 185              		.loc 1 126 0
 186 0086 00BF     		nop
 187              	.L5:
 188              		.loc 1 126 0 is_stmt 0 discriminator 1
 189 0088 44F20103 		movw	r3, #16385
 190 008c C4F20003 		movt	r3, 16384
 191 0090 1B78     		ldrb	r3, [r3, #0]
 192 0092 DBB2     		uxtb	r3, r3
 193 0094 03F00103 		and	r3, r3, #1
 194 0098 002B     		cmp	r3, #0
 195 009a F5D1     		bne	.L5
 127:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
 196              		.loc 1 130 0 is_stmt 1
 197 009c 44F2A133 		movw	r3, #17313
 198 00a0 C4F20003 		movt	r3, 16384
 199 00a4 44F2A132 		movw	r2, #17313
 200 00a8 C4F20002 		movt	r2, 16384
 201 00ac 1278     		ldrb	r2, [r2, #0]
 202 00ae D2B2     		uxtb	r2, r2
 203 00b0 22F00402 		bic	r2, r2, #4
 204 00b4 D2B2     		uxtb	r2, r2
 205 00b6 1A70     		strb	r2, [r3, #0]
 131:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
 206              		.loc 1 131 0
 207 00b8 44F2B133 		movw	r3, #17329
 208 00bc C4F20003 		movt	r3, 16384
 209 00c0 44F2B132 		movw	r2, #17329
 210 00c4 C4F20002 		movt	r2, 16384
 211 00c8 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 7


 212 00ca D2B2     		uxtb	r2, r2
 213 00cc 22F00402 		bic	r2, r2, #4
 214 00d0 D2B2     		uxtb	r2, r2
 215 00d2 1A70     		strb	r2, [r3, #0]
 132:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = 0x00u;
 216              		.loc 1 135 0
 217 00d4 44F20103 		movw	r3, #16385
 218 00d8 C4F20003 		movt	r3, 16384
 219 00dc 4FF00002 		mov	r2, #0
 220 00e0 1A70     		strb	r2, [r3, #0]
 136:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, oldDivider);
 221              		.loc 1 136 0
 222 00e2 44F20813 		movw	r3, #16648
 223 00e6 C4F20003 		movt	r3, 16384
 224 00ea FA88     		ldrh	r2, [r7, #6]	@ movhi
 225 00ec 1A80     		strh	r2, [r3, #0]	@ movhi
 226              	.L3:
 227              	.LBE2:
 137:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 228              		.loc 1 139 0
 229 00ee 07F10C07 		add	r7, r7, #12
 230 00f2 BD46     		mov	sp, r7
 231 00f4 80BC     		pop	{r7}
 232 00f6 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE2:
 235              		.size	ADC_SAR_1_theACLK_StopBlock, .-ADC_SAR_1_theACLK_StopBlock
 236              		.section	.text.ADC_SAR_1_theACLK_StandbyPower,"ax",%progbits
 237              		.align	2
 238              		.global	ADC_SAR_1_theACLK_StandbyPower
 239              		.thumb
 240              		.thumb_func
 241              		.type	ADC_SAR_1_theACLK_StandbyPower, %function
 242              	ADC_SAR_1_theACLK_StandbyPower:
 243              	.LFB3:
 140:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 8


 157:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 244              		.loc 1 158 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249 0000 80B4     		push	{r7}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 7, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              	.LCFI8:
 255              		.cfi_def_cfa_offset 16
 256 0004 00AF     		add	r7, sp, #0
 257              	.LCFI9:
 258              		.cfi_def_cfa_register 7
 259 0006 0346     		mov	r3, r0
 260 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if(state == 0u)
 261              		.loc 1 159 0
 262 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 000c 002B     		cmp	r3, #0
 264 000e 0ED1     		bne	.L7
 160:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
 265              		.loc 1 161 0
 266 0010 44F2B133 		movw	r3, #17329
 267 0014 C4F20003 		movt	r3, 16384
 268 0018 44F2B132 		movw	r2, #17329
 269 001c C4F20002 		movt	r2, 16384
 270 0020 1278     		ldrb	r2, [r2, #0]
 271 0022 D2B2     		uxtb	r2, r2
 272 0024 22F00402 		bic	r2, r2, #4
 273 0028 D2B2     		uxtb	r2, r2
 274 002a 1A70     		strb	r2, [r3, #0]
 275 002c 0DE0     		b	.L6
 276              	.L7:
 162:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY |= ADC_SAR_1_theACLK_CLKSTBY_MASK;
 277              		.loc 1 165 0
 278 002e 44F2B133 		movw	r3, #17329
 279 0032 C4F20003 		movt	r3, 16384
 280 0036 44F2B132 		movw	r2, #17329
 281 003a C4F20002 		movt	r2, 16384
 282 003e 1278     		ldrb	r2, [r2, #0]
 283 0040 D2B2     		uxtb	r2, r2
 284 0042 42F00402 		orr	r2, r2, #4
 285 0046 D2B2     		uxtb	r2, r2
 286 0048 1A70     		strb	r2, [r3, #0]
 287              	.L6:
 166:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 288              		.loc 1 167 0
 289 004a 07F10C07 		add	r7, r7, #12
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 9


 290 004e BD46     		mov	sp, r7
 291 0050 80BC     		pop	{r7}
 292 0052 7047     		bx	lr
 293              		.cfi_endproc
 294              	.LFE3:
 295              		.size	ADC_SAR_1_theACLK_StandbyPower, .-ADC_SAR_1_theACLK_StandbyPower
 296              		.section	.text.ADC_SAR_1_theACLK_SetDividerRegister,"ax",%progbits
 297              		.align	2
 298              		.global	ADC_SAR_1_theACLK_SetDividerRegister
 299              		.thumb
 300              		.thumb_func
 301              		.type	ADC_SAR_1_theACLK_SetDividerRegister, %function
 302              	ADC_SAR_1_theACLK_SetDividerRegister:
 303              	.LFB4:
 168:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 304              		.loc 1 195 0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 16
 307              		@ frame_needed = 1, uses_anonymous_args = 0
 308 0000 80B5     		push	{r7, lr}
 309              	.LCFI10:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 7, -8
 312              		.cfi_offset 14, -4
 313 0002 84B0     		sub	sp, sp, #16
 314              	.LCFI11:
 315              		.cfi_def_cfa_offset 24
 316 0004 00AF     		add	r7, sp, #0
 317              	.LCFI12:
 318              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 10


 319 0006 0246     		mov	r2, r0
 320 0008 0B46     		mov	r3, r1
 321 000a FA80     		strh	r2, [r7, #6]	@ movhi
 322 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 currSrc = ADC_SAR_1_theACLK_GetSourceRegister();
 323              		.loc 1 198 0
 324 000e FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetSourceRegister
 325 0012 0346     		mov	r3, r0
 326 0014 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint16 oldDivider = ADC_SAR_1_theACLK_GetDividerRegister();
 327              		.loc 1 199 0
 328 0016 FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetDividerRegister
 329 001a 0346     		mov	r3, r0
 330 001c BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if (clkDivider != oldDivider)
 331              		.loc 1 201 0
 332 001e FA88     		ldrh	r2, [r7, #6]
 333 0020 BB89     		ldrh	r3, [r7, #12]
 334 0022 9A42     		cmp	r2, r3
 335 0024 00F0DC80 		beq	.L9
 202:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         enabled = ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK;
 336              		.loc 1 203 0
 337 0028 44F2A133 		movw	r3, #17313
 338 002c C4F20003 		movt	r3, 16384
 339 0030 1B78     		ldrb	r3, [r3, #0]
 340 0032 DBB2     		uxtb	r3, r3
 341 0034 03F00403 		and	r3, r3, #4
 342 0038 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 343              		.loc 1 205 0
 344 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 345 003c 002B     		cmp	r3, #0
 346 003e 32D1     		bne	.L11
 347              		.loc 1 205 0 is_stmt 0 discriminator 1
 348 0040 BB89     		ldrh	r3, [r7, #12]
 349 0042 002B     		cmp	r3, #0
 350 0044 02D0     		beq	.L12
 351 0046 FB88     		ldrh	r3, [r7, #6]
 352 0048 002B     		cmp	r3, #0
 353 004a 2CD1     		bne	.L11
 354              	.L12:
 206:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (oldDivider == 0u)
 355              		.loc 1 208 0 is_stmt 1
 356 004c BB89     		ldrh	r3, [r7, #12]
 357 004e 002B     		cmp	r3, #0
 358 0050 14D1     		bne	.L13
 209:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 11


 213:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 359              		.loc 1 213 0
 360 0052 44F20813 		movw	r3, #16648
 361 0056 C4F20003 		movt	r3, 16384
 362 005a FA88     		ldrh	r2, [r7, #6]	@ movhi
 363 005c 1A80     		strh	r2, [r3, #0]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 364              		.loc 1 214 0
 365 005e 44F20A13 		movw	r3, #16650
 366 0062 C4F20003 		movt	r3, 16384
 367 0066 44F20A12 		movw	r2, #16650
 368 006a C4F20002 		movt	r2, 16384
 369 006e 1278     		ldrb	r2, [r2, #0]
 370 0070 D2B2     		uxtb	r2, r2
 371 0072 22F04002 		bic	r2, r2, #64
 372 0076 D2B2     		uxtb	r2, r2
 373 0078 1A70     		strb	r2, [r3, #0]
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (oldDivider == 0u)
 374              		.loc 1 208 0
 375 007a B1E0     		b	.L9
 376              	.L13:
 215:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 ADC_SAR_1_theACLK_MOD_SRC |= CYCLK_SSS;
 377              		.loc 1 220 0
 378 007c 44F20A13 		movw	r3, #16650
 379 0080 C4F20003 		movt	r3, 16384
 380 0084 44F20A12 		movw	r2, #16650
 381 0088 C4F20002 		movt	r2, 16384
 382 008c 1278     		ldrb	r2, [r2, #0]
 383 008e D2B2     		uxtb	r2, r2
 384 0090 42F04002 		orr	r2, r2, #64
 385 0094 D2B2     		uxtb	r2, r2
 386 0096 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 387              		.loc 1 221 0
 388 0098 44F20813 		movw	r3, #16648
 389 009c C4F20003 		movt	r3, 16384
 390 00a0 FA88     		ldrh	r2, [r7, #6]	@ movhi
 391 00a2 1A80     		strh	r2, [r3, #0]	@ movhi
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (oldDivider == 0u)
 392              		.loc 1 208 0
 393 00a4 9CE0     		b	.L9
 394              	.L11:
 222:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (enabled != 0u)
 395              		.loc 1 227 0
 396 00a6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 397 00a8 002B     		cmp	r3, #0
 398 00aa 5CD0     		beq	.L15
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 12


 228:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 399              		.loc 1 229 0
 400 00ac 44F20103 		movw	r3, #16385
 401 00b0 C4F20003 		movt	r3, 16384
 402 00b4 4FF00002 		mov	r2, #0
 403 00b8 1A70     		strb	r2, [r3, #0]
 230:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if defined(ADC_SAR_1_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_AMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 404              		.loc 1 233 0
 405 00ba 44F21403 		movw	r3, #16404
 406 00be C4F20003 		movt	r3, 16384
 407 00c2 4FF00402 		mov	r2, #4
 408 00c6 1A70     		strb	r2, [r3, #0]
 234:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 409              		.loc 1 234 0
 410 00c8 44F21003 		movw	r3, #16400
 411 00cc C4F20003 		movt	r3, 16384
 412 00d0 4FF00002 		mov	r2, #0
 413 00d4 1A70     		strb	r2, [r3, #0]
 235:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_DMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* ADC_SAR_1_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 414              		.loc 1 240 0
 415 00d6 44F20803 		movw	r3, #16392
 416 00da C4F20003 		movt	r3, 16384
 417 00de 44F20802 		movw	r2, #16392
 418 00e2 C4F20002 		movt	r2, 16384
 419 00e6 1278     		ldrb	r2, [r2, #0]
 420 00e8 D2B2     		uxtb	r2, r2
 421 00ea 02F07F02 		and	r2, r2, #127
 422 00ee D2B2     		uxtb	r2, r2
 423 00f0 1A70     		strb	r2, [r3, #0]
 241:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 if (((ADC_SAR_1_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 424              		.loc 1 243 0
 425 00f2 44F20A13 		movw	r3, #16650
 426 00f6 C4F20003 		movt	r3, 16384
 427 00fa 1B78     		ldrb	r3, [r3, #0]
 428 00fc DBB2     		uxtb	r3, r3
 429 00fe 03F00803 		and	r3, r3, #8
 430 0102 002B     		cmp	r3, #0
 431 0104 02D0     		beq	.L16
 432              		.loc 1 243 0 is_stmt 0 discriminator 1
 433 0106 FB88     		ldrh	r3, [r7, #6]
 434 0108 002B     		cmp	r3, #0
 435 010a 2CD1     		bne	.L15
 436              	.L16:
 244:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 13


 437              		.loc 1 246 0 is_stmt 1
 438 010c 44F20203 		movw	r3, #16386
 439 0110 C4F20003 		movt	r3, 16384
 440 0114 BA89     		ldrh	r2, [r7, #12]	@ movhi
 441 0116 1A80     		strh	r2, [r3, #0]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 442              		.loc 1 247 0
 443 0118 44F20103 		movw	r3, #16385
 444 011c C4F20003 		movt	r3, 16384
 445 0120 4FF00702 		mov	r2, #7
 446 0124 1A70     		strb	r2, [r3, #0]
 248:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 447              		.loc 1 250 0
 448 0126 00BF     		nop
 449              	.L17:
 450              		.loc 1 250 0 is_stmt 0 discriminator 1
 451 0128 44F20103 		movw	r3, #16385
 452 012c C4F20003 		movt	r3, 16384
 453 0130 1B78     		ldrb	r3, [r3, #0]
 454 0132 DBB2     		uxtb	r3, r3
 455 0134 03F00103 		and	r3, r3, #1
 456 0138 002B     		cmp	r3, #0
 457 013a F5D1     		bne	.L17
 251:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
 458              		.loc 1 253 0 is_stmt 1
 459 013c 44F2A133 		movw	r3, #17313
 460 0140 C4F20003 		movt	r3, 16384
 461 0144 44F2A132 		movw	r2, #17313
 462 0148 C4F20002 		movt	r2, 16384
 463 014c 1278     		ldrb	r2, [r2, #0]
 464 014e D2B2     		uxtb	r2, r2
 465 0150 22F00402 		bic	r2, r2, #4
 466 0154 D2B2     		uxtb	r2, r2
 467 0156 1A70     		strb	r2, [r3, #0]
 254:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 468              		.loc 1 257 0
 469 0158 44F20103 		movw	r3, #16385
 470 015c C4F20003 		movt	r3, 16384
 471 0160 4FF00002 		mov	r2, #0
 472 0164 1A70     		strb	r2, [r3, #0]
 473              	.L15:
 258:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if ((ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK) != 0u)
 474              		.loc 1 263 0
 475 0166 44F2A133 		movw	r3, #17313
 476 016a C4F20003 		movt	r3, 16384
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 14


 477 016e 1B78     		ldrb	r3, [r3, #0]
 478 0170 DBB2     		uxtb	r3, r3
 479 0172 03F00403 		and	r3, r3, #4
 480 0176 002B     		cmp	r3, #0
 481 0178 1ED0     		beq	.L18
 264:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 482              		.loc 1 266 0
 483 017a 44F20203 		movw	r3, #16386
 484 017e C4F20003 		movt	r3, 16384
 485 0182 FA88     		ldrh	r2, [r7, #6]	@ movhi
 486 0184 1A80     		strh	r2, [r3, #0]	@ movhi
 267:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 487              		.loc 1 268 0
 488 0186 44F20103 		movw	r3, #16385
 489 018a C4F20003 		movt	r3, 16384
 490 018e 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 491 0190 002A     		cmp	r2, #0
 492 0192 02D0     		beq	.L19
 493              		.loc 1 268 0 is_stmt 0 discriminator 1
 494 0194 4FF00302 		mov	r2, #3
 495 0198 01E0     		b	.L20
 496              	.L19:
 497              		.loc 1 268 0 discriminator 2
 498 019a 4FF00102 		mov	r2, #1
 499              	.L20:
 500              		.loc 1 268 0 discriminator 3
 501 019e 1A70     		strb	r2, [r3, #0]
 269:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 502              		.loc 1 269 0 is_stmt 1
 503 01a0 00BF     		nop
 504              	.L21:
 505              		.loc 1 269 0 is_stmt 0 discriminator 1
 506 01a2 44F20103 		movw	r3, #16385
 507 01a6 C4F20003 		movt	r3, 16384
 508 01aa 1B78     		ldrb	r3, [r3, #0]
 509 01ac DBB2     		uxtb	r3, r3
 510 01ae 03F00103 		and	r3, r3, #1
 511 01b2 002B     		cmp	r3, #0
 512 01b4 F5D1     		bne	.L21
 513              		.loc 1 269 0
 514 01b6 13E0     		b	.L9
 515              	.L18:
 270:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 516              		.loc 1 274 0 is_stmt 1
 517 01b8 44F20813 		movw	r3, #16648
 518 01bc C4F20003 		movt	r3, 16384
 519 01c0 FA88     		ldrh	r2, [r7, #6]	@ movhi
 520 01c2 1A80     		strh	r2, [r3, #0]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 				ADC_SAR_1_theACLK_CLKEN |= enabled;
 521              		.loc 1 275 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 15


 522 01c4 44F2A133 		movw	r3, #17313
 523 01c8 C4F20003 		movt	r3, 16384
 524 01cc 44F2A132 		movw	r2, #17313
 525 01d0 C4F20002 		movt	r2, 16384
 526 01d4 1278     		ldrb	r2, [r2, #0]
 527 01d6 D1B2     		uxtb	r1, r2
 528 01d8 FA7A     		ldrb	r2, [r7, #11]
 529 01da 0A43     		orrs	r2, r2, r1
 530 01dc D2B2     		uxtb	r2, r2
 531 01de 1A70     		strb	r2, [r3, #0]
 532              	.L9:
 276:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 533              		.loc 1 279 0
 534 01e0 07F11007 		add	r7, r7, #16
 535 01e4 BD46     		mov	sp, r7
 536 01e6 80BD     		pop	{r7, pc}
 537              		.cfi_endproc
 538              	.LFE4:
 539              		.size	ADC_SAR_1_theACLK_SetDividerRegister, .-ADC_SAR_1_theACLK_SetDividerRegister
 540              		.section	.text.ADC_SAR_1_theACLK_GetDividerRegister,"ax",%progbits
 541              		.align	2
 542              		.global	ADC_SAR_1_theACLK_GetDividerRegister
 543              		.thumb
 544              		.thumb_func
 545              		.type	ADC_SAR_1_theACLK_GetDividerRegister, %function
 546              	ADC_SAR_1_theACLK_GetDividerRegister:
 547              	.LFB5:
 280:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint16 ADC_SAR_1_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 548              		.loc 1 298 0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 1, uses_anonymous_args = 0
 552              		@ link register save eliminated.
 553 0000 80B4     		push	{r7}
 554              	.LCFI13:
 555              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 16


 556              		.cfi_offset 7, -4
 557 0002 00AF     		add	r7, sp, #0
 558              	.LCFI14:
 559              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return CY_GET_REG16(ADC_SAR_1_theACLK_DIV_PTR);
 560              		.loc 1 299 0
 561 0004 44F20813 		movw	r3, #16648
 562 0008 C4F20003 		movt	r3, 16384
 563 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 564 000e 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 565              		.loc 1 300 0
 566 0010 1846     		mov	r0, r3
 567 0012 BD46     		mov	sp, r7
 568 0014 80BC     		pop	{r7}
 569 0016 7047     		bx	lr
 570              		.cfi_endproc
 571              	.LFE5:
 572              		.size	ADC_SAR_1_theACLK_GetDividerRegister, .-ADC_SAR_1_theACLK_GetDividerRegister
 573              		.section	.text.ADC_SAR_1_theACLK_SetModeRegister,"ax",%progbits
 574              		.align	2
 575              		.global	ADC_SAR_1_theACLK_SetModeRegister
 576              		.thumb
 577              		.thumb_func
 578              		.type	ADC_SAR_1_theACLK_SetModeRegister, %function
 579              	ADC_SAR_1_theACLK_SetModeRegister:
 580              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 17


 331:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 581              		.loc 1 333 0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 8
 584              		@ frame_needed = 1, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 586 0000 80B4     		push	{r7}
 587              	.LCFI15:
 588              		.cfi_def_cfa_offset 4
 589              		.cfi_offset 7, -4
 590 0002 83B0     		sub	sp, sp, #12
 591              	.LCFI16:
 592              		.cfi_def_cfa_offset 16
 593 0004 00AF     		add	r7, sp, #0
 594              	.LCFI17:
 595              		.cfi_def_cfa_register 7
 596 0006 0346     		mov	r3, r0
 597 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_SAR_1_theACLK_MODE_MASK;
 598              		.loc 1 334 0
 599 000a 44F20A13 		movw	r3, #16650
 600 000e C4F20003 		movt	r3, 16384
 601 0012 44F20A12 		movw	r2, #16650
 602 0016 C4F20002 		movt	r2, 16384
 603 001a 1278     		ldrb	r2, [r2, #0]
 604 001c D2B2     		uxtb	r2, r2
 605 001e D1B2     		uxtb	r1, r2
 606 0020 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 607 0022 22F00702 		bic	r2, r2, #7
 608 0026 D2B2     		uxtb	r2, r2
 609 0028 0A43     		orrs	r2, r2, r1
 610 002a D2B2     		uxtb	r2, r2
 611 002c D2B2     		uxtb	r2, r2
 612 002e 1A70     		strb	r2, [r3, #0]
 335:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 613              		.loc 1 335 0
 614 0030 07F10C07 		add	r7, r7, #12
 615 0034 BD46     		mov	sp, r7
 616 0036 80BC     		pop	{r7}
 617 0038 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE6:
 620              		.size	ADC_SAR_1_theACLK_SetModeRegister, .-ADC_SAR_1_theACLK_SetModeRegister
 621 003a 00BF     		.section	.text.ADC_SAR_1_theACLK_ClearModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	ADC_SAR_1_theACLK_ClearModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	ADC_SAR_1_theACLK_ClearModeRegister, %function
 627              	ADC_SAR_1_theACLK_ClearModeRegister:
 628              	.LFB7:
 336:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_ClearModeRegister
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 18


 340:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 365:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 366:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 629              		.loc 1 368 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 8
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              	.LCFI18:
 636              		.cfi_def_cfa_offset 4
 637              		.cfi_offset 7, -4
 638 0002 83B0     		sub	sp, sp, #12
 639              	.LCFI19:
 640              		.cfi_def_cfa_offset 16
 641 0004 00AF     		add	r7, sp, #0
 642              	.LCFI20:
 643              		.cfi_def_cfa_register 7
 644 0006 0346     		mov	r3, r0
 645 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_SAR_1_theACLK_MODE_MA
 646              		.loc 1 369 0
 647 000a 44F20A13 		movw	r3, #16650
 648 000e C4F20003 		movt	r3, 16384
 649 0012 44F20A12 		movw	r2, #16650
 650 0016 C4F20002 		movt	r2, 16384
 651 001a 1278     		ldrb	r2, [r2, #0]
 652 001c D1B2     		uxtb	r1, r2
 653 001e FA79     		ldrb	r2, [r7, #7]
 654 0020 6FEA0202 		mvn	r2, r2
 655 0024 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 19


 656 0026 42F00702 		orr	r2, r2, #7
 657 002a D2B2     		uxtb	r2, r2
 658 002c 0A40     		ands	r2, r2, r1
 659 002e D2B2     		uxtb	r2, r2
 660 0030 1A70     		strb	r2, [r3, #0]
 370:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 661              		.loc 1 370 0
 662 0032 07F10C07 		add	r7, r7, #12
 663 0036 BD46     		mov	sp, r7
 664 0038 80BC     		pop	{r7}
 665 003a 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE7:
 668              		.size	ADC_SAR_1_theACLK_ClearModeRegister, .-ADC_SAR_1_theACLK_ClearModeRegister
 669              		.section	.text.ADC_SAR_1_theACLK_GetModeRegister,"ax",%progbits
 670              		.align	2
 671              		.global	ADC_SAR_1_theACLK_GetModeRegister
 672              		.thumb
 673              		.thumb_func
 674              		.type	ADC_SAR_1_theACLK_GetModeRegister, %function
 675              	ADC_SAR_1_theACLK_GetModeRegister:
 676              	.LFB8:
 371:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint8 ADC_SAR_1_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 677              		.loc 1 389 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 1, uses_anonymous_args = 0
 681              		@ link register save eliminated.
 682 0000 80B4     		push	{r7}
 683              	.LCFI21:
 684              		.cfi_def_cfa_offset 4
 685              		.cfi_offset 7, -4
 686 0002 00AF     		add	r7, sp, #0
 687              	.LCFI22:
 688              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return ADC_SAR_1_theACLK_MOD_SRC & (uint8)(ADC_SAR_1_theACLK_MODE_MASK);
 689              		.loc 1 390 0
 690 0004 44F20A13 		movw	r3, #16650
 691 0008 C4F20003 		movt	r3, 16384
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 20


 692 000c 1B78     		ldrb	r3, [r3, #0]
 693 000e DBB2     		uxtb	r3, r3
 694 0010 23F00703 		bic	r3, r3, #7
 695 0014 DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 696              		.loc 1 391 0
 697 0016 1846     		mov	r0, r3
 698 0018 BD46     		mov	sp, r7
 699 001a 80BC     		pop	{r7}
 700 001c 7047     		bx	lr
 701              		.cfi_endproc
 702              	.LFE8:
 703              		.size	ADC_SAR_1_theACLK_GetModeRegister, .-ADC_SAR_1_theACLK_GetModeRegister
 704 001e 00BF     		.section	.text.ADC_SAR_1_theACLK_SetSourceRegister,"ax",%progbits
 705              		.align	2
 706              		.global	ADC_SAR_1_theACLK_SetSourceRegister
 707              		.thumb
 708              		.thumb_func
 709              		.type	ADC_SAR_1_theACLK_SetSourceRegister, %function
 710              	ADC_SAR_1_theACLK_SetSourceRegister:
 711              	.LFB9:
 392:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 394:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 712              		.loc 1 420 0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 16
 715              		@ frame_needed = 1, uses_anonymous_args = 0
 716 0000 80B5     		push	{r7, lr}
 717              	.LCFI23:
 718              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 21


 719              		.cfi_offset 7, -8
 720              		.cfi_offset 14, -4
 721 0002 84B0     		sub	sp, sp, #16
 722              	.LCFI24:
 723              		.cfi_def_cfa_offset 24
 724 0004 00AF     		add	r7, sp, #0
 725              	.LCFI25:
 726              		.cfi_def_cfa_register 7
 727 0006 0346     		mov	r3, r0
 728 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint16 currDiv = ADC_SAR_1_theACLK_GetDividerRegister();
 729              		.loc 1 421 0
 730 000a FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetDividerRegister
 731 000e 0346     		mov	r3, r0
 732 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 oldSrc = ADC_SAR_1_theACLK_GetSourceRegister();
 733              		.loc 1 422 0
 734 0012 FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetSourceRegister
 735 0016 0346     		mov	r3, r0
 736 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 737              		.loc 1 424 0
 738 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 739 001c 002B     		cmp	r3, #0
 740 001e 27D0     		beq	.L29
 741              		.loc 1 424 0 is_stmt 0 discriminator 1
 742 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 743 0022 002B     		cmp	r3, #0
 744 0024 24D1     		bne	.L29
 425:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 745              		.loc 1 425 0 is_stmt 1
 746 0026 FB89     		ldrh	r3, [r7, #14]
 747 0028 002B     		cmp	r3, #0
 748 002a 21D1     		bne	.L29
 426:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC |= CYCLK_SSS;
 749              		.loc 1 429 0
 750 002c 44F20A13 		movw	r3, #16650
 751 0030 C4F20003 		movt	r3, 16384
 752 0034 44F20A12 		movw	r2, #16650
 753 0038 C4F20002 		movt	r2, 16384
 754 003c 1278     		ldrb	r2, [r2, #0]
 755 003e D2B2     		uxtb	r2, r2
 756 0040 42F04002 		orr	r2, r2, #64
 757 0044 D2B2     		uxtb	r2, r2
 758 0046 1A70     		strb	r2, [r3, #0]
 430:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 759              		.loc 1 430 0
 760 0048 44F20A13 		movw	r3, #16650
 761 004c C4F20003 		movt	r3, 16384
 431:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 762              		.loc 1 431 0
 763 0050 44F20A12 		movw	r2, #16650
 764 0054 C4F20002 		movt	r2, 16384
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 22


 765 0058 1278     		ldrb	r2, [r2, #0]
 766 005a D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 767              		.loc 1 430 0
 768 005c D2B2     		uxtb	r2, r2
 769 005e 22F00702 		bic	r2, r2, #7
 770 0062 D1B2     		uxtb	r1, r2
 771 0064 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 772 0066 0A43     		orrs	r2, r2, r1
 773 0068 D2B2     		uxtb	r2, r2
 774 006a D2B2     		uxtb	r2, r2
 775 006c 1A70     		strb	r2, [r3, #0]
 776 006e 3DE0     		b	.L28
 777              	.L29:
 432:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 778              		.loc 1 433 0
 779 0070 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 780 0072 002B     		cmp	r3, #0
 781 0074 27D1     		bne	.L31
 782              		.loc 1 433 0 is_stmt 0 discriminator 1
 783 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 784 0078 002B     		cmp	r3, #0
 785 007a 24D0     		beq	.L31
 434:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 786              		.loc 1 434 0 is_stmt 1
 787 007c FB89     		ldrh	r3, [r7, #14]
 788 007e 002B     		cmp	r3, #0
 789 0080 21D1     		bne	.L31
 435:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 790              		.loc 1 438 0
 791 0082 44F20A13 		movw	r3, #16650
 792 0086 C4F20003 		movt	r3, 16384
 439:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 793              		.loc 1 439 0
 794 008a 44F20A12 		movw	r2, #16650
 795 008e C4F20002 		movt	r2, 16384
 796 0092 1278     		ldrb	r2, [r2, #0]
 797 0094 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 798              		.loc 1 438 0
 799 0096 D2B2     		uxtb	r2, r2
 800 0098 22F00702 		bic	r2, r2, #7
 801 009c D1B2     		uxtb	r1, r2
 802 009e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 803 00a0 0A43     		orrs	r2, r2, r1
 804 00a2 D2B2     		uxtb	r2, r2
 805 00a4 D2B2     		uxtb	r2, r2
 806 00a6 1A70     		strb	r2, [r3, #0]
 440:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 807              		.loc 1 440 0
 808 00a8 44F20A13 		movw	r3, #16650
 809 00ac C4F20003 		movt	r3, 16384
 810 00b0 44F20A12 		movw	r2, #16650
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 23


 811 00b4 C4F20002 		movt	r2, 16384
 812 00b8 1278     		ldrb	r2, [r2, #0]
 813 00ba D2B2     		uxtb	r2, r2
 814 00bc 22F04002 		bic	r2, r2, #64
 815 00c0 D2B2     		uxtb	r2, r2
 816 00c2 1A70     		strb	r2, [r3, #0]
 817 00c4 12E0     		b	.L28
 818              	.L31:
 441:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 819              		.loc 1 444 0
 820 00c6 44F20A13 		movw	r3, #16650
 821 00ca C4F20003 		movt	r3, 16384
 445:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 822              		.loc 1 445 0
 823 00ce 44F20A12 		movw	r2, #16650
 824 00d2 C4F20002 		movt	r2, 16384
 825 00d6 1278     		ldrb	r2, [r2, #0]
 826 00d8 D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 827              		.loc 1 444 0
 828 00da D2B2     		uxtb	r2, r2
 829 00dc 22F00702 		bic	r2, r2, #7
 830 00e0 D1B2     		uxtb	r1, r2
 831 00e2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 832 00e4 0A43     		orrs	r2, r2, r1
 833 00e6 D2B2     		uxtb	r2, r2
 834 00e8 D2B2     		uxtb	r2, r2
 835 00ea 1A70     		strb	r2, [r3, #0]
 836              	.L28:
 446:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 837              		.loc 1 447 0
 838 00ec 07F11007 		add	r7, r7, #16
 839 00f0 BD46     		mov	sp, r7
 840 00f2 80BD     		pop	{r7, pc}
 841              		.cfi_endproc
 842              	.LFE9:
 843              		.size	ADC_SAR_1_theACLK_SetSourceRegister, .-ADC_SAR_1_theACLK_SetSourceRegister
 844              		.section	.text.ADC_SAR_1_theACLK_GetSourceRegister,"ax",%progbits
 845              		.align	2
 846              		.global	ADC_SAR_1_theACLK_GetSourceRegister
 847              		.thumb
 848              		.thumb_func
 849              		.type	ADC_SAR_1_theACLK_GetSourceRegister, %function
 850              	ADC_SAR_1_theACLK_GetSourceRegister:
 851              	.LFB10:
 448:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the input source of the clock.
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 24


 456:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint8 ADC_SAR_1_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 852              		.loc 1 465 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 1, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857 0000 80B4     		push	{r7}
 858              	.LCFI26:
 859              		.cfi_def_cfa_offset 4
 860              		.cfi_offset 7, -4
 861 0002 00AF     		add	r7, sp, #0
 862              	.LCFI27:
 863              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return ADC_SAR_1_theACLK_MOD_SRC & ADC_SAR_1_theACLK_SRC_SEL_MSK;
 864              		.loc 1 466 0
 865 0004 44F20A13 		movw	r3, #16650
 866 0008 C4F20003 		movt	r3, 16384
 867 000c 1B78     		ldrb	r3, [r3, #0]
 868 000e DBB2     		uxtb	r3, r3
 869 0010 03F00703 		and	r3, r3, #7
 870 0014 DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 871              		.loc 1 467 0
 872 0016 1846     		mov	r0, r3
 873 0018 BD46     		mov	sp, r7
 874 001a 80BC     		pop	{r7}
 875 001c 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE10:
 878              		.size	ADC_SAR_1_theACLK_GetSourceRegister, .-ADC_SAR_1_theACLK_GetSourceRegister
 879 001e 00BF     		.section	.text.ADC_SAR_1_theACLK_SetPhaseRegister,"ax",%progbits
 880              		.align	2
 881              		.global	ADC_SAR_1_theACLK_SetPhaseRegister
 882              		.thumb
 883              		.thumb_func
 884              		.type	ADC_SAR_1_theACLK_SetPhaseRegister, %function
 885              	ADC_SAR_1_theACLK_SetPhaseRegister:
 886              	.LFB11:
 468:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 469:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 470:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if defined(ADC_SAR_1_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 472:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 473:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 477:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 25


 478:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 482:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 488:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 491:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 887              		.loc 1 493 0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 8
 890              		@ frame_needed = 1, uses_anonymous_args = 0
 891              		@ link register save eliminated.
 892 0000 80B4     		push	{r7}
 893              	.LCFI28:
 894              		.cfi_def_cfa_offset 4
 895              		.cfi_offset 7, -4
 896 0002 83B0     		sub	sp, sp, #12
 897              	.LCFI29:
 898              		.cfi_def_cfa_offset 16
 899 0004 00AF     		add	r7, sp, #0
 900              	.LCFI30:
 901              		.cfi_def_cfa_register 7
 902 0006 0346     		mov	r3, r0
 903 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_PHASE = clkPhase & ADC_SAR_1_theACLK_PHASE_MASK;
 904              		.loc 1 494 0
 905 000a 44F20B13 		movw	r3, #16651
 906 000e C4F20003 		movt	r3, 16384
 907 0012 FA79     		ldrb	r2, [r7, #7]
 908 0014 02F00F02 		and	r2, r2, #15
 909 0018 D2B2     		uxtb	r2, r2
 910 001a 1A70     		strb	r2, [r3, #0]
 495:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 911              		.loc 1 495 0
 912 001c 07F10C07 		add	r7, r7, #12
 913 0020 BD46     		mov	sp, r7
 914 0022 80BC     		pop	{r7}
 915 0024 7047     		bx	lr
 916              		.cfi_endproc
 917              	.LFE11:
 918              		.size	ADC_SAR_1_theACLK_SetPhaseRegister, .-ADC_SAR_1_theACLK_SetPhaseRegister
 919 0026 00BF     		.section	.text.ADC_SAR_1_theACLK_GetPhaseRegister,"ax",%progbits
 920              		.align	2
 921              		.global	ADC_SAR_1_theACLK_GetPhaseRegister
 922              		.thumb
 923              		.thumb_func
 924              		.type	ADC_SAR_1_theACLK_GetPhaseRegister, %function
 925              	ADC_SAR_1_theACLK_GetPhaseRegister:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 26


 926              	.LFB12:
 496:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 497:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 498:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 502:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 506:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 509:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 512:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint8 ADC_SAR_1_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 927              		.loc 1 514 0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 1, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932 0000 80B4     		push	{r7}
 933              	.LCFI31:
 934              		.cfi_def_cfa_offset 4
 935              		.cfi_offset 7, -4
 936 0002 00AF     		add	r7, sp, #0
 937              	.LCFI32:
 938              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return ADC_SAR_1_theACLK_PHASE & ADC_SAR_1_theACLK_PHASE_MASK;
 939              		.loc 1 515 0
 940 0004 44F20B13 		movw	r3, #16651
 941 0008 C4F20003 		movt	r3, 16384
 942 000c 1B78     		ldrb	r3, [r3, #0]
 943 000e DBB2     		uxtb	r3, r3
 944 0010 03F00F03 		and	r3, r3, #15
 945 0014 DBB2     		uxtb	r3, r3
 516:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 946              		.loc 1 516 0
 947 0016 1846     		mov	r0, r3
 948 0018 BD46     		mov	sp, r7
 949 001a 80BC     		pop	{r7}
 950 001c 7047     		bx	lr
 951              		.cfi_endproc
 952              	.LFE12:
 953              		.size	ADC_SAR_1_theACLK_GetPhaseRegister, .-ADC_SAR_1_theACLK_GetPhaseRegister
 954 001e 00BF     		.text
 955              	.Letext0:
 956              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 957              		.section	.debug_info,"",%progbits
 958              	.Ldebug_info0:
 959 0000 D6020000 		.4byte	0x2d6
 960 0004 0200     		.2byte	0x2
 961 0006 00000000 		.4byte	.Ldebug_abbrev0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 27


 962 000a 04       		.byte	0x4
 963 000b 01       		.uleb128 0x1
 964 000c DC020000 		.4byte	.LASF40
 965 0010 01       		.byte	0x1
 966 0011 E0010000 		.4byte	.LASF41
 967 0015 5B000000 		.4byte	.LASF42
 968 0019 00000000 		.4byte	.Ldebug_ranges0+0
 969 001d 00000000 		.4byte	0
 970 0021 00000000 		.4byte	0
 971 0025 00000000 		.4byte	.Ldebug_line0
 972 0029 02       		.uleb128 0x2
 973 002a 01       		.byte	0x1
 974 002b 06       		.byte	0x6
 975 002c 49030000 		.4byte	.LASF0
 976 0030 02       		.uleb128 0x2
 977 0031 01       		.byte	0x1
 978 0032 08       		.byte	0x8
 979 0033 ED000000 		.4byte	.LASF1
 980 0037 02       		.uleb128 0x2
 981 0038 02       		.byte	0x2
 982 0039 05       		.byte	0x5
 983 003a CC020000 		.4byte	.LASF2
 984 003e 02       		.uleb128 0x2
 985 003f 02       		.byte	0x2
 986 0040 07       		.byte	0x7
 987 0041 29010000 		.4byte	.LASF3
 988 0045 02       		.uleb128 0x2
 989 0046 04       		.byte	0x4
 990 0047 05       		.byte	0x5
 991 0048 2D030000 		.4byte	.LASF4
 992 004c 02       		.uleb128 0x2
 993 004d 04       		.byte	0x4
 994 004e 07       		.byte	0x7
 995 004f 17010000 		.4byte	.LASF5
 996 0053 02       		.uleb128 0x2
 997 0054 08       		.byte	0x8
 998 0055 05       		.byte	0x5
 999 0056 8C020000 		.4byte	.LASF6
 1000 005a 02       		.uleb128 0x2
 1001 005b 08       		.byte	0x8
 1002 005c 07       		.byte	0x7
 1003 005d 22020000 		.4byte	.LASF7
 1004 0061 03       		.uleb128 0x3
 1005 0062 04       		.byte	0x4
 1006 0063 05       		.byte	0x5
 1007 0064 696E7400 		.ascii	"int\000"
 1008 0068 02       		.uleb128 0x2
 1009 0069 04       		.byte	0x4
 1010 006a 07       		.byte	0x7
 1011 006b 0D020000 		.4byte	.LASF8
 1012 006f 04       		.uleb128 0x4
 1013 0070 D6020000 		.4byte	.LASF9
 1014 0074 02       		.byte	0x2
 1015 0075 5B       		.byte	0x5b
 1016 0076 30000000 		.4byte	0x30
 1017 007a 04       		.uleb128 0x4
 1018 007b AD010000 		.4byte	.LASF10
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 28


 1019 007f 02       		.byte	0x2
 1020 0080 5C       		.byte	0x5c
 1021 0081 3E000000 		.4byte	0x3e
 1022 0085 02       		.uleb128 0x2
 1023 0086 04       		.byte	0x4
 1024 0087 04       		.byte	0x4
 1025 0088 C5000000 		.4byte	.LASF11
 1026 008c 02       		.uleb128 0x2
 1027 008d 08       		.byte	0x8
 1028 008e 04       		.byte	0x4
 1029 008f A6010000 		.4byte	.LASF12
 1030 0093 02       		.uleb128 0x2
 1031 0094 01       		.byte	0x1
 1032 0095 08       		.byte	0x8
 1033 0096 BF020000 		.4byte	.LASF13
 1034 009a 04       		.uleb128 0x4
 1035 009b 12010000 		.4byte	.LASF14
 1036 009f 02       		.byte	0x2
 1037 00a0 F0       		.byte	0xf0
 1038 00a1 A5000000 		.4byte	0xa5
 1039 00a5 05       		.uleb128 0x5
 1040 00a6 6F000000 		.4byte	0x6f
 1041 00aa 04       		.uleb128 0x4
 1042 00ab 00000000 		.4byte	.LASF15
 1043 00af 02       		.byte	0x2
 1044 00b0 F1       		.byte	0xf1
 1045 00b1 B5000000 		.4byte	0xb5
 1046 00b5 05       		.uleb128 0x5
 1047 00b6 7A000000 		.4byte	0x7a
 1048 00ba 06       		.uleb128 0x6
 1049 00bb 01       		.byte	0x1
 1050 00bc 83010000 		.4byte	.LASF16
 1051 00c0 01       		.byte	0x1
 1052 00c1 2D       		.byte	0x2d
 1053 00c2 01       		.byte	0x1
 1054 00c3 00000000 		.4byte	.LFB0
 1055 00c7 42000000 		.4byte	.LFE0
 1056 00cb 00000000 		.4byte	.LLST0
 1057 00cf 01       		.byte	0x1
 1058 00d0 06       		.uleb128 0x6
 1059 00d1 01       		.byte	0x1
 1060 00d2 FB000000 		.4byte	.LASF17
 1061 00d6 01       		.byte	0x1
 1062 00d7 47       		.byte	0x47
 1063 00d8 01       		.byte	0x1
 1064 00d9 00000000 		.4byte	.LFB1
 1065 00dd 42000000 		.4byte	.LFE1
 1066 00e1 2C000000 		.4byte	.LLST1
 1067 00e5 01       		.byte	0x1
 1068 00e6 07       		.uleb128 0x7
 1069 00e7 01       		.byte	0x1
 1070 00e8 A9000000 		.4byte	.LASF18
 1071 00ec 01       		.byte	0x1
 1072 00ed 64       		.byte	0x64
 1073 00ee 01       		.byte	0x1
 1074 00ef 00000000 		.4byte	.LFB2
 1075 00f3 F8000000 		.4byte	.LFE2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 29


 1076 00f7 58000000 		.4byte	.LLST2
 1077 00fb 01       		.byte	0x1
 1078 00fc 19010000 		.4byte	0x119
 1079 0100 08       		.uleb128 0x8
 1080 0101 1A000000 		.4byte	.LBB2
 1081 0105 EE000000 		.4byte	.LBE2
 1082 0109 09       		.uleb128 0x9
 1083 010a 50000000 		.4byte	.LASF24
 1084 010e 01       		.byte	0x1
 1085 010f 69       		.byte	0x69
 1086 0110 7A000000 		.4byte	0x7a
 1087 0114 02       		.byte	0x2
 1088 0115 91       		.byte	0x91
 1089 0116 76       		.sleb128 -10
 1090 0117 00       		.byte	0
 1091 0118 00       		.byte	0
 1092 0119 07       		.uleb128 0x7
 1093 011a 01       		.byte	0x1
 1094 011b 06000000 		.4byte	.LASF19
 1095 011f 01       		.byte	0x1
 1096 0120 9D       		.byte	0x9d
 1097 0121 01       		.byte	0x1
 1098 0122 00000000 		.4byte	.LFB3
 1099 0126 54000000 		.4byte	.LFE3
 1100 012a 90000000 		.4byte	.LLST3
 1101 012e 01       		.byte	0x1
 1102 012f 42010000 		.4byte	0x142
 1103 0133 0A       		.uleb128 0xa
 1104 0134 25000000 		.4byte	.LASF21
 1105 0138 01       		.byte	0x1
 1106 0139 9D       		.byte	0x9d
 1107 013a 6F000000 		.4byte	0x6f
 1108 013e 02       		.byte	0x2
 1109 013f 91       		.byte	0x91
 1110 0140 77       		.sleb128 -9
 1111 0141 00       		.byte	0
 1112 0142 0B       		.uleb128 0xb
 1113 0143 01       		.byte	0x1
 1114 0144 2B000000 		.4byte	.LASF20
 1115 0148 01       		.byte	0x1
 1116 0149 C1       		.byte	0xc1
 1117 014a 01       		.byte	0x1
 1118 014b 00000000 		.4byte	.LFB4
 1119 014f E8010000 		.4byte	.LFE4
 1120 0153 C8000000 		.4byte	.LLST4
 1121 0157 01       		.byte	0x1
 1122 0158 A3010000 		.4byte	0x1a3
 1123 015c 0A       		.uleb128 0xa
 1124 015d 9B010000 		.4byte	.LASF22
 1125 0161 01       		.byte	0x1
 1126 0162 C1       		.byte	0xc1
 1127 0163 7A000000 		.4byte	0x7a
 1128 0167 02       		.byte	0x2
 1129 0168 91       		.byte	0x91
 1130 0169 6E       		.sleb128 -18
 1131 016a 0A       		.uleb128 0xa
 1132 016b B4010000 		.4byte	.LASF23
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 30


 1133 016f 01       		.byte	0x1
 1134 0170 C1       		.byte	0xc1
 1135 0171 6F000000 		.4byte	0x6f
 1136 0175 02       		.byte	0x2
 1137 0176 91       		.byte	0x91
 1138 0177 6D       		.sleb128 -19
 1139 0178 09       		.uleb128 0x9
 1140 0179 25030000 		.4byte	.LASF25
 1141 017d 01       		.byte	0x1
 1142 017e C4       		.byte	0xc4
 1143 017f 6F000000 		.4byte	0x6f
 1144 0183 02       		.byte	0x2
 1145 0184 91       		.byte	0x91
 1146 0185 73       		.sleb128 -13
 1147 0186 09       		.uleb128 0x9
 1148 0187 1A020000 		.4byte	.LASF26
 1149 018b 01       		.byte	0x1
 1150 018c C6       		.byte	0xc6
 1151 018d 6F000000 		.4byte	0x6f
 1152 0191 02       		.byte	0x2
 1153 0192 91       		.byte	0x91
 1154 0193 77       		.sleb128 -9
 1155 0194 09       		.uleb128 0x9
 1156 0195 50000000 		.4byte	.LASF24
 1157 0199 01       		.byte	0x1
 1158 019a C7       		.byte	0xc7
 1159 019b 7A000000 		.4byte	0x7a
 1160 019f 02       		.byte	0x2
 1161 01a0 91       		.byte	0x91
 1162 01a1 74       		.sleb128 -12
 1163 01a2 00       		.byte	0
 1164 01a3 0C       		.uleb128 0xc
 1165 01a4 01       		.byte	0x1
 1166 01a5 9A020000 		.4byte	.LASF30
 1167 01a9 01       		.byte	0x1
 1168 01aa 2901     		.2byte	0x129
 1169 01ac 01       		.byte	0x1
 1170 01ad 7A000000 		.4byte	0x7a
 1171 01b1 00000000 		.4byte	.LFB5
 1172 01b5 18000000 		.4byte	.LFE5
 1173 01b9 00010000 		.4byte	.LLST5
 1174 01bd 01       		.byte	0x1
 1175 01be 0D       		.uleb128 0xd
 1176 01bf 01       		.byte	0x1
 1177 01c0 CB000000 		.4byte	.LASF27
 1178 01c4 01       		.byte	0x1
 1179 01c5 4C01     		.2byte	0x14c
 1180 01c7 01       		.byte	0x1
 1181 01c8 00000000 		.4byte	.LFB6
 1182 01cc 3A000000 		.4byte	.LFE6
 1183 01d0 2C010000 		.4byte	.LLST6
 1184 01d4 01       		.byte	0x1
 1185 01d5 E9010000 		.4byte	0x1e9
 1186 01d9 0E       		.uleb128 0xe
 1187 01da 80020000 		.4byte	.LASF28
 1188 01de 01       		.byte	0x1
 1189 01df 4C01     		.2byte	0x14c
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 31


 1190 01e1 6F000000 		.4byte	0x6f
 1191 01e5 02       		.byte	0x2
 1192 01e6 91       		.byte	0x91
 1193 01e7 77       		.sleb128 -9
 1194 01e8 00       		.byte	0
 1195 01e9 0D       		.uleb128 0xd
 1196 01ea 01       		.byte	0x1
 1197 01eb 5F010000 		.4byte	.LASF29
 1198 01ef 01       		.byte	0x1
 1199 01f0 6F01     		.2byte	0x16f
 1200 01f2 01       		.byte	0x1
 1201 01f3 00000000 		.4byte	.LFB7
 1202 01f7 3C000000 		.4byte	.LFE7
 1203 01fb 64010000 		.4byte	.LLST7
 1204 01ff 01       		.byte	0x1
 1205 0200 14020000 		.4byte	0x214
 1206 0204 0E       		.uleb128 0xe
 1207 0205 80020000 		.4byte	.LASF28
 1208 0209 01       		.byte	0x1
 1209 020a 6F01     		.2byte	0x16f
 1210 020c 6F000000 		.4byte	0x6f
 1211 0210 02       		.byte	0x2
 1212 0211 91       		.byte	0x91
 1213 0212 77       		.sleb128 -9
 1214 0213 00       		.byte	0
 1215 0214 0C       		.uleb128 0xc
 1216 0215 01       		.byte	0x1
 1217 0216 55030000 		.4byte	.LASF31
 1218 021a 01       		.byte	0x1
 1219 021b 8401     		.2byte	0x184
 1220 021d 01       		.byte	0x1
 1221 021e 6F000000 		.4byte	0x6f
 1222 0222 00000000 		.4byte	.LFB8
 1223 0226 1E000000 		.4byte	.LFE8
 1224 022a 9C010000 		.4byte	.LLST8
 1225 022e 01       		.byte	0x1
 1226 022f 0F       		.uleb128 0xf
 1227 0230 01       		.byte	0x1
 1228 0231 BC010000 		.4byte	.LASF32
 1229 0235 01       		.byte	0x1
 1230 0236 A301     		.2byte	0x1a3
 1231 0238 01       		.byte	0x1
 1232 0239 00000000 		.4byte	.LFB9
 1233 023d F4000000 		.4byte	.LFE9
 1234 0241 C8010000 		.4byte	.LLST9
 1235 0245 01       		.byte	0x1
 1236 0246 78020000 		.4byte	0x278
 1237 024a 0E       		.uleb128 0xe
 1238 024b 36030000 		.4byte	.LASF33
 1239 024f 01       		.byte	0x1
 1240 0250 A301     		.2byte	0x1a3
 1241 0252 6F000000 		.4byte	0x6f
 1242 0256 02       		.byte	0x2
 1243 0257 91       		.byte	0x91
 1244 0258 6F       		.sleb128 -17
 1245 0259 10       		.uleb128 0x10
 1246 025a C4020000 		.4byte	.LASF34
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 32


 1247 025e 01       		.byte	0x1
 1248 025f A501     		.2byte	0x1a5
 1249 0261 7A000000 		.4byte	0x7a
 1250 0265 02       		.byte	0x2
 1251 0266 91       		.byte	0x91
 1252 0267 76       		.sleb128 -10
 1253 0268 10       		.uleb128 0x10
 1254 0269 77030000 		.4byte	.LASF35
 1255 026d 01       		.byte	0x1
 1256 026e A601     		.2byte	0x1a6
 1257 0270 6F000000 		.4byte	0x6f
 1258 0274 02       		.byte	0x2
 1259 0275 91       		.byte	0x91
 1260 0276 75       		.sleb128 -11
 1261 0277 00       		.byte	0
 1262 0278 0C       		.uleb128 0xc
 1263 0279 01       		.byte	0x1
 1264 027a 39020000 		.4byte	.LASF36
 1265 027e 01       		.byte	0x1
 1266 027f D001     		.2byte	0x1d0
 1267 0281 01       		.byte	0x1
 1268 0282 6F000000 		.4byte	0x6f
 1269 0286 00000000 		.4byte	.LFB10
 1270 028a 1E000000 		.4byte	.LFE10
 1271 028e 00020000 		.4byte	.LLST10
 1272 0292 01       		.byte	0x1
 1273 0293 0D       		.uleb128 0xd
 1274 0294 01       		.byte	0x1
 1275 0295 3C010000 		.4byte	.LASF37
 1276 0299 01       		.byte	0x1
 1277 029a EC01     		.2byte	0x1ec
 1278 029c 01       		.byte	0x1
 1279 029d 00000000 		.4byte	.LFB11
 1280 02a1 26000000 		.4byte	.LFE11
 1281 02a5 2C020000 		.4byte	.LLST11
 1282 02a9 01       		.byte	0x1
 1283 02aa BE020000 		.4byte	0x2be
 1284 02ae 0E       		.uleb128 0xe
 1285 02af 40030000 		.4byte	.LASF38
 1286 02b3 01       		.byte	0x1
 1287 02b4 EC01     		.2byte	0x1ec
 1288 02b6 6F000000 		.4byte	0x6f
 1289 02ba 02       		.byte	0x2
 1290 02bb 91       		.byte	0x91
 1291 02bc 77       		.sleb128 -9
 1292 02bd 00       		.byte	0
 1293 02be 0C       		.uleb128 0xc
 1294 02bf 01       		.byte	0x1
 1295 02c0 5D020000 		.4byte	.LASF39
 1296 02c4 01       		.byte	0x1
 1297 02c5 0102     		.2byte	0x201
 1298 02c7 01       		.byte	0x1
 1299 02c8 6F000000 		.4byte	0x6f
 1300 02cc 00000000 		.4byte	.LFB12
 1301 02d0 1E000000 		.4byte	.LFE12
 1302 02d4 64020000 		.4byte	.LLST12
 1303 02d8 01       		.byte	0x1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 33


 1304 02d9 00       		.byte	0
 1305              		.section	.debug_abbrev,"",%progbits
 1306              	.Ldebug_abbrev0:
 1307 0000 01       		.uleb128 0x1
 1308 0001 11       		.uleb128 0x11
 1309 0002 01       		.byte	0x1
 1310 0003 25       		.uleb128 0x25
 1311 0004 0E       		.uleb128 0xe
 1312 0005 13       		.uleb128 0x13
 1313 0006 0B       		.uleb128 0xb
 1314 0007 03       		.uleb128 0x3
 1315 0008 0E       		.uleb128 0xe
 1316 0009 1B       		.uleb128 0x1b
 1317 000a 0E       		.uleb128 0xe
 1318 000b 55       		.uleb128 0x55
 1319 000c 06       		.uleb128 0x6
 1320 000d 11       		.uleb128 0x11
 1321 000e 01       		.uleb128 0x1
 1322 000f 52       		.uleb128 0x52
 1323 0010 01       		.uleb128 0x1
 1324 0011 10       		.uleb128 0x10
 1325 0012 06       		.uleb128 0x6
 1326 0013 00       		.byte	0
 1327 0014 00       		.byte	0
 1328 0015 02       		.uleb128 0x2
 1329 0016 24       		.uleb128 0x24
 1330 0017 00       		.byte	0
 1331 0018 0B       		.uleb128 0xb
 1332 0019 0B       		.uleb128 0xb
 1333 001a 3E       		.uleb128 0x3e
 1334 001b 0B       		.uleb128 0xb
 1335 001c 03       		.uleb128 0x3
 1336 001d 0E       		.uleb128 0xe
 1337 001e 00       		.byte	0
 1338 001f 00       		.byte	0
 1339 0020 03       		.uleb128 0x3
 1340 0021 24       		.uleb128 0x24
 1341 0022 00       		.byte	0
 1342 0023 0B       		.uleb128 0xb
 1343 0024 0B       		.uleb128 0xb
 1344 0025 3E       		.uleb128 0x3e
 1345 0026 0B       		.uleb128 0xb
 1346 0027 03       		.uleb128 0x3
 1347 0028 08       		.uleb128 0x8
 1348 0029 00       		.byte	0
 1349 002a 00       		.byte	0
 1350 002b 04       		.uleb128 0x4
 1351 002c 16       		.uleb128 0x16
 1352 002d 00       		.byte	0
 1353 002e 03       		.uleb128 0x3
 1354 002f 0E       		.uleb128 0xe
 1355 0030 3A       		.uleb128 0x3a
 1356 0031 0B       		.uleb128 0xb
 1357 0032 3B       		.uleb128 0x3b
 1358 0033 0B       		.uleb128 0xb
 1359 0034 49       		.uleb128 0x49
 1360 0035 13       		.uleb128 0x13
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 34


 1361 0036 00       		.byte	0
 1362 0037 00       		.byte	0
 1363 0038 05       		.uleb128 0x5
 1364 0039 35       		.uleb128 0x35
 1365 003a 00       		.byte	0
 1366 003b 49       		.uleb128 0x49
 1367 003c 13       		.uleb128 0x13
 1368 003d 00       		.byte	0
 1369 003e 00       		.byte	0
 1370 003f 06       		.uleb128 0x6
 1371 0040 2E       		.uleb128 0x2e
 1372 0041 00       		.byte	0
 1373 0042 3F       		.uleb128 0x3f
 1374 0043 0C       		.uleb128 0xc
 1375 0044 03       		.uleb128 0x3
 1376 0045 0E       		.uleb128 0xe
 1377 0046 3A       		.uleb128 0x3a
 1378 0047 0B       		.uleb128 0xb
 1379 0048 3B       		.uleb128 0x3b
 1380 0049 0B       		.uleb128 0xb
 1381 004a 27       		.uleb128 0x27
 1382 004b 0C       		.uleb128 0xc
 1383 004c 11       		.uleb128 0x11
 1384 004d 01       		.uleb128 0x1
 1385 004e 12       		.uleb128 0x12
 1386 004f 01       		.uleb128 0x1
 1387 0050 40       		.uleb128 0x40
 1388 0051 06       		.uleb128 0x6
 1389 0052 9742     		.uleb128 0x2117
 1390 0054 0C       		.uleb128 0xc
 1391 0055 00       		.byte	0
 1392 0056 00       		.byte	0
 1393 0057 07       		.uleb128 0x7
 1394 0058 2E       		.uleb128 0x2e
 1395 0059 01       		.byte	0x1
 1396 005a 3F       		.uleb128 0x3f
 1397 005b 0C       		.uleb128 0xc
 1398 005c 03       		.uleb128 0x3
 1399 005d 0E       		.uleb128 0xe
 1400 005e 3A       		.uleb128 0x3a
 1401 005f 0B       		.uleb128 0xb
 1402 0060 3B       		.uleb128 0x3b
 1403 0061 0B       		.uleb128 0xb
 1404 0062 27       		.uleb128 0x27
 1405 0063 0C       		.uleb128 0xc
 1406 0064 11       		.uleb128 0x11
 1407 0065 01       		.uleb128 0x1
 1408 0066 12       		.uleb128 0x12
 1409 0067 01       		.uleb128 0x1
 1410 0068 40       		.uleb128 0x40
 1411 0069 06       		.uleb128 0x6
 1412 006a 9742     		.uleb128 0x2117
 1413 006c 0C       		.uleb128 0xc
 1414 006d 01       		.uleb128 0x1
 1415 006e 13       		.uleb128 0x13
 1416 006f 00       		.byte	0
 1417 0070 00       		.byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 35


 1418 0071 08       		.uleb128 0x8
 1419 0072 0B       		.uleb128 0xb
 1420 0073 01       		.byte	0x1
 1421 0074 11       		.uleb128 0x11
 1422 0075 01       		.uleb128 0x1
 1423 0076 12       		.uleb128 0x12
 1424 0077 01       		.uleb128 0x1
 1425 0078 00       		.byte	0
 1426 0079 00       		.byte	0
 1427 007a 09       		.uleb128 0x9
 1428 007b 34       		.uleb128 0x34
 1429 007c 00       		.byte	0
 1430 007d 03       		.uleb128 0x3
 1431 007e 0E       		.uleb128 0xe
 1432 007f 3A       		.uleb128 0x3a
 1433 0080 0B       		.uleb128 0xb
 1434 0081 3B       		.uleb128 0x3b
 1435 0082 0B       		.uleb128 0xb
 1436 0083 49       		.uleb128 0x49
 1437 0084 13       		.uleb128 0x13
 1438 0085 02       		.uleb128 0x2
 1439 0086 0A       		.uleb128 0xa
 1440 0087 00       		.byte	0
 1441 0088 00       		.byte	0
 1442 0089 0A       		.uleb128 0xa
 1443 008a 05       		.uleb128 0x5
 1444 008b 00       		.byte	0
 1445 008c 03       		.uleb128 0x3
 1446 008d 0E       		.uleb128 0xe
 1447 008e 3A       		.uleb128 0x3a
 1448 008f 0B       		.uleb128 0xb
 1449 0090 3B       		.uleb128 0x3b
 1450 0091 0B       		.uleb128 0xb
 1451 0092 49       		.uleb128 0x49
 1452 0093 13       		.uleb128 0x13
 1453 0094 02       		.uleb128 0x2
 1454 0095 0A       		.uleb128 0xa
 1455 0096 00       		.byte	0
 1456 0097 00       		.byte	0
 1457 0098 0B       		.uleb128 0xb
 1458 0099 2E       		.uleb128 0x2e
 1459 009a 01       		.byte	0x1
 1460 009b 3F       		.uleb128 0x3f
 1461 009c 0C       		.uleb128 0xc
 1462 009d 03       		.uleb128 0x3
 1463 009e 0E       		.uleb128 0xe
 1464 009f 3A       		.uleb128 0x3a
 1465 00a0 0B       		.uleb128 0xb
 1466 00a1 3B       		.uleb128 0x3b
 1467 00a2 0B       		.uleb128 0xb
 1468 00a3 27       		.uleb128 0x27
 1469 00a4 0C       		.uleb128 0xc
 1470 00a5 11       		.uleb128 0x11
 1471 00a6 01       		.uleb128 0x1
 1472 00a7 12       		.uleb128 0x12
 1473 00a8 01       		.uleb128 0x1
 1474 00a9 40       		.uleb128 0x40
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 36


 1475 00aa 06       		.uleb128 0x6
 1476 00ab 9642     		.uleb128 0x2116
 1477 00ad 0C       		.uleb128 0xc
 1478 00ae 01       		.uleb128 0x1
 1479 00af 13       		.uleb128 0x13
 1480 00b0 00       		.byte	0
 1481 00b1 00       		.byte	0
 1482 00b2 0C       		.uleb128 0xc
 1483 00b3 2E       		.uleb128 0x2e
 1484 00b4 00       		.byte	0
 1485 00b5 3F       		.uleb128 0x3f
 1486 00b6 0C       		.uleb128 0xc
 1487 00b7 03       		.uleb128 0x3
 1488 00b8 0E       		.uleb128 0xe
 1489 00b9 3A       		.uleb128 0x3a
 1490 00ba 0B       		.uleb128 0xb
 1491 00bb 3B       		.uleb128 0x3b
 1492 00bc 05       		.uleb128 0x5
 1493 00bd 27       		.uleb128 0x27
 1494 00be 0C       		.uleb128 0xc
 1495 00bf 49       		.uleb128 0x49
 1496 00c0 13       		.uleb128 0x13
 1497 00c1 11       		.uleb128 0x11
 1498 00c2 01       		.uleb128 0x1
 1499 00c3 12       		.uleb128 0x12
 1500 00c4 01       		.uleb128 0x1
 1501 00c5 40       		.uleb128 0x40
 1502 00c6 06       		.uleb128 0x6
 1503 00c7 9742     		.uleb128 0x2117
 1504 00c9 0C       		.uleb128 0xc
 1505 00ca 00       		.byte	0
 1506 00cb 00       		.byte	0
 1507 00cc 0D       		.uleb128 0xd
 1508 00cd 2E       		.uleb128 0x2e
 1509 00ce 01       		.byte	0x1
 1510 00cf 3F       		.uleb128 0x3f
 1511 00d0 0C       		.uleb128 0xc
 1512 00d1 03       		.uleb128 0x3
 1513 00d2 0E       		.uleb128 0xe
 1514 00d3 3A       		.uleb128 0x3a
 1515 00d4 0B       		.uleb128 0xb
 1516 00d5 3B       		.uleb128 0x3b
 1517 00d6 05       		.uleb128 0x5
 1518 00d7 27       		.uleb128 0x27
 1519 00d8 0C       		.uleb128 0xc
 1520 00d9 11       		.uleb128 0x11
 1521 00da 01       		.uleb128 0x1
 1522 00db 12       		.uleb128 0x12
 1523 00dc 01       		.uleb128 0x1
 1524 00dd 40       		.uleb128 0x40
 1525 00de 06       		.uleb128 0x6
 1526 00df 9742     		.uleb128 0x2117
 1527 00e1 0C       		.uleb128 0xc
 1528 00e2 01       		.uleb128 0x1
 1529 00e3 13       		.uleb128 0x13
 1530 00e4 00       		.byte	0
 1531 00e5 00       		.byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 37


 1532 00e6 0E       		.uleb128 0xe
 1533 00e7 05       		.uleb128 0x5
 1534 00e8 00       		.byte	0
 1535 00e9 03       		.uleb128 0x3
 1536 00ea 0E       		.uleb128 0xe
 1537 00eb 3A       		.uleb128 0x3a
 1538 00ec 0B       		.uleb128 0xb
 1539 00ed 3B       		.uleb128 0x3b
 1540 00ee 05       		.uleb128 0x5
 1541 00ef 49       		.uleb128 0x49
 1542 00f0 13       		.uleb128 0x13
 1543 00f1 02       		.uleb128 0x2
 1544 00f2 0A       		.uleb128 0xa
 1545 00f3 00       		.byte	0
 1546 00f4 00       		.byte	0
 1547 00f5 0F       		.uleb128 0xf
 1548 00f6 2E       		.uleb128 0x2e
 1549 00f7 01       		.byte	0x1
 1550 00f8 3F       		.uleb128 0x3f
 1551 00f9 0C       		.uleb128 0xc
 1552 00fa 03       		.uleb128 0x3
 1553 00fb 0E       		.uleb128 0xe
 1554 00fc 3A       		.uleb128 0x3a
 1555 00fd 0B       		.uleb128 0xb
 1556 00fe 3B       		.uleb128 0x3b
 1557 00ff 05       		.uleb128 0x5
 1558 0100 27       		.uleb128 0x27
 1559 0101 0C       		.uleb128 0xc
 1560 0102 11       		.uleb128 0x11
 1561 0103 01       		.uleb128 0x1
 1562 0104 12       		.uleb128 0x12
 1563 0105 01       		.uleb128 0x1
 1564 0106 40       		.uleb128 0x40
 1565 0107 06       		.uleb128 0x6
 1566 0108 9642     		.uleb128 0x2116
 1567 010a 0C       		.uleb128 0xc
 1568 010b 01       		.uleb128 0x1
 1569 010c 13       		.uleb128 0x13
 1570 010d 00       		.byte	0
 1571 010e 00       		.byte	0
 1572 010f 10       		.uleb128 0x10
 1573 0110 34       		.uleb128 0x34
 1574 0111 00       		.byte	0
 1575 0112 03       		.uleb128 0x3
 1576 0113 0E       		.uleb128 0xe
 1577 0114 3A       		.uleb128 0x3a
 1578 0115 0B       		.uleb128 0xb
 1579 0116 3B       		.uleb128 0x3b
 1580 0117 05       		.uleb128 0x5
 1581 0118 49       		.uleb128 0x49
 1582 0119 13       		.uleb128 0x13
 1583 011a 02       		.uleb128 0x2
 1584 011b 0A       		.uleb128 0xa
 1585 011c 00       		.byte	0
 1586 011d 00       		.byte	0
 1587 011e 00       		.byte	0
 1588              		.section	.debug_loc,"",%progbits
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 38


 1589              	.Ldebug_loc0:
 1590              	.LLST0:
 1591 0000 00000000 		.4byte	.LFB0
 1592 0004 02000000 		.4byte	.LCFI0
 1593 0008 0200     		.2byte	0x2
 1594 000a 7D       		.byte	0x7d
 1595 000b 00       		.sleb128 0
 1596 000c 02000000 		.4byte	.LCFI0
 1597 0010 04000000 		.4byte	.LCFI1
 1598 0014 0200     		.2byte	0x2
 1599 0016 7D       		.byte	0x7d
 1600 0017 04       		.sleb128 4
 1601 0018 04000000 		.4byte	.LCFI1
 1602 001c 42000000 		.4byte	.LFE0
 1603 0020 0200     		.2byte	0x2
 1604 0022 77       		.byte	0x77
 1605 0023 04       		.sleb128 4
 1606 0024 00000000 		.4byte	0
 1607 0028 00000000 		.4byte	0
 1608              	.LLST1:
 1609 002c 00000000 		.4byte	.LFB1
 1610 0030 02000000 		.4byte	.LCFI2
 1611 0034 0200     		.2byte	0x2
 1612 0036 7D       		.byte	0x7d
 1613 0037 00       		.sleb128 0
 1614 0038 02000000 		.4byte	.LCFI2
 1615 003c 04000000 		.4byte	.LCFI3
 1616 0040 0200     		.2byte	0x2
 1617 0042 7D       		.byte	0x7d
 1618 0043 04       		.sleb128 4
 1619 0044 04000000 		.4byte	.LCFI3
 1620 0048 42000000 		.4byte	.LFE1
 1621 004c 0200     		.2byte	0x2
 1622 004e 77       		.byte	0x77
 1623 004f 04       		.sleb128 4
 1624 0050 00000000 		.4byte	0
 1625 0054 00000000 		.4byte	0
 1626              	.LLST2:
 1627 0058 00000000 		.4byte	.LFB2
 1628 005c 02000000 		.4byte	.LCFI4
 1629 0060 0200     		.2byte	0x2
 1630 0062 7D       		.byte	0x7d
 1631 0063 00       		.sleb128 0
 1632 0064 02000000 		.4byte	.LCFI4
 1633 0068 04000000 		.4byte	.LCFI5
 1634 006c 0200     		.2byte	0x2
 1635 006e 7D       		.byte	0x7d
 1636 006f 04       		.sleb128 4
 1637 0070 04000000 		.4byte	.LCFI5
 1638 0074 06000000 		.4byte	.LCFI6
 1639 0078 0200     		.2byte	0x2
 1640 007a 7D       		.byte	0x7d
 1641 007b 10       		.sleb128 16
 1642 007c 06000000 		.4byte	.LCFI6
 1643 0080 F8000000 		.4byte	.LFE2
 1644 0084 0200     		.2byte	0x2
 1645 0086 77       		.byte	0x77
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 39


 1646 0087 10       		.sleb128 16
 1647 0088 00000000 		.4byte	0
 1648 008c 00000000 		.4byte	0
 1649              	.LLST3:
 1650 0090 00000000 		.4byte	.LFB3
 1651 0094 02000000 		.4byte	.LCFI7
 1652 0098 0200     		.2byte	0x2
 1653 009a 7D       		.byte	0x7d
 1654 009b 00       		.sleb128 0
 1655 009c 02000000 		.4byte	.LCFI7
 1656 00a0 04000000 		.4byte	.LCFI8
 1657 00a4 0200     		.2byte	0x2
 1658 00a6 7D       		.byte	0x7d
 1659 00a7 04       		.sleb128 4
 1660 00a8 04000000 		.4byte	.LCFI8
 1661 00ac 06000000 		.4byte	.LCFI9
 1662 00b0 0200     		.2byte	0x2
 1663 00b2 7D       		.byte	0x7d
 1664 00b3 10       		.sleb128 16
 1665 00b4 06000000 		.4byte	.LCFI9
 1666 00b8 54000000 		.4byte	.LFE3
 1667 00bc 0200     		.2byte	0x2
 1668 00be 77       		.byte	0x77
 1669 00bf 10       		.sleb128 16
 1670 00c0 00000000 		.4byte	0
 1671 00c4 00000000 		.4byte	0
 1672              	.LLST4:
 1673 00c8 00000000 		.4byte	.LFB4
 1674 00cc 02000000 		.4byte	.LCFI10
 1675 00d0 0200     		.2byte	0x2
 1676 00d2 7D       		.byte	0x7d
 1677 00d3 00       		.sleb128 0
 1678 00d4 02000000 		.4byte	.LCFI10
 1679 00d8 04000000 		.4byte	.LCFI11
 1680 00dc 0200     		.2byte	0x2
 1681 00de 7D       		.byte	0x7d
 1682 00df 08       		.sleb128 8
 1683 00e0 04000000 		.4byte	.LCFI11
 1684 00e4 06000000 		.4byte	.LCFI12
 1685 00e8 0200     		.2byte	0x2
 1686 00ea 7D       		.byte	0x7d
 1687 00eb 18       		.sleb128 24
 1688 00ec 06000000 		.4byte	.LCFI12
 1689 00f0 E8010000 		.4byte	.LFE4
 1690 00f4 0200     		.2byte	0x2
 1691 00f6 77       		.byte	0x77
 1692 00f7 18       		.sleb128 24
 1693 00f8 00000000 		.4byte	0
 1694 00fc 00000000 		.4byte	0
 1695              	.LLST5:
 1696 0100 00000000 		.4byte	.LFB5
 1697 0104 02000000 		.4byte	.LCFI13
 1698 0108 0200     		.2byte	0x2
 1699 010a 7D       		.byte	0x7d
 1700 010b 00       		.sleb128 0
 1701 010c 02000000 		.4byte	.LCFI13
 1702 0110 04000000 		.4byte	.LCFI14
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 40


 1703 0114 0200     		.2byte	0x2
 1704 0116 7D       		.byte	0x7d
 1705 0117 04       		.sleb128 4
 1706 0118 04000000 		.4byte	.LCFI14
 1707 011c 18000000 		.4byte	.LFE5
 1708 0120 0200     		.2byte	0x2
 1709 0122 77       		.byte	0x77
 1710 0123 04       		.sleb128 4
 1711 0124 00000000 		.4byte	0
 1712 0128 00000000 		.4byte	0
 1713              	.LLST6:
 1714 012c 00000000 		.4byte	.LFB6
 1715 0130 02000000 		.4byte	.LCFI15
 1716 0134 0200     		.2byte	0x2
 1717 0136 7D       		.byte	0x7d
 1718 0137 00       		.sleb128 0
 1719 0138 02000000 		.4byte	.LCFI15
 1720 013c 04000000 		.4byte	.LCFI16
 1721 0140 0200     		.2byte	0x2
 1722 0142 7D       		.byte	0x7d
 1723 0143 04       		.sleb128 4
 1724 0144 04000000 		.4byte	.LCFI16
 1725 0148 06000000 		.4byte	.LCFI17
 1726 014c 0200     		.2byte	0x2
 1727 014e 7D       		.byte	0x7d
 1728 014f 10       		.sleb128 16
 1729 0150 06000000 		.4byte	.LCFI17
 1730 0154 3A000000 		.4byte	.LFE6
 1731 0158 0200     		.2byte	0x2
 1732 015a 77       		.byte	0x77
 1733 015b 10       		.sleb128 16
 1734 015c 00000000 		.4byte	0
 1735 0160 00000000 		.4byte	0
 1736              	.LLST7:
 1737 0164 00000000 		.4byte	.LFB7
 1738 0168 02000000 		.4byte	.LCFI18
 1739 016c 0200     		.2byte	0x2
 1740 016e 7D       		.byte	0x7d
 1741 016f 00       		.sleb128 0
 1742 0170 02000000 		.4byte	.LCFI18
 1743 0174 04000000 		.4byte	.LCFI19
 1744 0178 0200     		.2byte	0x2
 1745 017a 7D       		.byte	0x7d
 1746 017b 04       		.sleb128 4
 1747 017c 04000000 		.4byte	.LCFI19
 1748 0180 06000000 		.4byte	.LCFI20
 1749 0184 0200     		.2byte	0x2
 1750 0186 7D       		.byte	0x7d
 1751 0187 10       		.sleb128 16
 1752 0188 06000000 		.4byte	.LCFI20
 1753 018c 3C000000 		.4byte	.LFE7
 1754 0190 0200     		.2byte	0x2
 1755 0192 77       		.byte	0x77
 1756 0193 10       		.sleb128 16
 1757 0194 00000000 		.4byte	0
 1758 0198 00000000 		.4byte	0
 1759              	.LLST8:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 41


 1760 019c 00000000 		.4byte	.LFB8
 1761 01a0 02000000 		.4byte	.LCFI21
 1762 01a4 0200     		.2byte	0x2
 1763 01a6 7D       		.byte	0x7d
 1764 01a7 00       		.sleb128 0
 1765 01a8 02000000 		.4byte	.LCFI21
 1766 01ac 04000000 		.4byte	.LCFI22
 1767 01b0 0200     		.2byte	0x2
 1768 01b2 7D       		.byte	0x7d
 1769 01b3 04       		.sleb128 4
 1770 01b4 04000000 		.4byte	.LCFI22
 1771 01b8 1E000000 		.4byte	.LFE8
 1772 01bc 0200     		.2byte	0x2
 1773 01be 77       		.byte	0x77
 1774 01bf 04       		.sleb128 4
 1775 01c0 00000000 		.4byte	0
 1776 01c4 00000000 		.4byte	0
 1777              	.LLST9:
 1778 01c8 00000000 		.4byte	.LFB9
 1779 01cc 02000000 		.4byte	.LCFI23
 1780 01d0 0200     		.2byte	0x2
 1781 01d2 7D       		.byte	0x7d
 1782 01d3 00       		.sleb128 0
 1783 01d4 02000000 		.4byte	.LCFI23
 1784 01d8 04000000 		.4byte	.LCFI24
 1785 01dc 0200     		.2byte	0x2
 1786 01de 7D       		.byte	0x7d
 1787 01df 08       		.sleb128 8
 1788 01e0 04000000 		.4byte	.LCFI24
 1789 01e4 06000000 		.4byte	.LCFI25
 1790 01e8 0200     		.2byte	0x2
 1791 01ea 7D       		.byte	0x7d
 1792 01eb 18       		.sleb128 24
 1793 01ec 06000000 		.4byte	.LCFI25
 1794 01f0 F4000000 		.4byte	.LFE9
 1795 01f4 0200     		.2byte	0x2
 1796 01f6 77       		.byte	0x77
 1797 01f7 18       		.sleb128 24
 1798 01f8 00000000 		.4byte	0
 1799 01fc 00000000 		.4byte	0
 1800              	.LLST10:
 1801 0200 00000000 		.4byte	.LFB10
 1802 0204 02000000 		.4byte	.LCFI26
 1803 0208 0200     		.2byte	0x2
 1804 020a 7D       		.byte	0x7d
 1805 020b 00       		.sleb128 0
 1806 020c 02000000 		.4byte	.LCFI26
 1807 0210 04000000 		.4byte	.LCFI27
 1808 0214 0200     		.2byte	0x2
 1809 0216 7D       		.byte	0x7d
 1810 0217 04       		.sleb128 4
 1811 0218 04000000 		.4byte	.LCFI27
 1812 021c 1E000000 		.4byte	.LFE10
 1813 0220 0200     		.2byte	0x2
 1814 0222 77       		.byte	0x77
 1815 0223 04       		.sleb128 4
 1816 0224 00000000 		.4byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 42


 1817 0228 00000000 		.4byte	0
 1818              	.LLST11:
 1819 022c 00000000 		.4byte	.LFB11
 1820 0230 02000000 		.4byte	.LCFI28
 1821 0234 0200     		.2byte	0x2
 1822 0236 7D       		.byte	0x7d
 1823 0237 00       		.sleb128 0
 1824 0238 02000000 		.4byte	.LCFI28
 1825 023c 04000000 		.4byte	.LCFI29
 1826 0240 0200     		.2byte	0x2
 1827 0242 7D       		.byte	0x7d
 1828 0243 04       		.sleb128 4
 1829 0244 04000000 		.4byte	.LCFI29
 1830 0248 06000000 		.4byte	.LCFI30
 1831 024c 0200     		.2byte	0x2
 1832 024e 7D       		.byte	0x7d
 1833 024f 10       		.sleb128 16
 1834 0250 06000000 		.4byte	.LCFI30
 1835 0254 26000000 		.4byte	.LFE11
 1836 0258 0200     		.2byte	0x2
 1837 025a 77       		.byte	0x77
 1838 025b 10       		.sleb128 16
 1839 025c 00000000 		.4byte	0
 1840 0260 00000000 		.4byte	0
 1841              	.LLST12:
 1842 0264 00000000 		.4byte	.LFB12
 1843 0268 02000000 		.4byte	.LCFI31
 1844 026c 0200     		.2byte	0x2
 1845 026e 7D       		.byte	0x7d
 1846 026f 00       		.sleb128 0
 1847 0270 02000000 		.4byte	.LCFI31
 1848 0274 04000000 		.4byte	.LCFI32
 1849 0278 0200     		.2byte	0x2
 1850 027a 7D       		.byte	0x7d
 1851 027b 04       		.sleb128 4
 1852 027c 04000000 		.4byte	.LCFI32
 1853 0280 1E000000 		.4byte	.LFE12
 1854 0284 0200     		.2byte	0x2
 1855 0286 77       		.byte	0x77
 1856 0287 04       		.sleb128 4
 1857 0288 00000000 		.4byte	0
 1858 028c 00000000 		.4byte	0
 1859              		.section	.debug_aranges,"",%progbits
 1860 0000 7C000000 		.4byte	0x7c
 1861 0004 0200     		.2byte	0x2
 1862 0006 00000000 		.4byte	.Ldebug_info0
 1863 000a 04       		.byte	0x4
 1864 000b 00       		.byte	0
 1865 000c 0000     		.2byte	0
 1866 000e 0000     		.2byte	0
 1867 0010 00000000 		.4byte	.LFB0
 1868 0014 42000000 		.4byte	.LFE0-.LFB0
 1869 0018 00000000 		.4byte	.LFB1
 1870 001c 42000000 		.4byte	.LFE1-.LFB1
 1871 0020 00000000 		.4byte	.LFB2
 1872 0024 F8000000 		.4byte	.LFE2-.LFB2
 1873 0028 00000000 		.4byte	.LFB3
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 43


 1874 002c 54000000 		.4byte	.LFE3-.LFB3
 1875 0030 00000000 		.4byte	.LFB4
 1876 0034 E8010000 		.4byte	.LFE4-.LFB4
 1877 0038 00000000 		.4byte	.LFB5
 1878 003c 18000000 		.4byte	.LFE5-.LFB5
 1879 0040 00000000 		.4byte	.LFB6
 1880 0044 3A000000 		.4byte	.LFE6-.LFB6
 1881 0048 00000000 		.4byte	.LFB7
 1882 004c 3C000000 		.4byte	.LFE7-.LFB7
 1883 0050 00000000 		.4byte	.LFB8
 1884 0054 1E000000 		.4byte	.LFE8-.LFB8
 1885 0058 00000000 		.4byte	.LFB9
 1886 005c F4000000 		.4byte	.LFE9-.LFB9
 1887 0060 00000000 		.4byte	.LFB10
 1888 0064 1E000000 		.4byte	.LFE10-.LFB10
 1889 0068 00000000 		.4byte	.LFB11
 1890 006c 26000000 		.4byte	.LFE11-.LFB11
 1891 0070 00000000 		.4byte	.LFB12
 1892 0074 1E000000 		.4byte	.LFE12-.LFB12
 1893 0078 00000000 		.4byte	0
 1894 007c 00000000 		.4byte	0
 1895              		.section	.debug_ranges,"",%progbits
 1896              	.Ldebug_ranges0:
 1897 0000 00000000 		.4byte	.LFB0
 1898 0004 42000000 		.4byte	.LFE0
 1899 0008 00000000 		.4byte	.LFB1
 1900 000c 42000000 		.4byte	.LFE1
 1901 0010 00000000 		.4byte	.LFB2
 1902 0014 F8000000 		.4byte	.LFE2
 1903 0018 00000000 		.4byte	.LFB3
 1904 001c 54000000 		.4byte	.LFE3
 1905 0020 00000000 		.4byte	.LFB4
 1906 0024 E8010000 		.4byte	.LFE4
 1907 0028 00000000 		.4byte	.LFB5
 1908 002c 18000000 		.4byte	.LFE5
 1909 0030 00000000 		.4byte	.LFB6
 1910 0034 3A000000 		.4byte	.LFE6
 1911 0038 00000000 		.4byte	.LFB7
 1912 003c 3C000000 		.4byte	.LFE7
 1913 0040 00000000 		.4byte	.LFB8
 1914 0044 1E000000 		.4byte	.LFE8
 1915 0048 00000000 		.4byte	.LFB9
 1916 004c F4000000 		.4byte	.LFE9
 1917 0050 00000000 		.4byte	.LFB10
 1918 0054 1E000000 		.4byte	.LFE10
 1919 0058 00000000 		.4byte	.LFB11
 1920 005c 26000000 		.4byte	.LFE11
 1921 0060 00000000 		.4byte	.LFB12
 1922 0064 1E000000 		.4byte	.LFE12
 1923 0068 00000000 		.4byte	0
 1924 006c 00000000 		.4byte	0
 1925              		.section	.debug_line,"",%progbits
 1926              	.Ldebug_line0:
 1927 0000 C8010000 		.section	.debug_str,"MS",%progbits,1
 1927      02005000 
 1927      00000201 
 1927      FB0E0D00 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 44


 1927      01010101 
 1928              	.LASF15:
 1929 0000 72656731 		.ascii	"reg16\000"
 1929      3600
 1930              	.LASF19:
 1931 0006 4144435F 		.ascii	"ADC_SAR_1_theACLK_StandbyPower\000"
 1931      5341525F 
 1931      315F7468 
 1931      6541434C 
 1931      4B5F5374 
 1932              	.LASF21:
 1933 0025 73746174 		.ascii	"state\000"
 1933      6500
 1934              	.LASF20:
 1935 002b 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetDividerRegister\000"
 1935      5341525F 
 1935      315F7468 
 1935      6541434C 
 1935      4B5F5365 
 1936              	.LASF24:
 1937 0050 6F6C6444 		.ascii	"oldDivider\000"
 1937      69766964 
 1937      657200
 1938              	.LASF42:
 1939 005b 433A5C55 		.ascii	"C:\\Users\\Brian\\Dropbox\\RPiSoC\\Projects\\PSoC_2"
 1939      73657273 
 1939      5C427269 
 1939      616E5C44 
 1939      726F7062 
 1940 0088 5F50695C 		.ascii	"_Pi\\PSoC Creator\\PSoC_2_Pi.cydsn\000"
 1940      50536F43 
 1940      20437265 
 1940      61746F72 
 1940      5C50536F 
 1941              	.LASF18:
 1942 00a9 4144435F 		.ascii	"ADC_SAR_1_theACLK_StopBlock\000"
 1942      5341525F 
 1942      315F7468 
 1942      6541434C 
 1942      4B5F5374 
 1943              	.LASF11:
 1944 00c5 666C6F61 		.ascii	"float\000"
 1944      7400
 1945              	.LASF27:
 1946 00cb 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetModeRegister\000"
 1946      5341525F 
 1946      315F7468 
 1946      6541434C 
 1946      4B5F5365 
 1947              	.LASF1:
 1948 00ed 756E7369 		.ascii	"unsigned char\000"
 1948      676E6564 
 1948      20636861 
 1948      7200
 1949              	.LASF17:
 1950 00fb 4144435F 		.ascii	"ADC_SAR_1_theACLK_Stop\000"
 1950      5341525F 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 45


 1950      315F7468 
 1950      6541434C 
 1950      4B5F5374 
 1951              	.LASF14:
 1952 0112 72656738 		.ascii	"reg8\000"
 1952      00
 1953              	.LASF5:
 1954 0117 6C6F6E67 		.ascii	"long unsigned int\000"
 1954      20756E73 
 1954      69676E65 
 1954      6420696E 
 1954      7400
 1955              	.LASF3:
 1956 0129 73686F72 		.ascii	"short unsigned int\000"
 1956      7420756E 
 1956      7369676E 
 1956      65642069 
 1956      6E7400
 1957              	.LASF37:
 1958 013c 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetPhaseRegister\000"
 1958      5341525F 
 1958      315F7468 
 1958      6541434C 
 1958      4B5F5365 
 1959              	.LASF29:
 1960 015f 4144435F 		.ascii	"ADC_SAR_1_theACLK_ClearModeRegister\000"
 1960      5341525F 
 1960      315F7468 
 1960      6541434C 
 1960      4B5F436C 
 1961              	.LASF16:
 1962 0183 4144435F 		.ascii	"ADC_SAR_1_theACLK_Start\000"
 1962      5341525F 
 1962      315F7468 
 1962      6541434C 
 1962      4B5F5374 
 1963              	.LASF22:
 1964 019b 636C6B44 		.ascii	"clkDivider\000"
 1964      69766964 
 1964      657200
 1965              	.LASF12:
 1966 01a6 646F7562 		.ascii	"double\000"
 1966      6C6500
 1967              	.LASF10:
 1968 01ad 75696E74 		.ascii	"uint16\000"
 1968      313600
 1969              	.LASF23:
 1970 01b4 72657374 		.ascii	"restart\000"
 1970      61727400 
 1971              	.LASF32:
 1972 01bc 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetSourceRegister\000"
 1972      5341525F 
 1972      315F7468 
 1972      6541434C 
 1972      4B5F5365 
 1973              	.LASF41:
 1974 01e0 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_SAR_1_theACLK.c\000"
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 46


 1974      6E657261 
 1974      7465645F 
 1974      536F7572 
 1974      63655C50 
 1975              	.LASF8:
 1976 020d 756E7369 		.ascii	"unsigned int\000"
 1976      676E6564 
 1976      20696E74 
 1976      00
 1977              	.LASF26:
 1978 021a 63757272 		.ascii	"currSrc\000"
 1978      53726300 
 1979              	.LASF7:
 1980 0222 6C6F6E67 		.ascii	"long long unsigned int\000"
 1980      206C6F6E 
 1980      6720756E 
 1980      7369676E 
 1980      65642069 
 1981              	.LASF36:
 1982 0239 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetSourceRegister\000"
 1982      5341525F 
 1982      315F7468 
 1982      6541434C 
 1982      4B5F4765 
 1983              	.LASF39:
 1984 025d 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetPhaseRegister\000"
 1984      5341525F 
 1984      315F7468 
 1984      6541434C 
 1984      4B5F4765 
 1985              	.LASF28:
 1986 0280 6D6F6465 		.ascii	"modeBitMask\000"
 1986      4269744D 
 1986      61736B00 
 1987              	.LASF6:
 1988 028c 6C6F6E67 		.ascii	"long long int\000"
 1988      206C6F6E 
 1988      6720696E 
 1988      7400
 1989              	.LASF30:
 1990 029a 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetDividerRegister\000"
 1990      5341525F 
 1990      315F7468 
 1990      6541434C 
 1990      4B5F4765 
 1991              	.LASF13:
 1992 02bf 63686172 		.ascii	"char\000"
 1992      00
 1993              	.LASF34:
 1994 02c4 63757272 		.ascii	"currDiv\000"
 1994      44697600 
 1995              	.LASF2:
 1996 02cc 73686F72 		.ascii	"short int\000"
 1996      7420696E 
 1996      7400
 1997              	.LASF9:
 1998 02d6 75696E74 		.ascii	"uint8\000"
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccLHNPxG.s 			page 47


 1998      3800
 1999              	.LASF40:
 2000 02dc 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 2000      4320342E 
 2000      372E3320 
 2000      32303133 
 2000      30333132 
 2001 030f 616E6368 		.ascii	"anch revision 196615]\000"
 2001      20726576 
 2001      6973696F 
 2001      6E203139 
 2001      36363135 
 2002              	.LASF25:
 2003 0325 656E6162 		.ascii	"enabled\000"
 2003      6C656400 
 2004              	.LASF4:
 2005 032d 6C6F6E67 		.ascii	"long int\000"
 2005      20696E74 
 2005      00
 2006              	.LASF33:
 2007 0336 636C6B53 		.ascii	"clkSource\000"
 2007      6F757263 
 2007      6500
 2008              	.LASF38:
 2009 0340 636C6B50 		.ascii	"clkPhase\000"
 2009      68617365 
 2009      00
 2010              	.LASF0:
 2011 0349 7369676E 		.ascii	"signed char\000"
 2011      65642063 
 2011      68617200 
 2012              	.LASF31:
 2013 0355 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetModeRegister\000"
 2013      5341525F 
 2013      315F7468 
 2013      6541434C 
 2013      4B5F4765 
 2014              	.LASF35:
 2015 0377 6F6C6453 		.ascii	"oldSrc\000"
 2015      726300
 2016              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
