<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Miscellaneous Messages" />
<meta name="abstract" content="This section describes miscellaneous messages that may appear for various Questa SIM commands, processes, or design languages." />
<meta name="description" content="This section describes miscellaneous messages that may appear for various Questa SIM commands, processes, or design languages." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idc72e7d77-caa8-472d-8b01-1fc64e5994ac" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Miscellaneous Messages</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Miscellaneous Messages" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Miscellaneous Messages</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">This section
describes miscellaneous messages that may appear for various <span class="ph fmvar:ProductName">Questa SIM</span> commands, processes,
or design languages. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id0f4e8692-1759-4517-a28f-43230f037bad"><h2 class="title Subheading sectiontitle">Compilation of DPI Export
TFs Error</h2><pre class="pre codeblock leveled"><code># ** Fatal: (vsim-3740) Can't locate a C compiler for compilation of
													DPI export tasks/functions.</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idead13da8-4b71-46cb-b462-ac788326632c"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> was unable to locate
a C compiler to compile the DPI exported tasks or functions in your
design.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id41e6dc23-24f1-4848-ba24-6d12f11496f6"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested Action</span> —Make
sure that a C compiler is visible from where you are running the
simulation. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id93e02ec0-8637-4df3-9493-5ee5523e8f77"><h2 class="title Subheading sectiontitle">Empty port name warning</h2><pre class="pre codeblock leveled"><code># ** WARNING: &lt;path/file_name&gt;: (vlog-2605) empty port name in port list.
# ** WARNING: &lt;path/file_name&gt;: (vopt-2605) empty port name in port list.</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idb27d3f19-77db-45a4-954d-f2b98e7b96da"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> reports these warnings
if you use the -lint argument with <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a><span class="ph">or <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a></span>.
It reports the warning for any NULL module ports. </p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id017b73e2-79cb-4955-99e1-94b55dbf2672"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
If you want to suppress this warning, do not use the -lint argument.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id0213ea8a-ae9c-4fee-8194-dac406cf72a2"><h2 class="title Subheading sectiontitle">Lock message</h2><pre class="pre codeblock leveled"><code>waiting for lock by user@user. Lockfile is &lt;library_path&gt;/_lock</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id44f387ab-4cf7-4ff4-ad41-654deb0568f4"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> creates a <span class="ph filepath">_lock</span> file
in a library when you begin a compilation into that library; it
is removed when the compilation completes. This prevents simultaneous
updates to the library. If a previous compile did not terminate
properly, <span class="ph fmvar:ProductName">Questa SIM</span> may
fail to remove the <span class="ph filepath">_lock</span> file.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id715a97af-4d54-4500-88b1-3d13393f9399"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
Manually remove the <span class="ph filepath">_lock</span> file after making
sure that no one else is actually using that library.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id51422214-4117-462c-8730-517b653745ad"><h2 class="title Subheading sectiontitle">Metavalue detected warning</h2><pre class="pre codeblock leveled"><code>Warning: NUMERIC_STD."&gt;": metavalue detected, returning FALSE</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id3231b66b-93d0-464b-bb47-eb769175009f"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> —
This warning is an assertion being issued by the IEEE numeric_std
package. It indicates that there is an 'X' in the comparison.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ide5653d54-8eeb-4207-8131-69c1fa0ad3a4"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
The message does not indicate which comparison is reporting the
problem since the assertion is coming from a standard package. To
track the problem, note the time the warning occurs, restart the
simulation, and run to one time unit before the noted time. At this
point, start stepping the simulator until the warning appears. The
location of the blue arrow in a Source window will be pointing at
the line following the line with the comparison.</p>
<p class="p">You can turn off these messages by setting
the NumericStdNoWarnings variable to 1 from the command line or
in the <span class="ph filepath">modelsim.ini</span> file. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id7c119e5e-36d9-46f0-97f2-bd5c7ffb511f"><h2 class="title Subheading sectiontitle">Sensitivity list warning</h2><pre class="pre codeblock leveled"><code>signal is read by the process but is not in the sensitivity list</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id3f60a25f-cac7-4880-a2ab-68c654edf85f"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> displays this message
when you use the -check_synthesis argument to <a class="xref" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vcom', 'questa_sim_ref'); return false;">vcom</a>. This warning occurs
for any signal that is read by the process but is not in the sensitivity
list.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idacb4fe1e-9a5f-406b-b0cb-af08d3857930"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
There are cases where you may purposely omit signals from the sensitivity
list even though they are read by the process. For example, in a
strictly sequential process, you may prefer to include only the
clock and reset in the sensitivity list because it would be a design
error if any other signal triggered the process. In such cases,
your only option is to omit the ‑check_synthesis argument.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idb87429f7-269f-49c5-8d99-079a201532bd"><h2 class="title Subheading sectiontitle">Tcl Initialization error
2</h2><pre class="pre codeblock leveled"><code>Tcl_Init Error 2 : Can't find a usable Init.tcl in the following
		directories :
   ./../tcl/tcl8.3 .</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ida4452c7e-c0c1-4baa-8acb-b24b31a04f32"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> —
This message typically occurs when the base file was not included
in a Linux installation. When you install <span class="ph fmvar:ProductName">Questa SIM</span>,
you need to download and install 3 files from the ftp site. These
files are:</p>
<pre class="pre codeblock leveled"><code><span class="ph fmvar:InstallDir">questasim</span>-base.mis</code></pre><pre class="pre codeblock leveled"><code><span class="ph fmvar:InstallDir">questasim</span>-docs.mis</code></pre><pre class="pre codeblock leveled"><code>install.&lt;platform&gt;</code></pre><p class="p">If you install only the &lt;platform&gt; file,
you will not get the Tcl files that are located in the base file.</p>
<p class="p">This message could also occur if the file
or directory was deleted or corrupted.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idc19bd6e5-8005-4140-93ed-6cfe0def41f7"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
Reinstall <span class="ph fmvar:ProductName">Questa SIM</span> with
all three files. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id0a6b754d-cfd2-4f7c-8bb4-b0eda7d0665a"><h2 class="title Subheading sectiontitle">Too few port connections</h2><pre class="pre codeblock leveled"><code># ** Warning (vsim-3017): foo.v(1422): [TFMPC] - Too few port
											connections. Expected 2, found 1.
# Region: /foo/tb</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id90f35de7-f7c4-4bbc-a26b-32e09deadc77"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> —
This warning occurs when an instantiation has fewer port connections
than the corresponding module definition. The warning does not necessarily
mean anything is wrong; it is legal in Verilog to have an instantiation
that does not connect all of the pins. However, someone that expects
all pins to be connected would like to see such a warning.</p>
<p class="p">The following examples demonstrate legal
instantiations that will and will not cause the warning message.</p>
<ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id8f7c4704-f696-43a7-94a6-f6347d7057c8"><p class="p">Module definition </p>
<pre class="pre codeblock leveled"><code>module foo (a, b, c, d); </code></pre></li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idaa0db7f1-d83a-4126-a606-fcc455048d93"><p class="p">Instantiation that does not connect
all pins but will not produce the warning</p>
<pre class="pre codeblock leveled"><code>foo inst1(e, f, g, ); // positional association 
foo inst1(.a(e), .b(f), .c(g), .d()); // named association</code></pre></li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id00742018-a3a6-4254-86b7-af80d4e4594b"><p class="p">Instantiation that does not connect
all pins but will produce the warning</p>
<pre class="pre codeblock leveled"><code>foo inst1(e, f, g); // positional association 
foo inst1(.a(e), .b(f), .c(g)); // named association</code></pre></li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__iddeb3eec4-3b8c-4cef-89c8-a550d9a92a76"><p class="p">Any instantiation above will leave pin <span class="ph FontProperty emphasis">d</span> unconnected
but the first example has a placeholder for the connection. Another
example is: </p>
<pre class="pre codeblock leveled"><code>foo inst1(e, , g, h); 
foo inst1(.a(e), .b(), .c(g), .d(h));</code></pre></li>
</ul>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id4c37b694-12e6-4b99-8888-15447aee2acd"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested actions</span> — </p>
<ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ida4ea03be-1d1c-4476-867a-7da1983b158f"><p class="p">Check for an extra comma at the end
of the port list. For example: </p>
<pre class="pre codeblock leveled"><code>model(a,b,) </code></pre><p class="p">The extra comma is legal Verilog, but it
implies that there is a third port connection that is unnamed.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ide56b3358-37bf-4e90-9d24-2ff4b5b28600"><p class="p">If you are purposefully leaving pins
unconnected, you can disable these messages using the <span class="keyword ParameterName Required">+nowarnTFMPC</span> argument
to vsim.</p>
</li>
</ul>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idac64f45e-f3d0-4289-a465-c5550ce8e6fc"><h2 class="title Subheading sectiontitle">VSIM license lost</h2><pre class="pre codeblock leveled"><code>Console output:
Signal 0 caught... Closing vsim vlm child.
vsim is exiting with code 4
FATAL ERROR in license manager

transcript/vsim output:
# ** Error: VSIM license lost; attempting to re-establish.
#    Time: 5027 ns  Iteration: 2
# ** Fatal: Unable to kill and restart license process.
#    Time: 5027 ns  Iteration: 2</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id5e99d8d1-d960-49d1-ba75-02336a7337be"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> queries the license
server for a license at regular intervals. Usually a “License Lost”
error message indicates that network traffic is high, and communication
with the license server times out. </p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id21d0a641-5708-4ce2-bf2f-734946d104a3"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
Any action you can take to improve network communication with the
license server has a chance of solving or decreasing the frequency
of this problem. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id3557f35a-4b52-40ce-bfa1-b1ac534fd786"><h2 class="title Subheading sectiontitle">Failed to find libswift
entry</h2><pre class="pre codeblock leveled"><code>** Error: Failed to find LMC Smartmodel libswift entry in project file.
# Fatal: Foreign module requested halt</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id5cf11789-7b29-4270-81cf-ac8073366cdc"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> could not locate
the <span class="ph FontProperty HeadingLabel">libswift</span> entry
and therefore could not link to the Logic Modeling library.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id511ce0c1-85fe-44d5-ad5f-e68fbda8e9de"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
Uncomment the appropriate <span class="ph FontProperty HeadingLabel">libswift</span> entry
in the [lmc] section of the <span class="ph filepath">modelsim.ini</span> or
project <span class="ph filepath">.mpf</span> file. See <a class="xref fm:HeadingOnly" href="Contain_VhdlSmartmodelInterface_id9f509724.html#id9f509724-cbf5-4f1d-986c-e310ed496ff2__Contain_VhdlSmartmodelInterface_id9f509724.xml#id9f509724-cbf5-4f1d-986c-e310ed496ff2" title="Questa SIM VHDL interfaces to a SmartModel through a foreign architecture. The foreign architecture contains a foreign attribute string that associates a specific SmartModel with the architecture. On elaboration of the foreign architecture, the simulator automatically loads the SmartModel library software and establishes communication with the specific SmartModel.">VHDL SmartModel Interface</a> for more information.</p>
</li>
</ul>
</div>
<div class="section Subsection" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ide5b1a30d-e1ca-415e-a2f9-651279682f47"><h2 class="title Subheading sectiontitle">Detecting Infinite Zero-Delay
Loops</h2><pre class="pre codeblock leveled"><code># ** Error: (vsim-3601) Iteration limit reached at time 132025 ps.</code></pre><ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id5c41b8de-9570-4969-8dfe-5905d52b6647"><p class="p"><span class="ph FontProperty HeadingLabel">Description</span> — <span class="ph fmvar:ProductName">Questa SIM</span> has ended the simulation
after 10000000 iterations in a zero-delay loop. </p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__ide8e4d60a-c50f-4f57-818e-d25ae3c56846"><p class="p"><span class="ph FontProperty HeadingLabel">Suggested action</span> —
Set the iteration limit variable from the <span class="ph menucascade"><span class="ph uicontrol">Simulate</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Runtime Options</span></span> menu or increase
the <a class="xref fm:HeadingOnly" href="Command_Iterationlimit_ida079e36e.html#ida079e36e-acfa-404f-aefb-7312b07d5687__Command_Iterationlimit_ida079e36e.xml#ida079e36e-acfa-404f-aefb-7312b07d5687" title="This variable specifies a limit on simulation kernel iterations allowed without advancing time.">IterationLimit</a> variable in the <span class="ph filepath italic">modelsim.ini</span> file
and try to continue the simulation.</p>
<p class="p">If the problem persists, follow these
steps to find and debug the zero-delay loop causing the error:</p>
<ol class="ol"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idd1cc9f2b-f1eb-4372-a531-27f1fb59f3c8"><p class="p">Re-run <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a> with
+acc to open full visibility to the design.</p>
<div class="note tip"><span class="tiptitle">Tip</span> <p class="p">For large designs, use +acc=npr with the vopt
command for less impact on the performance.</p>
</div>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id77c7cdca-843f-4de0-bceb-16f0d183f1ba"><p class="p">Re-run <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> with
+autofindloop.</p>
<p class="p">This produces the vsim-3601 error again,
but with information about zero-delay loops.</p>
<pre class="pre codeblock leveled"><code># ** Error: (vsim-3601) Iteration limit reached at time 132025 ps.</code></pre><pre class="pre codeblock leveled"><code># This is a zero-delay loop:
#      /top/#ALWAYS#5      src/alcomb.sv:5
#      /top/#ALWAYS#8      src/alcomb.sv:8
#      /top/#ALWAYS#14      src/alcomb.sv:14</code></pre></li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id7b6808b7-bace-452c-8aa5-e7ac6fcf82f8"><p class="p">Use
this information to debug any loops in your design. The following are
potential coding techniques that lead to zero-delay loops:</p>
<ul class="ul"><li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id4dbfeb5f-8c8c-4e29-afe3-fadf5517f5d6"><p class="p">A missing or incorrectly applied SDF
annotation to a netlist.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__idd1c0ed53-6376-46be-8e39-95ea8a10515b"><p class="p">An RTL design with an asynchronous feedback
loop with no delays.</p>
</li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id2d7d6a92-1750-4e51-871a-a3113a0b0a0f"><p class="p">Processes without wait statements or
sensitivity lists, for example:</p>
<pre class="pre codeblock leveled"><code>a &lt;= not b;
b &lt;= not a;</code></pre></li>
<li class="li" id="idc72e7d77-caa8-472d-8b01-1fc64e5994ac__id16733dc6-9a38-4527-bf5b-f324ec0f82f6"><p class="p">A long string of assignments in VHDL,
such as:</p>
<pre class="pre codeblock leveled"><code>a1 &lt;= a0;
a2 &lt;= a1;
...
a500 &lt;= a499;</code></pre></li>
</ul>
</li>
</ol>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCAppe_ErrorWarningMessages_idc0f9c0a0.html" title="This appendix describes the messages and status information that Questa SIM displays in the Transcript window.">Error and Warning Messages</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Miscellaneous Messages"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_MiscellaneousMessages_idc72e7d77.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>