Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne18.ecn.purdue.edu, pid 6867
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc82630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcca46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc2e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc5b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbf56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcc236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbb46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbbe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbd26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbda6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcbe36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb6c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcba36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb2b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb3d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcaec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcaf56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcafd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcb216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcaab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcab46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcabd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcac66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcad06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcad96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcae26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca8f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcaa16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbcaa96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1fbca3b6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca46390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca46dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca4c860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca572e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca57d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca5f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca69240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca69c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9ef710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9fc198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9fcbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca02668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca0c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca0cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca125c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca1e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca1ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca28518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbca28f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9b29e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9b9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9b9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9c1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9cc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9cce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9d3898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9de320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9ded68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9e47f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc970278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc970cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc978748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9831d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc983c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9886a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc993128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc993b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc99d5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9a5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9a5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc92f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc92ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc93aa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9424a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc942ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc948978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc953400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc953e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc95a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc965358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc965da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8ed828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8f62b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8f6cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8fd780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc90a208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc90ac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9126d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbd9c8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbd9c8b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc9215c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8ab048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8aba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1fbc8b4518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8b4e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bb0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bb2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bb518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8bbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c84a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c86d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1fbc8c8f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f1fbc87aeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f1fbc883518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91089348244500 because a thread reached the max instruction count
