<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/vhdl_github_2/cop2/Processor_ISE/testbench_processor_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench_processor" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/testbench_processor/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_processor/pc_reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pc_reset</obj_property>
      <obj_property name="ObjectShortName">pc_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_processor/alu_out_m" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out_m</obj_property>
      <obj_property name="ObjectShortName">alu_out_m</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_processor/clock_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clock_period</obj_property>
      <obj_property name="ObjectShortName">clock_period</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_processor/uut/pc_main_module/pc_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
