// Seed: 2044966170
module module_0 (
    inout id_0,
    inout logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4
);
  initial begin
    id_2 <= 1'b0;
  end
endmodule
