// Seed: 2346342511
module module_0 (
    id_1,
    id_2,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8 = id_1;
  wire id_9 = id_8;
endmodule
module module_0 (
    input supply1 id_0,
    output wand id_1
    , id_18,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 module_1,
    output wor id_6,
    output wire id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13,
    output uwire id_14,
    output tri id_15,
    input wor id_16
);
  wire id_19;
  id_20(
      .id_0(id_3), .id_1(1), .id_2(id_1), .id_3(1), .id_4(1)
  );
  assign id_15 = id_18;
  xor primCall (id_7, id_10, id_19, id_12, id_11, id_0, id_16, id_20, id_8);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
