/*
 * File:           C:\Users\ifzin\OneDrive\Desktop\iGate4CH_DSP\TONE_add_Gain\DesignDSP_IC_1_PARAM.h
 *
 * Created:        Thursday, November 21, 2024 11:27:06 AM
 * Description:    DesignDSP:IC 1 parameter RAM definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright Â©2024 Analog Devices, Inc. All rights reserved.
 */
#ifndef __DESIGNDSP_IC_1_PARAM_H__
#define __DESIGNDSP_IC_1_PARAM_H__


/* Module Level1_6 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_6_COUNT                             8
#define MOD_LEVEL1_6_DEVICE                            "IC1"
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007_ADDR 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007TCONST_ADDR 278
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007HOLD_ADDR 279
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007DECAY_ADDR 280
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007X_ADDR 288
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007X_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007XLO_ADDR 289
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007XLO_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINX_ADDR 290
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINX_MEMORYPAGE 0
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINXLO_ADDR 291
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_6_ALG0_SINGLEBANDLEVELDETS3007LINXLO_MEMORYPAGE 0

/* Module Level1_7 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_7_COUNT                             8
#define MOD_LEVEL1_7_DEVICE                            "IC1"
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008_ADDR 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008TCONST_ADDR 292
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008HOLD_ADDR 293
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008DECAY_ADDR 294
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008X_ADDR 302
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008X_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008XLO_ADDR 303
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008XLO_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINX_ADDR 304
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINX_MEMORYPAGE 0
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINXLO_ADDR 305
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_7_ALG0_SINGLEBANDLEVELDETS3008LINXLO_MEMORYPAGE 0

/* Module Level2 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL2_COUNT                               8
#define MOD_LEVEL2_DEVICE                              "IC1"
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002_ADDR   0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002TCONST_ADDR 172
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002TCONST_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002HOLD_ADDR 173
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002HOLD_FIXPT 0x00000050
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002HOLD_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002DECAY_ADDR 174
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002DECAY_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002X_ADDR  182
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002X_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002X_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002XLO_ADDR 183
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002XLO_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINX_ADDR 184
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINX_MEMORYPAGE 0
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINXLO_ADDR 185
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL2_ALG0_SINGLEBANDLEVELDETS3002LINXLO_MEMORYPAGE 0

/* Module Level1 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_COUNT                               8
#define MOD_LEVEL1_DEVICE                              "IC1"
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001_ADDR   0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001TCONST_ADDR 158
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001HOLD_ADDR 159
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001DECAY_ADDR 160
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001X_ADDR  168
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001X_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001X_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001XLO_ADDR 169
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001XLO_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINX_ADDR 170
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINX_MEMORYPAGE 0
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINXLO_ADDR 171
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_ALG0_SINGLEBANDLEVELDETS3001LINXLO_MEMORYPAGE 0

/* Module Level1_2 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_2_COUNT                             8
#define MOD_LEVEL1_2_DEVICE                            "IC1"
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003_ADDR 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003TCONST_ADDR 186
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003HOLD_ADDR 187
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003DECAY_ADDR 188
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003X_ADDR 196
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003X_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003XLO_ADDR 197
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003XLO_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINX_ADDR 198
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINX_MEMORYPAGE 0
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINXLO_ADDR 199
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_2_ALG0_SINGLEBANDLEVELDETS3003LINXLO_MEMORYPAGE 0

/* Module Level1_5 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_5_COUNT                             8
#define MOD_LEVEL1_5_DEVICE                            "IC1"
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005_ADDR 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005TCONST_ADDR 264
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005HOLD_ADDR 265
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005DECAY_ADDR 266
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005X_ADDR 274
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005X_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005XLO_ADDR 275
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005XLO_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINX_ADDR 276
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINX_MEMORYPAGE 0
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINXLO_ADDR 277
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_5_ALG0_SINGLEBANDLEVELDETS3005LINXLO_MEMORYPAGE 0

/* Module Level1_3 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_3_COUNT                             8
#define MOD_LEVEL1_3_DEVICE                            "IC1"
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004_ADDR 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004TCONST_ADDR 200
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004HOLD_ADDR 201
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004DECAY_ADDR 202
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004X_ADDR 210
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004X_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004XLO_ADDR 211
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004XLO_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINX_ADDR 212
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINX_MEMORYPAGE 0
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINXLO_ADDR 213
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_3_ALG0_SINGLEBANDLEVELDETS3004LINXLO_MEMORYPAGE 0

/* Module Level1_4 - Single Level Detector w Numerical Display*/
#define MOD_LEVEL1_4_COUNT                             8
#define MOD_LEVEL1_4_DEVICE                            "IC1"
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006_ADDR 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006TCONST_ADDR 250
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006TCONST_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.0144952080687362)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006TCONST_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006TCONST_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006HOLD_ADDR 251
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006HOLD_FIXPT 0x00000050
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006HOLD_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(80)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006HOLD_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006HOLD_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006DECAY_ADDR 252
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006DECAY_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.00130208333333333)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006DECAY_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006DECAY_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006X_ADDR 260
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006X_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006X_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006X_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006XLO_ADDR 261
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006XLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006XLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006XLO_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINX_ADDR 262
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINX_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINX_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINX_MEMORYPAGE 0
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINXLO_ADDR 263
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINXLO_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINXLO_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_LEVEL1_4_ALG0_SINGLEBANDLEVELDETS3006LINXLO_MEMORYPAGE 0

/* Module SafeLoadModule - SafeLoadModule*/
#define MOD_SAFELOADMODULE_COUNT                       14
#define MOD_SAFELOADMODULE_DEVICE                      "IC1"
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR         24576
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_ADDR         24577
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_ADDR         24578
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_ADDR         24579
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_ADDR         24580
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR       24581
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR     24582
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR     24583
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_MEMORYPAGE 0

/* Module Tone1 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_COUNT                                4
#define MOD_TONE1_DEVICE                               "IC1"
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001GAIN00_ADDR 24
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001GAIN00_MEMORYPAGE 0
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI00_ADDR 25
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI01_ADDR 26
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_ALG0_SINEPHASEGAINALGS3001INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_ALG0_INCREMENT_ADDR                  29
#define MOD_TONE1_ALG0_INCREMENT_VALUE                 SIGMASTUDIOTYPE_8_24_CONVERT(0.0375)
#define MOD_TONE1_ALG0_INCREMENT_TYPE                  SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_ALG0_INCREMENT_MEMORYPAGE            0

/* Module Tone1_2 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_2_COUNT                              4
#define MOD_TONE1_2_DEVICE                             "IC1"
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002GAIN00_ADDR 34
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002GAIN00_MEMORYPAGE 0
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI00_ADDR 35
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI01_ADDR 36
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_2_ALG0_SINEPHASEGAINALGS3002INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_2_ALG0_INCREMENT_ADDR                39
#define MOD_TONE1_2_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.0375)
#define MOD_TONE1_2_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_2_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_3 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_3_COUNT                              4
#define MOD_TONE1_3_DEVICE                             "IC1"
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003GAIN00_ADDR 44
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003GAIN00_MEMORYPAGE 0
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI00_ADDR 45
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI00_FIXPT 0x00000005
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(5)
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI01_ADDR 46
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI01_FIXPT 0xB05B05B0
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(2958755248)
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_3_ALG0_SINEPHASEGAINALGS3003INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_3_ALG0_INCREMENT_ADDR                49
#define MOD_TONE1_3_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.0375)
#define MOD_TONE1_3_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_3_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_4 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_4_COUNT                              4
#define MOD_TONE1_4_DEVICE                             "IC1"
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004GAIN00_ADDR 54
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004GAIN00_MEMORYPAGE 0
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI00_ADDR 55
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI01_ADDR 56
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_4_ALG0_SINEPHASEGAINALGS3004INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_4_ALG0_INCREMENT_ADDR                59
#define MOD_TONE1_4_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.0375)
#define MOD_TONE1_4_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_4_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_8 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_8_COUNT                              4
#define MOD_TONE1_8_DEVICE                             "IC1"
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005GAIN00_ADDR 64
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005GAIN00_MEMORYPAGE 0
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI00_ADDR 65
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI01_ADDR 66
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_8_ALG0_SINEPHASEGAINALGS3005INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_8_ALG0_INCREMENT_ADDR                69
#define MOD_TONE1_8_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.15)
#define MOD_TONE1_8_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_8_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_5 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_5_COUNT                              4
#define MOD_TONE1_5_DEVICE                             "IC1"
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006GAIN00_ADDR 74
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006GAIN00_MEMORYPAGE 0
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI00_ADDR 75
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI01_ADDR 76
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_5_ALG0_SINEPHASEGAINALGS3006INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_5_ALG0_INCREMENT_ADDR                79
#define MOD_TONE1_5_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.25)
#define MOD_TONE1_5_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_5_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_6 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_6_COUNT                              4
#define MOD_TONE1_6_DEVICE                             "IC1"
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007GAIN00_ADDR 84
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007GAIN00_MEMORYPAGE 0
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI00_ADDR 85
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI01_ADDR 86
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_6_ALG0_SINEPHASEGAINALGS3007INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_6_ALG0_INCREMENT_ADDR                89
#define MOD_TONE1_6_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.15)
#define MOD_TONE1_6_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_6_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Tone1_7 - Sine Tone with Phase and Gain*/
#define MOD_TONE1_7_COUNT                              4
#define MOD_TONE1_7_DEVICE                             "IC1"
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008GAIN00_ADDR 94
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008GAIN00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008GAIN00_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008GAIN00_MEMORYPAGE 0
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI00_ADDR 95
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI00_FIXPT 0x00000000
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI00_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI00_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI00_MEMORYPAGE 0
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI01_ADDR 96
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI01_FIXPT 0x00000000
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI01_VALUE SIGMASTUDIOTYPE_INTEGER_CONVERT(0)
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI01_TYPE SIGMASTUDIOTYPE_INTEGER
#define MOD_TONE1_7_ALG0_SINEPHASEGAINALGS3008INDEXFPHI01_MEMORYPAGE 0
#define MOD_TONE1_7_ALG0_INCREMENT_ADDR                99
#define MOD_TONE1_7_ALG0_INCREMENT_VALUE               SIGMASTUDIOTYPE_8_24_CONVERT(0.15)
#define MOD_TONE1_7_ALG0_INCREMENT_TYPE                SIGMASTUDIOTYPE_8_24
#define MOD_TONE1_7_ALG0_INCREMENT_MEMORYPAGE          0

/* Module Gain1_2 - Gain*/
#define MOD_GAIN1_2_COUNT                              2
#define MOD_GAIN1_2_DEVICE                             "IC1"
#define MOD_GAIN1_2_ALG0_TARGET_ADDR                   105
#define MOD_GAIN1_2_ALG0_TARGET_VALUE                  SIGMASTUDIOTYPE_8_24_CONVERT(1.41253754462275)
#define MOD_GAIN1_2_ALG0_TARGET_TYPE                   SIGMASTUDIOTYPE_8_24
#define MOD_GAIN1_2_ALG0_TARGET_MEMORYPAGE             0
#define MOD_GAIN1_2_ALG0_SLEW_MODE_ADDR                106
#define MOD_GAIN1_2_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_GAIN1_2_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_GAIN1_2_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_GAIN1_2_ALG0_SLEW_MODE_MEMORYPAGE          0

/* Module FIR1 - General FIR filter*/
#define MOD_FIR1_COUNT                                 51
#define MOD_FIR1_DEVICE                                "IC1"
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF0_ADDR    107
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF0_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000389798143361774)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF0_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF0_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF1_ADDR    108
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF1_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000651936536801578)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF1_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF1_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF2_ADDR    109
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF2_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000993980344817791)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF2_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF2_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF3_ADDR    110
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF3_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00144776801873279)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF3_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF3_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF4_ADDR    111
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF4_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00201772694241966)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF4_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF4_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF5_ADDR    112
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF5_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00267145045675678)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF5_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF5_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF6_ADDR    113
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF6_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00333419990397108)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF6_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF6_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF7_ADDR    114
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF7_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.0038884561268265)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF7_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF7_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF8_ADDR    115
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF8_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00417911130504812)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF8_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF8_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF9_ADDR    116
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF9_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00402425886959341)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF9_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF9_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF10_ADDR   117
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF10_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00323087587718846)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF10_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF10_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF11_ADDR   118
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF11_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00161407392739293)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF11_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF11_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF12_ADDR   119
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF12_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.000981905870412569)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF12_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF12_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF13_ADDR   120
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF13_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00466309957113855)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF13_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF13_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF14_ADDR   121
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF14_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00946787292219549)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF14_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF14_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF15_ADDR   122
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF15_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0153537202511853)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF15_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF15_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF16_ADDR   123
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF16_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.022190531275701)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF16_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF16_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF17_ADDR   124
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF17_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0297614666016229)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF17_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF17_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF18_ADDR   125
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF18_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0377718566433368)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF18_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF18_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF19_ADDR   126
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF19_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.045865741450005)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF19_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF19_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF20_ADDR   127
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF20_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0536488839932374)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF20_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF20_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF21_ADDR   128
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF21_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0607164008399475)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF21_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF21_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF22_ADDR   129
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF22_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0666826369618758)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF22_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF22_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF23_ADDR   130
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF23_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0712106236774104)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF23_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF23_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF24_ADDR   131
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF24_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0740384345617106)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF24_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF24_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF25_ADDR   132
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF25_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.925)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF25_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF25_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF26_ADDR   133
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF26_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0740384345617106)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF26_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF26_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF27_ADDR   134
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF27_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0712106236774104)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF27_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF27_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF28_ADDR   135
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF28_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0666826369618758)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF28_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF28_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF29_ADDR   136
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF29_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0607164008399475)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF29_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF29_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF30_ADDR   137
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF30_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0536488839932374)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF30_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF30_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF31_ADDR   138
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF31_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.045865741450005)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF31_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF31_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF32_ADDR   139
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF32_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0377718566433368)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF32_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF32_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF33_ADDR   140
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF33_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0297614666016229)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF33_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF33_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF34_ADDR   141
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF34_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.022190531275701)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF34_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF34_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF35_ADDR   142
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF35_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0153537202511853)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF35_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF35_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF36_ADDR   143
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF36_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00946787292219549)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF36_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF36_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF37_ADDR   144
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF37_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00466309957113855)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF37_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF37_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF38_ADDR   145
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF38_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.000981905870412569)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF38_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF38_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF39_ADDR   146
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF39_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00161407392739293)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF39_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF39_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF40_ADDR   147
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF40_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00323087587718846)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF40_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF40_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF41_ADDR   148
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF41_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00402425886959341)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF41_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF41_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF42_ADDR   149
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF42_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00417911130504812)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF42_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF42_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF43_ADDR   150
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF43_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.0038884561268265)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF43_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF43_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF44_ADDR   151
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF44_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00333419990397107)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF44_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF44_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF45_ADDR   152
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF45_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00267145045675678)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF45_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF45_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF46_ADDR   153
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF46_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00201772694241966)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF46_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF46_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF47_ADDR   154
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF47_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00144776801873279)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF47_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF47_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF48_ADDR   155
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF48_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00099398034481779)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF48_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF48_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF49_ADDR   156
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF49_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000651936536801578)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF49_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF49_MEMORYPAGE 0
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF50_ADDR   157
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF50_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000389798143361774)
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF50_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR1_ALG0_FIRSIGMA300ALG1FIRCOEFF50_MEMORYPAGE 0

/* Module SPLT1 - Multiple Control Splitter*/
#define MOD_SPLT1_COUNT                                4
#define MOD_SPLT1_DEVICE                               "IC1"
#define MOD_SPLT1_ALG0_SLEW_MODE_ADDR                  215
#define MOD_SPLT1_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT1_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT1_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT1_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT1_ALG0_SLEW_MODE_ADDR                  215
#define MOD_SPLT1_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT1_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT1_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT1_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT1_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW2TARGET0_ADDR 574
#define MOD_SPLT1_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW2TARGET0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT1_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW2TARGET0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT1_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW2TARGET0_MEMORYPAGE 0
#define MOD_SPLT1_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW2TARGET1_ADDR 575
#define MOD_SPLT1_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW2TARGET1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1.41905752168909)
#define MOD_SPLT1_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW2TARGET1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT1_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW2TARGET1_MEMORYPAGE 0

/* Module SPLT3 - Multiple Control Splitter*/
#define MOD_SPLT3_COUNT                                4
#define MOD_SPLT3_DEVICE                               "IC1"
#define MOD_SPLT3_ALG0_SLEW_MODE_ADDR                  217
#define MOD_SPLT3_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT3_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT3_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT3_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT3_ALG0_SLEW_MODE_ADDR                  217
#define MOD_SPLT3_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT3_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT3_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT3_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT3_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW3TARGET0_ADDR 578
#define MOD_SPLT3_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW3TARGET0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT3_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW3TARGET0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT3_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW3TARGET0_MEMORYPAGE 0
#define MOD_SPLT3_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW3TARGET1_ADDR 579
#define MOD_SPLT3_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW3TARGET1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT3_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW3TARGET1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT3_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW3TARGET1_MEMORYPAGE 0

/* Module SPLT4 - Multiple Control Splitter*/
#define MOD_SPLT4_COUNT                                4
#define MOD_SPLT4_DEVICE                               "IC1"
#define MOD_SPLT4_ALG0_SLEW_MODE_ADDR                  219
#define MOD_SPLT4_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT4_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT4_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT4_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT4_ALG0_SLEW_MODE_ADDR                  219
#define MOD_SPLT4_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT4_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT4_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT4_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT4_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW4TARGET0_ADDR 582
#define MOD_SPLT4_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW4TARGET0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT4_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW4TARGET0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT4_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW4TARGET0_MEMORYPAGE 0
#define MOD_SPLT4_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW4TARGET1_ADDR 583
#define MOD_SPLT4_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW4TARGET1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT4_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW4TARGET1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT4_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW4TARGET1_MEMORYPAGE 0

/* Module SPLT2 - Multiple Control Splitter*/
#define MOD_SPLT2_COUNT                                4
#define MOD_SPLT2_DEVICE                               "IC1"
#define MOD_SPLT2_ALG0_SLEW_MODE_ADDR                  221
#define MOD_SPLT2_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT2_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT2_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT2_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT2_ALG0_SLEW_MODE_ADDR                  221
#define MOD_SPLT2_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_SPLT2_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SPLT2_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_SPLT2_ALG0_SLEW_MODE_MEMORYPAGE            0
#define MOD_SPLT2_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW1TARGET0_ADDR 586
#define MOD_SPLT2_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW1TARGET0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT2_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW1TARGET0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT2_ALG0_STAGE0_MULTICTRLSPLITTERS300SLEW1TARGET0_MEMORYPAGE 0
#define MOD_SPLT2_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW1TARGET1_ADDR 587
#define MOD_SPLT2_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW1TARGET1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SPLT2_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW1TARGET1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SPLT2_ALG0_STAGE1_MULTICTRLSPLITTERS300SLEW1TARGET1_MEMORYPAGE 0

/* Module MIX1 - Nx1 Mixer (Linear)*/
#define MOD_MIX1_COUNT                                 2
#define MOD_MIX1_DEVICE                                "IC1"
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0000_ADDR 222
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0000_MEMORYPAGE 0
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0001_ADDR 223
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX1_ALG0_MIXER2X1NOSLEWS300ALG2VOL0001_MEMORYPAGE 0

/* Module MIX3 - Nx1 Mixer (Linear)*/
#define MOD_MIX3_COUNT                                 2
#define MOD_MIX3_DEVICE                                "IC1"
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0000_ADDR 224
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0000_MEMORYPAGE 0
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0001_ADDR 225
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX3_ALG0_MIXER2X1NOSLEWS300ALG3VOL0001_MEMORYPAGE 0

/* Module MIX4 - Nx1 Mixer (Linear)*/
#define MOD_MIX4_COUNT                                 2
#define MOD_MIX4_DEVICE                                "IC1"
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0000_ADDR 226
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0000_MEMORYPAGE 0
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0001_ADDR 227
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX4_ALG0_MIXER2X1NOSLEWS300ALG4VOL0001_MEMORYPAGE 0

/* Module MIX2 - Nx1 Mixer (Linear)*/
#define MOD_MIX2_COUNT                                 2
#define MOD_MIX2_DEVICE                                "IC1"
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0000_ADDR 228
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0000_MEMORYPAGE 0
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0001_ADDR 229
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_MIX2_ALG0_MIXER2X1NOSLEWS300ALG1VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_8 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_8_COUNT                         2
#define MOD_NX1LINEAR1_8_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0000_ADDR 230
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0001_ADDR 231
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_8_ALG0_MIXER2X1NOSLEWS300ALG12VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_7 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_7_COUNT                         2
#define MOD_NX1LINEAR1_7_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0000_ADDR 232
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0001_ADDR 233
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_7_ALG0_MIXER2X1NOSLEWS300ALG11VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_6 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_6_COUNT                         2
#define MOD_NX1LINEAR1_6_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0000_ADDR 234
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0001_ADDR 235
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_6_ALG0_MIXER2X1NOSLEWS300ALG10VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_5 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_5_COUNT                         2
#define MOD_NX1LINEAR1_5_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0000_ADDR 236
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0001_ADDR 237
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_5_ALG0_MIXER2X1NOSLEWS300ALG9VOL0001_MEMORYPAGE 0

/* Module Single 4 - Single Volume*/
#define MOD_SINGLE4_COUNT                              2
#define MOD_SINGLE4_DEVICE                             "IC1"
#define MOD_SINGLE4_ALG0_TARGET_ADDR                   239
#define MOD_SINGLE4_ALG0_TARGET_VALUE                  SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLE4_ALG0_TARGET_TYPE                   SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE4_ALG0_TARGET_MEMORYPAGE             0
#define MOD_SINGLE4_ALG0_SLEW_MODE_ADDR                240
#define MOD_SINGLE4_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_SINGLE4_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE4_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE4_ALG0_SLEW_MODE_MEMORYPAGE          0

/* Module Single 1 - Single Volume*/
#define MOD_SINGLE1_COUNT                              2
#define MOD_SINGLE1_DEVICE                             "IC1"
#define MOD_SINGLE1_ALG0_TARGET_ADDR                   242
#define MOD_SINGLE1_ALG0_TARGET_VALUE                  SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLE1_ALG0_TARGET_TYPE                   SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_ALG0_TARGET_MEMORYPAGE             0
#define MOD_SINGLE1_ALG0_SLEW_MODE_ADDR                243
#define MOD_SINGLE1_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_SINGLE1_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE1_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE1_ALG0_SLEW_MODE_MEMORYPAGE          0

/* Module Single 3 - Single Volume*/
#define MOD_SINGLE3_COUNT                              2
#define MOD_SINGLE3_DEVICE                             "IC1"
#define MOD_SINGLE3_ALG0_TARGET_ADDR                   245
#define MOD_SINGLE3_ALG0_TARGET_VALUE                  SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLE3_ALG0_TARGET_TYPE                   SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE3_ALG0_TARGET_MEMORYPAGE             0
#define MOD_SINGLE3_ALG0_SLEW_MODE_ADDR                246
#define MOD_SINGLE3_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_SINGLE3_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE3_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE3_ALG0_SLEW_MODE_MEMORYPAGE          0

/* Module Single 2 - Single Volume*/
#define MOD_SINGLE2_COUNT                              2
#define MOD_SINGLE2_DEVICE                             "IC1"
#define MOD_SINGLE2_ALG0_TARGET_ADDR                   248
#define MOD_SINGLE2_ALG0_TARGET_VALUE                  SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_SINGLE2_ALG0_TARGET_TYPE                   SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE2_ALG0_TARGET_MEMORYPAGE             0
#define MOD_SINGLE2_ALG0_SLEW_MODE_ADDR                249
#define MOD_SINGLE2_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_SINGLE2_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_SINGLE2_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_SINGLE2_ALG0_SLEW_MODE_MEMORYPAGE          0

/* Module FIR2 - General FIR filter*/
#define MOD_FIR2_COUNT                                 51
#define MOD_FIR2_DEVICE                                "IC1"
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF0_ADDR    306
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF0_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000389798143361774)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF0_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF0_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF1_ADDR    307
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF1_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000651936536801578)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF1_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF1_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF2_ADDR    308
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF2_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.000993980344817791)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF2_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF2_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF3_ADDR    309
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF3_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00144776801873279)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF3_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF3_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF4_ADDR    310
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF4_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00201772694241966)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF4_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF4_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF5_ADDR    311
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF5_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00267145045675678)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF5_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF5_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF6_ADDR    312
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF6_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00333419990397108)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF6_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF6_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF7_ADDR    313
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF7_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.0038884561268265)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF7_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF7_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF8_ADDR    314
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF8_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00417911130504812)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF8_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF8_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF9_ADDR    315
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF9_VALUE   SIGMASTUDIOTYPE_8_24_CONVERT(0.00402425886959341)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF9_TYPE    SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF9_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF10_ADDR   316
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF10_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00323087587718846)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF10_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF10_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF11_ADDR   317
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF11_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00161407392739293)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF11_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF11_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF12_ADDR   318
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF12_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.000981905870412569)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF12_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF12_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF13_ADDR   319
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF13_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00466309957113855)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF13_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF13_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF14_ADDR   320
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF14_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00946787292219549)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF14_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF14_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF15_ADDR   321
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF15_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0153537202511853)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF15_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF15_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF16_ADDR   322
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF16_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.022190531275701)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF16_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF16_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF17_ADDR   323
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF17_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0297614666016229)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF17_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF17_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF18_ADDR   324
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF18_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0377718566433368)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF18_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF18_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF19_ADDR   325
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF19_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.045865741450005)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF19_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF19_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF20_ADDR   326
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF20_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0536488839932374)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF20_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF20_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF21_ADDR   327
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF21_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0607164008399475)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF21_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF21_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF22_ADDR   328
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF22_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0666826369618758)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF22_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF22_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF23_ADDR   329
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF23_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0712106236774104)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF23_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF23_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF24_ADDR   330
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF24_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0740384345617106)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF24_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF24_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF25_ADDR   331
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF25_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.925)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF25_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF25_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF26_ADDR   332
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF26_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0740384345617106)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF26_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF26_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF27_ADDR   333
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF27_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0712106236774104)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF27_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF27_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF28_ADDR   334
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF28_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0666826369618758)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF28_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF28_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF29_ADDR   335
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF29_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0607164008399475)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF29_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF29_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF30_ADDR   336
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF30_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0536488839932374)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF30_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF30_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF31_ADDR   337
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF31_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.045865741450005)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF31_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF31_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF32_ADDR   338
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF32_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0377718566433368)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF32_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF32_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF33_ADDR   339
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF33_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0297614666016229)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF33_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF33_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF34_ADDR   340
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF34_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.022190531275701)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF34_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF34_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF35_ADDR   341
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF35_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.0153537202511853)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF35_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF35_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF36_ADDR   342
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF36_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00946787292219549)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF36_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF36_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF37_ADDR   343
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF37_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.00466309957113855)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF37_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF37_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF38_ADDR   344
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF38_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(-0.000981905870412569)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF38_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF38_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF39_ADDR   345
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF39_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00161407392739293)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF39_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF39_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF40_ADDR   346
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF40_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00323087587718846)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF40_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF40_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF41_ADDR   347
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF41_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00402425886959341)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF41_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF41_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF42_ADDR   348
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF42_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00417911130504812)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF42_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF42_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF43_ADDR   349
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF43_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.0038884561268265)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF43_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF43_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF44_ADDR   350
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF44_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00333419990397107)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF44_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF44_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF45_ADDR   351
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF45_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00267145045675678)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF45_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF45_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF46_ADDR   352
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF46_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00201772694241966)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF46_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF46_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF47_ADDR   353
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF47_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00144776801873279)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF47_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF47_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF48_ADDR   354
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF48_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.00099398034481779)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF48_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF48_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF49_ADDR   355
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF49_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000651936536801578)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF49_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF49_MEMORYPAGE 0
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF50_ADDR   356
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF50_VALUE  SIGMASTUDIOTYPE_8_24_CONVERT(0.000389798143361774)
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF50_TYPE   SIGMASTUDIOTYPE_8_24
#define MOD_FIR2_ALG0_FIRSIGMA300ALG5FIRCOEFF50_MEMORYPAGE 0

/* Module Nx1 Linear1 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_COUNT                           2
#define MOD_NX1LINEAR1_DEVICE                          "IC1"
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0000_ADDR 357
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0001_ADDR 358
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_ALG0_MIXER2X1NOSLEWS300ALG5VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_2 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_2_COUNT                         2
#define MOD_NX1LINEAR1_2_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0000_ADDR 359
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0001_ADDR 360
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_2_ALG0_MIXER2X1NOSLEWS300ALG6VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_3 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_3_COUNT                         2
#define MOD_NX1LINEAR1_3_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0000_ADDR 361
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0001_ADDR 362
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_3_ALG0_MIXER2X1NOSLEWS300ALG7VOL0001_MEMORYPAGE 0

/* Module Nx1 Linear1_4 - Nx1 Mixer (Linear)*/
#define MOD_NX1LINEAR1_4_COUNT                         2
#define MOD_NX1LINEAR1_4_DEVICE                        "IC1"
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0000_ADDR 363
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0000_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0000_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0000_MEMORYPAGE 0
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0001_ADDR 364
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0001_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0001_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_NX1LINEAR1_4_ALG0_MIXER2X1NOSLEWS300ALG8VOL0001_MEMORYPAGE 0

/* Module Gain1 - Gain*/
#define MOD_GAIN1_COUNT                                2
#define MOD_GAIN1_DEVICE                               "IC1"
#define MOD_GAIN1_ALG0_TARGET_ADDR                     366
#define MOD_GAIN1_ALG0_TARGET_VALUE                    SIGMASTUDIOTYPE_8_24_CONVERT(1.41253754462275)
#define MOD_GAIN1_ALG0_TARGET_TYPE                     SIGMASTUDIOTYPE_8_24
#define MOD_GAIN1_ALG0_TARGET_MEMORYPAGE               0
#define MOD_GAIN1_ALG0_SLEW_MODE_ADDR                  367
#define MOD_GAIN1_ALG0_SLEW_MODE_FIXPT                 0x0000208A
#define MOD_GAIN1_ALG0_SLEW_MODE_VALUE                 SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_GAIN1_ALG0_SLEW_MODE_TYPE                  SIGMASTUDIOTYPE_INTEGER
#define MOD_GAIN1_ALG0_SLEW_MODE_MEMORYPAGE            0

#endif
