

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Wed Apr 26 16:22:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        9|  25000004|  90.000 ns|  0.250 sec|    9|  25000004|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles)  | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_44_1  |        7|  25000002|         5|          5|          1|  1 ~ 5000000|       yes|
        +-------------------+---------+----------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      347|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      145|    -|
|Register             |        -|     -|      323|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      323|      492|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |loop_iter_2_fu_133_p2  |         +|   0|  0|  30|          23|           1|
    |right_fu_164_p2        |         +|   0|  0|  39|          32|           2|
    |icmp_ln44_fu_127_p2    |      icmp|   0|  0|  16|          23|          23|
    |icmp_ln50_1_fu_174_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln50_fu_169_p2    |      icmp|   0|  0|  20|          32|          23|
    |icmp_ln54_1_fu_208_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln54_fu_203_p2    |      icmp|   0|  0|  20|          32|          23|
    |icmp_ln58_fu_227_p2    |      icmp|   0|  0|  20|          32|          32|
    |left_fu_148_p2         |        or|   0|  0|  32|          32|           1|
    |largest_3_fu_186_p3    |    select|   0|  0|  32|           1|          32|
    |largest_fu_220_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln50_fu_180_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln54_fu_214_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 347|         275|         299|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |input_r_address0             |  26|          5|   23|        115|
    |input_r_address1             |  20|          4|   23|         92|
    |input_r_d0                   |  14|          3|   32|         96|
    |largest_1_fu_46              |   9|          2|   32|         64|
    |loop_iter_fu_50              |   9|          2|   23|         46|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 145|         30|  138|        427|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln44_reg_260            |   1|   0|    1|          0|
    |icmp_ln58_reg_324            |   1|   0|    1|          0|
    |input_r_addr_3_reg_292       |  23|   0|   23|          0|
    |input_r_addr_reg_328         |  23|   0|   23|          0|
    |largest_1_fu_46              |  32|   0|   32|          0|
    |largest_1_load_reg_269       |  32|   0|   32|          0|
    |largest_3_reg_308            |  32|   0|   32|          0|
    |left_reg_281                 |  31|   0|   32|          1|
    |loop_iter_2_reg_264          |  23|   0|   23|          0|
    |loop_iter_fu_50              |  23|   0|   23|          0|
    |right_reg_297                |  31|   0|   32|          1|
    |shl_ln46_reg_276             |  31|   0|   32|          1|
    |temp_reg_303                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 323|   0|  326|          3|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_44_1|  return value|
|zext_ln75         |   in|   22|     ap_none|                                  zext_ln75|        scalar|
|input_r_address0  |  out|   23|   ap_memory|                                    input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                                    input_r|         array|
|input_r_we0       |  out|    1|   ap_memory|                                    input_r|         array|
|input_r_d0        |  out|   32|   ap_memory|                                    input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|                                    input_r|         array|
|input_r_address1  |  out|   23|   ap_memory|                                    input_r|         array|
|input_r_ce1       |  out|    1|   ap_memory|                                    input_r|         array|
|input_r_q1        |   in|   32|   ap_memory|                                    input_r|         array|
+------------------+-----+-----+------------+-------------------------------------------+--------------+

