// Seed: 1270526795
`define pp_4 0
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output id_3
);
  always @(negedge id_1 or posedge id_1);
  logic id_4, id_5;
  type_10(
      {id_1, id_4, id_0}, 1 != id_4
  );
  logic id_6;
  assign id_4 = id_1 * id_1 + id_4 ? {1'b0 < 1, (id_6 & 1), id_4, 1} : id_6;
endmodule
