// Seed: 454909120
module module_0 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5
);
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input uwire id_7,
    id_16,
    id_17,
    input wire id_8,
    output tri id_9,
    input wand id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    input wand id_14
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  tri0 id_19, id_20;
  wire id_21;
  assign id_20 = id_6;
  or primCall (
      id_3,
      id_17,
      id_12,
      id_5,
      id_10,
      id_7,
      id_18,
      id_6,
      id_4,
      id_2,
      id_14,
      id_11,
      id_0,
      id_16,
      id_8
  );
endmodule
