{"Source Block": ["hdl/library/common/up_gt.v@331:341@HdlIdDef", "  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n  reg             up_es_drp_ready = 'd0;\n  reg     [15:0]  up_drp_rdata_int = 'd0;\n  reg             up_drp_ready_int = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@182:192", "  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_drp_cntrl.v@101:111", "  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n  reg             up_drp_sel_t_d = 'd0;\n  reg             up_drp_status = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@98:108", "  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@99:109", "  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n  reg             up_drp_ack_t_m3 = 'd0;\n  reg             up_drp_sel_t_d = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@97:107", "  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n"], ["hdl/library/common/up_gt.v@332:342", "  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n  reg             up_es_drp_ready = 'd0;\n  reg     [15:0]  up_drp_rdata_int = 'd0;\n  reg             up_drp_ready_int = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n"], ["hdl/library/common/up_drp_cntrl.v@96:106", "  reg             drp_sel_t_m3 = 'd0;\n  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n"]], "Diff Content": {"Delete": [[336, "  reg     [15:0]  up_drp_rdata_int = 'd0;\n"]], "Add": []}}