v 20021103
P 1300 700 1000 700 1 0 0
{
T 1100 750 5 8 1 1 0 0
pinnumber=1
T 1100 650 5 8 0 1 0 2
pinseq=5
T 950 700 5 8 0 1 0 8
pintype=out
T 950 700 9 8 0 1 0 6
pinlabel=Y
}
P 0 1300 300 1300 1 0 0
{
T 200 1350 5 8 1 1 0 6
pinnumber=2
T 200 1250 5 8 0 1 0 8
pinseq=1
T 350 1300 5 8 0 1 0 2
pintype=in
T 350 1300 9 8 0 1 0 0
pinlabel=A
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6
pinnumber=3
T 200 850 5 8 0 1 0 8
pinseq=2
T 350 900 5 8 0 1 0 2
pintype=in
T 350 900 9 8 0 1 0 0
pinlabel=B
}
P 0 500 300 500 1 0 0
{
T 200 550 5 8 1 1 0 6
pinnumber=4
T 200 450 5 8 0 1 0 8
pinseq=3
T 350 500 5 8 0 1 0 2
pintype=in
T 350 500 9 8 0 1 0 0
pinlabel=C
}
P 0 100 300 100 1 0 0
{
T 200 150 5 8 1 1 0 6
pinnumber=5
T 200 50 5 8 0 1 0 8
pinseq=4
T 350 100 5 8 0 1 0 2
pintype=in
T 350 100 9 8 0 1 0 0
pinlabel=D
}
T 500 1300 5 10 0 0 0 0
net=VDD:14
T 500 1500 5 10 0 0 0 0
net=VSS:7
T 400 1100 8 10 1 1 0 0
refdes=U?
T 500 1900 5 10 0 0 0 0
numslots=2
T 500 2100 5 10 0 0 0 0
slotdef=1:2,3,4,5,1
T 500 2300 5 10 0 0 0 0
slotdef=2:9,10,11,12,13
T 500 2500 5 10 0 0 0 0
slot=1
T 500 1700 5 10 0 0 0 0
device=4082
T 1400 1950 5 10 0 0 0 0
footprint=DIP14
T 500 2700 5 10 0 0 0 0
description=2 AND gates with 4 inputs
T 500 2900 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4082B_CNV_3.pdf
T 400 200 9 10 1 0 0 0
4082
L 300 0 300 1400 3 0 0 0 -1 -1
L 300 1000 700 1000 3 0 0 0 -1 -1
L 300 400 700 400 3 0 0 0 -1 -1
A 700 700 300 270 180 3 0 0 0 -1 -1
