// Seed: 3823774514
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12
);
  assign id_4 = id_11;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wand id_8,
    output tri id_9,
    input tri0 id_10,
    input wor id_11,
    output uwire id_12,
    input tri id_13,
    input tri0 id_14
);
  wire id_16;
  module_0(
      id_9, id_10, id_14, id_5, id_9, id_3, id_11, id_4, id_14, id_14, id_14, id_8, id_6
  );
endmodule
