{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460428192249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460428192250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 22:29:52 2016 " "Processing started: Mon Apr 11 22:29:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460428192250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1460428192250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1460428192250 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1460428193697 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1460428193713 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1460428193713 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1460428193713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1460428193713 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460428193729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460428193729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460428193729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1460428193729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1460428193760 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 172 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 172 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 8597 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " Funit:forward\|stall~0 " "Node  \"Funit:forward\|stall~0\"" {  } { { "Funit.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Funit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3443 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[3\]~15 " "Node  \"aluout_A\[3\]~15\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2551 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " isjump_A~DUPLICATE " "Node  \"isjump_A~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 377 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10906 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " Equal21~36_Duplicate_100 " "Node  \"Equal21~36_Duplicate_100\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 273 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10094 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " regs~4189 " "Node  \"regs~4189\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 6082 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " wregno_W\[4\] " "Node  \"wregno_W\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 410 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 866 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10930 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " isjump_A~1 " "Node  \"isjump_A~1\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 377 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 5035 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 647 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~10 " "Node  \"dobranch_A~10\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3347 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " regs~4173 " "Node  \"regs~4173\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 6066 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10934 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10931 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~0 " "Node  \"dobranch_A~0\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3070 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " regs~4165 " "Node  \"regs~4165\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 6058 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " wregno_W\[3\] " "Node  \"wregno_W\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 410 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 867 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~DUPLICATE " "Node  \"PC\[8\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[8\]~10 " "Node  \"aluout_A\[8\]~10\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2525 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " regs~4181 " "Node  \"regs~4181\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 6074 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " sreg1_mux\[1\] " "Node  \"sreg1_mux\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 484 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 1008 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " imem~42 " "Node  \"imem~42\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3429 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10929 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 646 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~12 " "Node  \"dobranch_A~12\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3349 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " workingimm_A\[15\]~DUPLICATE " "Node  \"workingimm_A\[15\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 410 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10881 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " workingimm_A\[15\]_OTERM331 " "Node  \"workingimm_A\[15\]_OTERM331\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 9922 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_NODES_INFO" " wregval_W\[25\] " "Node  \"wregval_W\[25\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 410 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 949 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194519 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1460428194519 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1460428194519 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 8597 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~15 " "Node  \"imem~15\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3043 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~20 " "Node  \"imem~20\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3048 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~47 " "Node  \"imem~47\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3435 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~42 " "Node  \"imem~42\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3429 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~25 " "Node  \"imem~25\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3053 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " imem~37 " "Node  \"imem~37\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3424 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " Funit:forward\|stall~0 " "Node  \"Funit:forward\|stall~0\"" {  } { { "Funit.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Funit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3443 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " isjump_A " "Node  \"isjump_A\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 377 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 1139 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10930 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~DUPLICATE " "Node  \"PC\[8\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~0 " "Node  \"dobranch_A~0\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 3070 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10931 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 721 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 647 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10928 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[15\]~121 " "Node  \"aluout_A\[15\]~121\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 6470 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[7\]~5 " "Node  \"aluout_A\[7\]~5\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2497 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[13\]~106 " "Node  \"aluout_A\[13\]~106\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2966 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[12\]~107 " "Node  \"aluout_A\[12\]~107\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2975 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[2\]~17 " "Node  \"aluout_A\[2\]~17\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2564 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[14\]~103 " "Node  \"aluout_A\[14\]~103\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2955 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 10929 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[4\]~7 " "Node  \"aluout_A\[4\]~7\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2512 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[9\]~82 " "Node  \"aluout_A\[9\]~82\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2894 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[3\]~15 " "Node  \"aluout_A\[3\]~15\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2551 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[8\]~10 " "Node  \"aluout_A\[8\]~10\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2525 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[5\]~2 " "Node  \"aluout_A\[5\]~2\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2484 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[6\]~13 " "Node  \"aluout_A\[6\]~13\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2538 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_NODES_INFO" " aluout_A\[11\]~111 " "Node  \"aluout_A\[11\]~111\"" {  } { { "Project.v" "" { Text "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/Project.v" 235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Patrick/Documents/GitHub/ProcessorDesign/" { { 0 { 0 ""} 0 2987 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460428194535 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1460428194535 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1460428194535 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "222 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 222 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1460428194535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460428194715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 22:29:54 2016 " "Processing ended: Mon Apr 11 22:29:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460428194715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460428194715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460428194715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1460428194715 ""}
