<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="binaee" name="PNA6" display_name="6GHz Portabale Network Analyzer" url="www.binaee.com/pna6" preset_file="preset.xml">
  <images>
    <image name="PNA6_board.jpg" display_name="PNA6 BOARD" sub_type="board">
      <description>PNA6 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>6GHz Portabale Network Analyzer</description>
<components>
    <component name="part0" display_name="6GHz Portabale Network Analyzer" type="fpga" part_name="xc7z020clg484-3" pin_map_file="part0_pins.xml" vendor="binaee" spec_url="www.binaee.com/pna6">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="leds_4bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sys_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sys_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk_n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="leds_4bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 3 to 0, Active High</description>
    </component>
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>2.5V LVDS differential 125 MHz oscillator used as system differential clock on the board</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_leds_4bits" component1="part0" component2="leds_4bits">
      <connection_map name="part0_leds_4bits_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>
  </connections>
</board>
