Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=H:/DSD_tmp_2/ --output-directory=H:/DSD_tmp_2/first_nios2_system/ --report-file=bsf:H:/DSD_tmp_2/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/DSD_tmp_2/first_nios2_system.qsys
Progress: Loading DSD_tmp_2/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding test_multicycle_0 [test_multicycle 1.0]
Progress: Parameterizing module test_multicycle_0
Progress: Adding merlin_master_translator_0 [altera_merlin_master_translator 13.0]
Progress: Parameterizing module merlin_master_translator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: first_nios2_system.cpu.data_master: Master needs a minimum address width of 3 bits (has 1)
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.jtag_uart: jtag_uart.avalon_jtag_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.sys_clk_timer: sys_clk_timer.s1 must be connected to an Avalon-MM master
Warning: first_nios2_system.sysid: sysid.control_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.led_pio: led_pio.s1 must be connected to an Avalon-MM master
Warning: first_nios2_system.merlin_master_translator_0: merlin_master_translator_0.avalon_universal_master_0 must be connected to an Avalon-MM slave
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=H:/DSD_tmp_2/ --output-directory=H:/DSD_tmp_2/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:H:/DSD_tmp_2/first_nios2_system.sopcinfo --report-file=html:H:/DSD_tmp_2/first_nios2_system.html --report-file=qip:H:/DSD_tmp_2/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:H:/DSD_tmp_2/first_nios2_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/DSD_tmp_2/first_nios2_system.qsys --language=VERILOG
Progress: Loading DSD_tmp_2/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding test_multicycle_0 [test_multicycle 1.0]
Progress: Parameterizing module test_multicycle_0
Progress: Adding merlin_master_translator_0 [altera_merlin_master_translator 13.0]
Progress: Parameterizing module merlin_master_translator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: first_nios2_system.cpu.data_master: Master needs a minimum address width of 3 bits (has 1)
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.jtag_uart: jtag_uart.avalon_jtag_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.sys_clk_timer: sys_clk_timer.s1 must be connected to an Avalon-MM master
Warning: first_nios2_system.sysid: sysid.control_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.led_pio: led_pio.s1 must be connected to an Avalon-MM master
Warning: first_nios2_system.merlin_master_translator_0: merlin_master_translator_0.avalon_universal_master_0 must be connected to an Avalon-MM slave
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 18 connections
Info: merlin_custom_instruction_transform: After transform: 12 modules, 21 connections
Info: merlin_translator_transform: After transform: 14 modules, 27 connections
Info: merlin_domain_transform: After transform: 18 modules, 45 connections
Info: merlin_router_transform: After transform: 20 modules, 51 connections
Info: reset_adaptation_transform: After transform: 21 modules, 53 connections
Info: merlin_network_to_switch_transform: After transform: 24 modules, 59 connections
Info: merlin_mm_transform: After transform: 24 modules, 59 connections
Info: merlin_interrupt_mapper_transform: After transform: 25 modules, 62 connections
Warning: first_nios2_system: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: first_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: first_nios2_system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/am9215/AppData/Local/Temp/alt7604_4182179556625006986.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/am9215/AppData/Local/Temp/alt7604_4182179556625006986.dir/0001_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2018.03.14 10:45:10 (*) Starting Nios II generation
Info: cpu: # 2018.03.14 10:45:10 (*)   Checking for plaintext license.
Info: cpu: # 2018.03.14 10:45:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2018.03.14 10:45:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.03.14 10:45:11 (*)   Plaintext license not found.
Info: cpu: # 2018.03.14 10:45:11 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.03.14 10:45:11 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2018.03.14 10:45:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.03.14 10:45:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.03.14 10:45:12 (*)   Elaborating CPU configuration settings
Info: cpu: 
Info: cpu: ERROR:
Info: cpu: num2sz: Called with negative num of -4294967294
Error: cpu: Failed to generate module first_nios2_system_cpu
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Error: Generation stopped, 21 or more modules remaining
Info: first_nios2_system: Done first_nios2_system" with 21 modules, 1 files, 105892 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 9 Warnings
Info: Finished: Create HDL design files for synthesis
