
*** Running vivado
    with args -log regfile_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile_board.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source regfile_board.tcl -notrace
Command: synth_design -top regfile_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1468.594 ; gain = 86.727 ; free physical = 122072 ; free virtual = 157462
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile_board' [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_board.vhd:18]
INFO: [Synth 8-3491] module 'regfile' declared at '/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_comp.vhd:10' bound to instance 'regfile_comp' of component 'regfile' [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_board.vhd:48]
INFO: [Synth 8-638] synthesizing module 'regfile' [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_comp.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regfile' (1#1) [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_comp.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regfile_board' (2#1) [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile_board.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.234 ; gain = 131.367 ; free physical = 122084 ; free virtual = 157477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.234 ; gain = 131.367 ; free physical = 122084 ; free virtual = 157476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.234 ; gain = 131.367 ; free physical = 122084 ; free virtual = 157476
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile.xdc]
Finished Parsing XDC File [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/regfile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regfile_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regfile_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.160 ; gain = 0.000 ; free physical = 121692 ; free virtual = 157116
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121861 ; free virtual = 157285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121861 ; free virtual = 157285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121862 ; free virtual = 157286
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121853 ; free virtual = 157278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[31][0]' (FDCE) to 'regfile_comp/regs_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[30][0]' (FDCE) to 'regfile_comp/regs_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[29][0]' (FDCE) to 'regfile_comp/regs_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[28][0]' (FDCE) to 'regfile_comp/regs_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[27][0]' (FDCE) to 'regfile_comp/regs_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[26][0]' (FDCE) to 'regfile_comp/regs_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[25][0]' (FDCE) to 'regfile_comp/regs_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[24][0]' (FDCE) to 'regfile_comp/regs_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[23][0]' (FDCE) to 'regfile_comp/regs_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[22][0]' (FDCE) to 'regfile_comp/regs_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[21][0]' (FDCE) to 'regfile_comp/regs_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[20][0]' (FDCE) to 'regfile_comp/regs_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[19][0]' (FDCE) to 'regfile_comp/regs_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[18][0]' (FDCE) to 'regfile_comp/regs_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[17][0]' (FDCE) to 'regfile_comp/regs_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[16][0]' (FDCE) to 'regfile_comp/regs_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[15][0]' (FDCE) to 'regfile_comp/regs_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[14][0]' (FDCE) to 'regfile_comp/regs_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[13][0]' (FDCE) to 'regfile_comp/regs_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[12][0]' (FDCE) to 'regfile_comp/regs_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[11][0]' (FDCE) to 'regfile_comp/regs_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[10][0]' (FDCE) to 'regfile_comp/regs_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[9][0]' (FDCE) to 'regfile_comp/regs_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[8][0]' (FDCE) to 'regfile_comp/regs_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[7][0]' (FDCE) to 'regfile_comp/regs_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[6][0]' (FDCE) to 'regfile_comp/regs_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[5][0]' (FDCE) to 'regfile_comp/regs_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regfile_comp/regs_reg[4][0] )
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[31][1]' (FDCE) to 'regfile_comp/regs_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[30][1]' (FDCE) to 'regfile_comp/regs_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[29][1]' (FDCE) to 'regfile_comp/regs_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[28][1]' (FDCE) to 'regfile_comp/regs_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[27][1]' (FDCE) to 'regfile_comp/regs_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[26][1]' (FDCE) to 'regfile_comp/regs_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[25][1]' (FDCE) to 'regfile_comp/regs_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[24][1]' (FDCE) to 'regfile_comp/regs_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[23][1]' (FDCE) to 'regfile_comp/regs_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[22][1]' (FDCE) to 'regfile_comp/regs_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[21][1]' (FDCE) to 'regfile_comp/regs_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[20][1]' (FDCE) to 'regfile_comp/regs_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[19][1]' (FDCE) to 'regfile_comp/regs_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[18][1]' (FDCE) to 'regfile_comp/regs_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[17][1]' (FDCE) to 'regfile_comp/regs_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[16][1]' (FDCE) to 'regfile_comp/regs_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[15][1]' (FDCE) to 'regfile_comp/regs_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[14][1]' (FDCE) to 'regfile_comp/regs_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[13][1]' (FDCE) to 'regfile_comp/regs_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[12][1]' (FDCE) to 'regfile_comp/regs_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[11][1]' (FDCE) to 'regfile_comp/regs_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[10][1]' (FDCE) to 'regfile_comp/regs_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[9][1]' (FDCE) to 'regfile_comp/regs_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[8][1]' (FDCE) to 'regfile_comp/regs_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[7][1]' (FDCE) to 'regfile_comp/regs_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[6][1]' (FDCE) to 'regfile_comp/regs_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[5][1]' (FDCE) to 'regfile_comp/regs_reg[4][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regfile_comp/regs_reg[4][1] )
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[31][2]' (FDCE) to 'regfile_comp/regs_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[30][2]' (FDCE) to 'regfile_comp/regs_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[29][2]' (FDCE) to 'regfile_comp/regs_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[28][2]' (FDCE) to 'regfile_comp/regs_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[27][2]' (FDCE) to 'regfile_comp/regs_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[26][2]' (FDCE) to 'regfile_comp/regs_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[25][2]' (FDCE) to 'regfile_comp/regs_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[24][2]' (FDCE) to 'regfile_comp/regs_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[23][2]' (FDCE) to 'regfile_comp/regs_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[22][2]' (FDCE) to 'regfile_comp/regs_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[21][2]' (FDCE) to 'regfile_comp/regs_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[20][2]' (FDCE) to 'regfile_comp/regs_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[19][2]' (FDCE) to 'regfile_comp/regs_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[18][2]' (FDCE) to 'regfile_comp/regs_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[17][2]' (FDCE) to 'regfile_comp/regs_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[16][2]' (FDCE) to 'regfile_comp/regs_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[15][2]' (FDCE) to 'regfile_comp/regs_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[14][2]' (FDCE) to 'regfile_comp/regs_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[13][2]' (FDCE) to 'regfile_comp/regs_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[12][2]' (FDCE) to 'regfile_comp/regs_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[11][2]' (FDCE) to 'regfile_comp/regs_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[10][2]' (FDCE) to 'regfile_comp/regs_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[9][2]' (FDCE) to 'regfile_comp/regs_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[8][2]' (FDCE) to 'regfile_comp/regs_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[7][2]' (FDCE) to 'regfile_comp/regs_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[6][2]' (FDCE) to 'regfile_comp/regs_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[5][2]' (FDCE) to 'regfile_comp/regs_reg[4][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regfile_comp/regs_reg[4][2] )
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[31][3]' (FDCE) to 'regfile_comp/regs_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[30][3]' (FDCE) to 'regfile_comp/regs_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[29][3]' (FDCE) to 'regfile_comp/regs_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[28][3]' (FDCE) to 'regfile_comp/regs_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[27][3]' (FDCE) to 'regfile_comp/regs_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[26][3]' (FDCE) to 'regfile_comp/regs_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[25][3]' (FDCE) to 'regfile_comp/regs_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[24][3]' (FDCE) to 'regfile_comp/regs_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[23][3]' (FDCE) to 'regfile_comp/regs_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[22][3]' (FDCE) to 'regfile_comp/regs_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[21][3]' (FDCE) to 'regfile_comp/regs_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[20][3]' (FDCE) to 'regfile_comp/regs_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[19][3]' (FDCE) to 'regfile_comp/regs_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[18][3]' (FDCE) to 'regfile_comp/regs_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[17][3]' (FDCE) to 'regfile_comp/regs_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[16][3]' (FDCE) to 'regfile_comp/regs_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[15][3]' (FDCE) to 'regfile_comp/regs_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[14][3]' (FDCE) to 'regfile_comp/regs_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'regfile_comp/regs_reg[13][3]' (FDCE) to 'regfile_comp/regs_reg[12][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regfile_comp/regs_reg[4][3] )
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[0][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[1][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[2][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (regfile_comp/regs_reg[3][16]) is unused and will be removed from module regfile_board.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121835 ; free virtual = 157261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT6 |     8|
|4     |FDCE |    16|
|5     |IBUF |    13|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |    50|
|2     |  regfile_comp |regfile |    28|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121714 ; free virtual = 157147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 900 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1886.160 ; gain = 131.367 ; free physical = 121768 ; free virtual = 157202
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:35 . Memory (MB): peak = 1886.160 ; gain = 504.293 ; free physical = 121779 ; free virtual = 157212
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1886.160 ; gain = 517.020 ; free physical = 121761 ; free virtual = 157195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/project_1.runs/synth_1/regfile_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regfile_board_utilization_synth.rpt -pb regfile_board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1886.160 ; gain = 0.000 ; free physical = 121761 ; free virtual = 157194
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 20:52:27 2021...
