
---------- Begin Simulation Statistics ----------
final_tick                               156916729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 435749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665328                       # Number of bytes of host memory used
host_op_rate                                   436605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   229.49                       # Real time elapsed on the host
host_tick_rate                              683763411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156917                       # Number of seconds simulated
sim_ticks                                156916729000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.569167                       # CPI: cycles per instruction
system.cpu.discardedOps                        191033                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24567062                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.637281                       # IPC: instructions per cycle
system.cpu.numCycles                        156916729                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132349667                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       625672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1252085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            244                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486594                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735622                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81014                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104710                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102594                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899464                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65407                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51397363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51397363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51398274                       # number of overall hits
system.cpu.dcache.overall_hits::total        51398274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       645392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         645392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652902                       # number of overall misses
system.cpu.dcache.overall_misses::total        652902                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26936120000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26936120000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26936120000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26936120000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52042755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52042755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52051176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52051176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012401                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012543                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012543                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41736.061185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41736.061185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41255.992477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41255.992477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       600744                       # number of writebacks
system.cpu.dcache.writebacks::total            600744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21280                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21280                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       626098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       626098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23611847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23611847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23838046000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23838046000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37832.707911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37832.707911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38073.985223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38073.985223                       # average overall mshr miss latency
system.cpu.dcache.replacements                 625586                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40764027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40764027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       329660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        329660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10930087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10930087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41093687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41093687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33155.636110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33155.636110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       324415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       324415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9942145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9942145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30646.378867                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30646.378867                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10633336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10633336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       315732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16006033000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16006033000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50694.997656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50694.997656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       299697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13669702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13669702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45611.741192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45611.741192                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          911                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           911                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7510                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7510                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.891818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.891818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1986                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1986                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    226199000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    226199000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235839                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235839                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113896.777442                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113896.777442                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.930842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            626098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.093139                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.930842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52677350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52677350                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689392                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477576                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027023                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7520091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7520091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7520091                       # number of overall hits
system.cpu.icache.overall_hits::total         7520091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            316                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          316                       # number of overall misses
system.cpu.icache.overall_misses::total           316                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35389000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35389000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35389000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35389000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7520407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7520407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7520407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7520407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 111990.506329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111990.506329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 111990.506329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111990.506329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           85                       # number of writebacks
system.cpu.icache.writebacks::total                85                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          316                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          316                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          316                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34757000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34757000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 109990.506329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109990.506329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 109990.506329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109990.506329                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7520091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7520091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35389000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35389000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7520407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7520407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 111990.506329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111990.506329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          316                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 109990.506329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109990.506329                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.603481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7520407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23798.756329                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.603481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.409382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.409382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7520723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7520723                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 156916729000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               551815                       # number of demand (read+write) hits
system.l2.demand_hits::total                   551857                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data              551815                       # number of overall hits
system.l2.overall_hits::total                  551857                       # number of overall hits
system.l2.demand_misses::.cpu.inst                274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74283                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74557                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               274                       # number of overall misses
system.l2.overall_misses::.cpu.data             74283                       # number of overall misses
system.l2.overall_misses::total                 74557                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9751342000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9784131000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32789000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9751342000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9784131000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              316                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           626098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               626414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             316                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          626098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              626414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.118644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119022                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.118644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119022                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119667.883212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 131272.861893                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131230.213126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119667.883212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 131272.861893                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131230.213126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40271                       # number of writebacks
system.l2.writebacks::total                     40271                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74551                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8265258000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8292309000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8265258000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8292309000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.860759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.118638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.860759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.118638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99452.205882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 111273.145842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111230.017035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99452.205882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 111273.145842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111230.017035                       # average overall mshr miss latency
system.l2.replacements                          58196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       600744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           600744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       600744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       600744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           78                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               78                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           78                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           78                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            244970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                244970                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55016                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7476741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7476741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        299986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            299986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.183395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135901.210557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135901.210557                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6376421000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6376421000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.183395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115901.210557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115901.210557                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119667.883212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119667.883212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.860759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.860759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99452.205882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99452.205882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        306845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2274601000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2274601000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       326112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        326112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.059081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118056.832927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118056.832927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1888837000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1888837000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.059069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98055.183512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98055.183512                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16044.676647                       # Cycle average of tags in use
system.l2.tags.total_refs                     1250808                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.771360                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.960798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.561083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15994.154765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979289                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16349                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10081092                       # Number of tag accesses
system.l2.tags.data_accesses                 10081092                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    161084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    297104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008874820250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              435315                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40271                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298204                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161084                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298204                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161084                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   60872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.619429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.041883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.937730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9735     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.484522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.448368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8279     85.02%     85.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.53%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              380      3.90%     89.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      1.28%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              812      8.34%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.11%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.03%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.07%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.11%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               55      0.56%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19085056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10309376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    121.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  156754006000                       # Total gap between requests
system.mem_ctrls.avgGap                    1365191.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        69632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     19014656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10307392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 443751.284160403302                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121176729.346684247255                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65687017.985188819468                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       297116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       161084                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     44155000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  15442568000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3555329148250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40583.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51974.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22071274.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        69632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     19015424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19085056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          272                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        74279                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          74551                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       443751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121181624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        121625375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       443751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       443751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     65699662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        65699662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     65699662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       443751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121181624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       187325037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               298192                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              161053                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9895623000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1490960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        15486723000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33185.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51935.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              267399                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             145184                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.67                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46662                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   629.884703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   505.223657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   360.026354                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1132      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1278      2.74%      5.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16746     35.89%     41.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          635      1.36%     42.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3784      8.11%     50.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          629      1.35%     51.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3144      6.74%     58.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1066      2.28%     60.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18248     39.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46662                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19084288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10307392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              121.620481                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.687018                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       168446880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        89531640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1069971840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     423514260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12386839920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15115396230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  47527269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   76780970370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.310291                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 123363201750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5239780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28313747250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       164719800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        87550650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1059119040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     417182400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12386839920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14898581910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  47709850080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   76723843800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.946235                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 123839615000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5239780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27837334000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40271                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17681                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       207054                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 207054                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29394432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29394432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74551                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           776839000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1292649250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            326428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       641015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           85                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           42767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           299986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          299986                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           316                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       326112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1877782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1878499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    314071552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              314174208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           58196                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10309376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           684610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 683094     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1516      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             684610                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 156916729000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6058717000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2845998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5634885996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
