set_property PACKAGE_PIN E15 [get_ports key]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports sysclk_p]
set_property PACKAGE_PIN AD12 [get_ports sysclk_p]
set_property PACKAGE_PIN AH30 [get_ports {ans[7]}]
set_property PACKAGE_PIN AJ28 [get_ports {ans[6]}]
set_property PACKAGE_PIN AF28 [get_ports {ans[5]}]
set_property PACKAGE_PIN AH26 [get_ports {ans[4]}]
set_property PACKAGE_PIN J14 [get_ports {ans[3]}]
set_property PACKAGE_PIN K11 [get_ports {ans[2]}]
set_property PACKAGE_PIN L13 [get_ports {ans[1]}]
set_property PACKAGE_PIN L16 [get_ports {ans[0]}]

set_property PACKAGE_PIN L12 [get_ports {seg1[6]}]
set_property PACKAGE_PIN K15 [get_ports {seg1[5]}]
set_property PACKAGE_PIN K16 [get_ports {seg1[4]}]
set_property PACKAGE_PIN J16 [get_ports {seg1[3]}]
set_property PACKAGE_PIN H16 [get_ports {seg1[2]}]
set_property PACKAGE_PIN L15 [get_ports {seg1[1]}]
set_property PACKAGE_PIN K14 [get_ports {seg1[0]}]
set_property PACKAGE_PIN F13 [get_ports {seg2[6]}]
set_property PACKAGE_PIN H12 [get_ports {seg2[5]}]
set_property PACKAGE_PIN J11 [get_ports {seg2[4]}]
set_property PACKAGE_PIN L11 [get_ports {seg2[3]}]
set_property PACKAGE_PIN J12 [get_ports {seg2[2]}]
set_property PACKAGE_PIN H11 [get_ports {seg2[1]}]
set_property PACKAGE_PIN J13 [get_ports {seg2[0]}]
set_property PACKAGE_PIN AK28 [get_ports {seg4[6]}]
set_property PACKAGE_PIN AK30 [get_ports {seg4[5]}]
set_property PACKAGE_PIN AG30 [get_ports {seg4[4]}]
set_property PACKAGE_PIN AE30 [get_ports {seg4[3]}]
set_property PACKAGE_PIN AJ27 [get_ports {seg4[2]}]
set_property PACKAGE_PIN AJ29 [get_ports {seg4[1]}]
set_property PACKAGE_PIN AK26 [get_ports {seg4[0]}]
set_property PACKAGE_PIN AJ26 [get_ports {seg3[6]}]
set_property PACKAGE_PIN AH27 [get_ports {seg3[5]}]
set_property PACKAGE_PIN AF26 [get_ports {seg3[4]}]
set_property PACKAGE_PIN AC26 [get_ports {seg3[3]}]
set_property PACKAGE_PIN AF27 [get_ports {seg3[2]}]
set_property PACKAGE_PIN AG27 [get_ports {seg3[1]}]
set_property PACKAGE_PIN AG28 [get_ports {seg3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg4[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ans[0]}]
set_property PACKAGE_PIN P26 [get_ports {b[5]}]
set_property PACKAGE_PIN T23 [get_ports {b[4]}]
set_property PACKAGE_PIN W23 [get_ports {b[3]}]
set_property PACKAGE_PIN T22 [get_ports {b[2]}]
set_property PACKAGE_PIN U22 [get_ports {b[1]}]
set_property PACKAGE_PIN T21 [get_ports {b[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {b[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports cin0]
#set_property PACKAGE_PIN C11 [get_ports cin0]

#set_property IOSTANDARD LVCMOS18 [get_ports cout]
#set_property PACKAGE_PIN F23 [get_ports cout]

set_property DRIVE 12 [get_ports {seg1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports key]

