
*** Running vivado
    with args -log Zynq_Design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Zynq_Design_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Zynq_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Xilinx/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 368.551 ; gain = 72.957
Command: link_design -top Zynq_Design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_AXI4_Lite_Slave_0_0/Zynq_Design_AXI4_Lite_Slave_0_0.dcp' for cell 'Zynq_Design_i/TOP/PL/AXI4_Lite_Slave_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_Local_Bus_Register_B_0_0/Zynq_Design_Local_Bus_Register_B_0_0.dcp' for cell 'Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_AXI_UART_Control_Ada_0_0/Zynq_Design_AXI_UART_Control_Ada_0_0.dcp' for cell 'Zynq_Design_i/TOP/PL/UART/AXI_UART_Control_Ada_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/Zynq_Design_UART_V1_9_0_0.dcp' for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/Zynq_Design_system_ila_0_0.dcp' for cell 'Zynq_Design_i/TOP/PL/debugger/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/Zynq_Design_processing_system7_0_0.dcp' for cell 'Zynq_Design_i/TOP/PS/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/Zynq_Design_rst_ps7_0_50M_0.dcp' for cell 'Zynq_Design_i/TOP/PS/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_xbar_0/Zynq_Design_xbar_0.dcp' for cell 'Zynq_Design_i/TOP/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_auto_pc_0/Zynq_Design_auto_pc_0.dcp' for cell 'Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 915 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib UUID: 78ed675e-89fe-5a7e-be57-88857f855314 
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/Zynq_Design_processing_system7_0_0.xdc] for cell 'Zynq_Design_i/TOP/PS/processing_system7_0/inst'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/Zynq_Design_processing_system7_0_0.xdc] for cell 'Zynq_Design_i/TOP/PS/processing_system7_0/inst'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/Zynq_Design_rst_ps7_0_50M_0_board.xdc] for cell 'Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/Zynq_Design_rst_ps7_0_50M_0_board.xdc] for cell 'Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/Zynq_Design_rst_ps7_0_50M_0.xdc] for cell 'Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_rst_ps7_0_50M_0/Zynq_Design_rst_ps7_0_50M_0.xdc] for cell 'Zynq_Design_i/TOP/PS/rst_ps7_0_50M/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH', because the property does not exist for objects of type 'design'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:260]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_MODE' because incorrect value 'SPIx4' specified. Expecting type 'enum' with possible values of 'B_SCAN'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:261]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE', because the property does not exist for objects of type 'design'. [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc:262]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/Arty-A7-Master.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/TOP_BD_fifo_generator_0_0.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/TOP_BD_fifo_generator_0_0.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/TOP_BD_fifo_generator_0_1.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/TOP_BD_fifo_generator_0_1.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc]
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/TOP_BD_fifo_generator_0_0_clocks.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/TOP_BD_fifo_generator_0_0_clocks.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0'
Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/TOP_BD_fifo_generator_0_1_clocks.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0'
Finished Parsing XDC File [g:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/TOP_BD_fifo_generator_0_1_clocks.xdc] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1413.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 304 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 304 instances

20 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1413.824 ; gain = 1045.273
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 1413.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23b267c79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1413.824 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1555.277 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2350c69d1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1555.277 ; gain = 38.848

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20ad49747

Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 97 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 3 Constant propagation | Checksum: 1426eae2d

Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 472 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1 (Zynq_Design_UART_V1_9_0_0_compare_22) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 1ad8b0d96

Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 320 cells
INFO: [Opt 31-1021] In phase Sweep, 1189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ad8b0d96

Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ad8b0d96

Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ad8b0d96

Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1555.277 ; gain = 38.848
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              46  |              97  |                                             66  |
|  Constant propagation         |              44  |             472  |                                             51  |
|  Sweep                        |               0  |             320  |                                           1189  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1555.277 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2035713fa

Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1555.277 ; gain = 38.848

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.925 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 22a9e6d98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1774.941 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22a9e6d98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1774.941 ; gain = 219.664

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22a9e6d98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1774.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b73b381d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1774.941 ; gain = 361.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1774.941 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_Design_wrapper_drc_opted.rpt -pb Zynq_Design_wrapper_drc_opted.pb -rpx Zynq_Design_wrapper_drc_opted.rpx
Command: report_drc -file Zynq_Design_wrapper_drc_opted.rpt -pb Zynq_Design_wrapper_drc_opted.pb -rpx Zynq_Design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16598489c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1774.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e64c5e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e97e2ce7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e97e2ce7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e97e2ce7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e8a2739

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1774.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12fa4ee36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 66d213dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 66d213dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ecc17f07

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d1a36e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dcb84321

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102cba00d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 162efcdac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a4829478

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ffbf6c52

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ffbf6c52

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 219cde2d2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem[0][31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 219cde2d2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.249. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b58b6189

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b58b6189

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b58b6189

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b58b6189

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14b37c23d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b37c23d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000
Ending Placer Task | Checksum: 136f4935d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1774.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zynq_Design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1774.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Zynq_Design_wrapper_utilization_placed.rpt -pb Zynq_Design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zynq_Design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1774.941 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c3d5461d ConstDB: 0 ShapeSum: 731f4d40 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12280ad5c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1774.941 ; gain = 0.000
Post Restoration Checksum: NetGraph: 44c9151b NumContArr: ddb79841 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12280ad5c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1783.742 ; gain = 8.801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12280ad5c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1792.074 ; gain = 17.133

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12280ad5c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1792.074 ; gain = 17.133
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 131102736

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1821.668 ; gain = 46.727
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.349  | TNS=0.000  | WHS=-0.239 | THS=-197.402|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16bb96c4c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1825.422 ; gain = 50.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.349  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: f94c3285

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.602 ; gain = 62.660
Phase 2 Router Initialization | Checksum: 15c7b56c2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1837.602 ; gain = 62.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00667909 %
  Global Horizontal Routing Utilization  = 0.00633874 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9290
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9290
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f678a08d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 879
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 210b86cf0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f0eaeacd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1837.602 ; gain = 62.660
Phase 4 Rip-up And Reroute | Checksum: f0eaeacd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10c69c171

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1837.602 ; gain = 62.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.460  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16ddde87d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16ddde87d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660
Phase 5 Delay and Skew Optimization | Checksum: 16ddde87d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c3963b4f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.460  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1312c2749

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660
Phase 6 Post Hold Fix | Checksum: 1312c2749

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7042 %
  Global Horizontal Routing Utilization  = 2.01572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 128e80650

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 128e80650

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e207309

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1837.602 ; gain = 62.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.460  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17e207309

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1837.602 ; gain = 62.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1837.602 ; gain = 62.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1837.602 ; gain = 62.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1837.602 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.998 . Memory (MB): peak = 1837.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zynq_Design_wrapper_drc_routed.rpt -pb Zynq_Design_wrapper_drc_routed.pb -rpx Zynq_Design_wrapper_drc_routed.rpx
Command: report_drc -file Zynq_Design_wrapper_drc_routed.rpt -pb Zynq_Design_wrapper_drc_routed.pb -rpx Zynq_Design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zynq_Design_wrapper_methodology_drc_routed.rpt -pb Zynq_Design_wrapper_methodology_drc_routed.pb -rpx Zynq_Design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zynq_Design_wrapper_methodology_drc_routed.rpt -pb Zynq_Design_wrapper_methodology_drc_routed.pb -rpx Zynq_Design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/Zynq_Design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zynq_Design_wrapper_power_routed.rpt -pb Zynq_Design_wrapper_power_summary_routed.pb -rpx Zynq_Design_wrapper_power_routed.rpx
Command: report_power -file Zynq_Design_wrapper_power_routed.rpt -pb Zynq_Design_wrapper_power_summary_routed.pb -rpx Zynq_Design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zynq_Design_wrapper_route_status.rpt -pb Zynq_Design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Zynq_Design_wrapper_timing_summary_routed.rpt -pb Zynq_Design_wrapper_timing_summary_routed.pb -rpx Zynq_Design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zynq_Design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zynq_Design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zynq_Design_wrapper_bus_skew_routed.rpt -pb Zynq_Design_wrapper_bus_skew_routed.pb -rpx Zynq_Design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Zynq_Design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zynq_Design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 18 22:26:04 2021. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2333.203 ; gain = 457.934
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 22:26:05 2021...
