// Seed: 2567063534
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_4 = 0;
  wire id_5 = id_4;
  assign id_3 = id_3 >= -id_1 ? 1 : id_1;
  assign module_2.type_2 = 0;
endmodule
module module_1;
  wire id_1;
  wand id_5;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1
  );
  assign id_4#(.id_3(1)) = 1;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_2 #(
    parameter id_10 = 32'd94,
    parameter id_11 = 32'd17
) (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output wand  id_5,
    input  tri0  id_6
    , id_9,
    input  uwire id_7
);
  defparam id_10.id_11 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
