{
  "module_name": "mtk_ppe_regs.h",
  "hash_id": "c4d703a520a9afb055d347077f080533145a483b2d9d9c89ef07e1e3002244f0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mediatek/mtk_ppe_regs.h",
  "human_readable_source": "\n \n\n#ifndef __MTK_PPE_REGS_H\n#define __MTK_PPE_REGS_H\n\n#define MTK_PPE_GLO_CFG\t\t\t\t0x200\n#define MTK_PPE_GLO_CFG_EN\t\t\tBIT(0)\n#define MTK_PPE_GLO_CFG_TSID_EN\t\t\tBIT(1)\n#define MTK_PPE_GLO_CFG_IP4_L4_CS_DROP\t\tBIT(2)\n#define MTK_PPE_GLO_CFG_IP4_CS_DROP\t\tBIT(3)\n#define MTK_PPE_GLO_CFG_TTL0_DROP\t\tBIT(4)\n#define MTK_PPE_GLO_CFG_PPE_BSWAP\t\tBIT(5)\n#define MTK_PPE_GLO_CFG_PSE_HASH_OFS\t\tBIT(6)\n#define MTK_PPE_GLO_CFG_MCAST_TB_EN\t\tBIT(7)\n#define MTK_PPE_GLO_CFG_FLOW_DROP_KA\t\tBIT(8)\n#define MTK_PPE_GLO_CFG_FLOW_DROP_UPDATE\tBIT(9)\n#define MTK_PPE_GLO_CFG_UDP_LITE_EN\t\tBIT(10)\n#define MTK_PPE_GLO_CFG_UDP_LEN_DROP\t\tBIT(11)\n#define MTK_PPE_GLO_CFG_MCAST_ENTRIES\t\tGNEMASK(13, 12)\n#define MTK_PPE_GLO_CFG_BUSY\t\t\tBIT(31)\n\n#define MTK_PPE_FLOW_CFG\t\t\t0x204\n#define MTK_PPE_MD_TOAP_BYP_CRSN0\t\tBIT(1)\n#define MTK_PPE_MD_TOAP_BYP_CRSN1\t\tBIT(2)\n#define MTK_PPE_MD_TOAP_BYP_CRSN2\t\tBIT(3)\n#define MTK_PPE_FLOW_CFG_IP4_TCP_FRAG\t\tBIT(6)\n#define MTK_PPE_FLOW_CFG_IP4_UDP_FRAG\t\tBIT(7)\n#define MTK_PPE_FLOW_CFG_IP6_3T_ROUTE\t\tBIT(8)\n#define MTK_PPE_FLOW_CFG_IP6_5T_ROUTE\t\tBIT(9)\n#define MTK_PPE_FLOW_CFG_IP6_6RD\t\tBIT(10)\n#define MTK_PPE_FLOW_CFG_IP4_NAT\t\tBIT(12)\n#define MTK_PPE_FLOW_CFG_IP4_NAPT\t\tBIT(13)\n#define MTK_PPE_FLOW_CFG_IP4_DSLITE\t\tBIT(14)\n#define MTK_PPE_FLOW_CFG_L2_BRIDGE\t\tBIT(15)\n#define MTK_PPE_FLOW_CFG_IP_PROTO_BLACKLIST\tBIT(16)\n#define MTK_PPE_FLOW_CFG_IP4_NAT_FRAG\t\tBIT(17)\n#define MTK_PPE_FLOW_CFG_IP4_HASH_FLOW_LABEL\tBIT(18)\n#define MTK_PPE_FLOW_CFG_IP4_HASH_GRE_KEY\tBIT(19)\n#define MTK_PPE_FLOW_CFG_IP6_HASH_GRE_KEY\tBIT(20)\n\n#define MTK_PPE_IP_PROTO_CHK\t\t\t0x208\n#define MTK_PPE_IP_PROTO_CHK_IPV4\t\tGENMASK(15, 0)\n#define MTK_PPE_IP_PROTO_CHK_IPV6\t\tGENMASK(31, 16)\n\n#define MTK_PPE_TB_CFG\t\t\t\t0x21c\n#define MTK_PPE_TB_CFG_ENTRY_NUM\t\tGENMASK(2, 0)\n#define MTK_PPE_TB_CFG_ENTRY_80B\t\tBIT(3)\n#define MTK_PPE_TB_CFG_SEARCH_MISS\t\tGENMASK(5, 4)\n#define MTK_PPE_TB_CFG_AGE_PREBIND\t\tBIT(6)\n#define MTK_PPE_TB_CFG_AGE_NON_L4\t\tBIT(7)\n#define MTK_PPE_TB_CFG_AGE_UNBIND\t\tBIT(8)\n#define MTK_PPE_TB_CFG_AGE_TCP\t\t\tBIT(9)\n#define MTK_PPE_TB_CFG_AGE_UDP\t\t\tBIT(10)\n#define MTK_PPE_TB_CFG_AGE_TCP_FIN\t\tBIT(11)\n#define MTK_PPE_TB_CFG_KEEPALIVE\t\tGENMASK(13, 12)\n#define MTK_PPE_TB_CFG_HASH_MODE\t\tGENMASK(15, 14)\n#define MTK_PPE_TB_CFG_SCAN_MODE\t\tGENMASK(17, 16)\n#define MTK_PPE_TB_CFG_HASH_DEBUG\t\tGENMASK(19, 18)\n#define MTK_PPE_TB_CFG_INFO_SEL\t\t\tBIT(20)\n#define MTK_PPE_TB_TICK_SEL\t\t\tBIT(24)\n\n#define MTK_PPE_BIND_LMT1\t\t\t0x230\n#define MTK_PPE_NTU_KEEPALIVE\t\t\tGENMASK(23, 16)\n\n#define MTK_PPE_KEEPALIVE\t\t\t0x234\n\nenum {\n\tMTK_PPE_SCAN_MODE_DISABLED,\n\tMTK_PPE_SCAN_MODE_CHECK_AGE,\n\tMTK_PPE_SCAN_MODE_KEEPALIVE_AGE,\n};\n\nenum {\n\tMTK_PPE_KEEPALIVE_DISABLE,\n\tMTK_PPE_KEEPALIVE_UNICAST_CPU,\n\tMTK_PPE_KEEPALIVE_DUP_CPU = 3,\n};\n\nenum {\n\tMTK_PPE_SEARCH_MISS_ACTION_DROP,\n\tMTK_PPE_SEARCH_MISS_ACTION_FORWARD = 2,\n\tMTK_PPE_SEARCH_MISS_ACTION_FORWARD_BUILD = 3,\n};\n\n#define MTK_PPE_TB_BASE\t\t\t\t0x220\n\n#define MTK_PPE_TB_USED\t\t\t\t0x224\n#define MTK_PPE_TB_USED_NUM\t\t\tGENMASK(13, 0)\n\n#define MTK_PPE_BIND_RATE\t\t\t0x228\n#define MTK_PPE_BIND_RATE_BIND\t\t\tGENMASK(15, 0)\n#define MTK_PPE_BIND_RATE_PREBIND\t\tGENMASK(31, 16)\n\n#define MTK_PPE_BIND_LIMIT0\t\t\t0x22c\n#define MTK_PPE_BIND_LIMIT0_QUARTER\t\tGENMASK(13, 0)\n#define MTK_PPE_BIND_LIMIT0_HALF\t\tGENMASK(29, 16)\n\n#define MTK_PPE_BIND_LIMIT1\t\t\t0x230\n#define MTK_PPE_BIND_LIMIT1_FULL\t\tGENMASK(13, 0)\n#define MTK_PPE_BIND_LIMIT1_NON_L4\t\tGENMASK(23, 16)\n\n#define MTK_PPE_KEEPALIVE\t\t\t0x234\n#define MTK_PPE_KEEPALIVE_TIME\t\t\tGENMASK(15, 0)\n#define MTK_PPE_KEEPALIVE_TIME_TCP\t\tGENMASK(23, 16)\n#define MTK_PPE_KEEPALIVE_TIME_UDP\t\tGENMASK(31, 24)\n\n#define MTK_PPE_UNBIND_AGE\t\t\t0x238\n#define MTK_PPE_UNBIND_AGE_MIN_PACKETS\t\tGENMASK(31, 16)\n#define MTK_PPE_UNBIND_AGE_DELTA\t\tGENMASK(7, 0)\n\n#define MTK_PPE_BIND_AGE0\t\t\t0x23c\n#define MTK_PPE_BIND_AGE0_DELTA_NON_L4\t\tGENMASK(30, 16)\n#define MTK_PPE_BIND_AGE0_DELTA_UDP\t\tGENMASK(14, 0)\n\n#define MTK_PPE_BIND_AGE1\t\t\t0x240\n#define MTK_PPE_BIND_AGE1_DELTA_TCP_FIN\t\tGENMASK(30, 16)\n#define MTK_PPE_BIND_AGE1_DELTA_TCP\t\tGENMASK(14, 0)\n\n#define MTK_PPE_HASH_SEED\t\t\t0x244\n\n#define MTK_PPE_DEFAULT_CPU_PORT\t\t0x248\n#define MTK_PPE_DEFAULT_CPU_PORT_MASK(_n)\t(GENMASK(2, 0) << ((_n) * 4))\n\n#define MTK_PPE_DEFAULT_CPU_PORT1\t\t0x24c\n\n#define MTK_PPE_MTU_DROP\t\t\t0x308\n\n#define MTK_PPE_VLAN_MTU0\t\t\t0x30c\n#define MTK_PPE_VLAN_MTU0_NONE\t\t\tGENMASK(13, 0)\n#define MTK_PPE_VLAN_MTU0_1TAG\t\t\tGENMASK(29, 16)\n\n#define MTK_PPE_VLAN_MTU1\t\t\t0x310\n#define MTK_PPE_VLAN_MTU1_2TAG\t\t\tGENMASK(13, 0)\n#define MTK_PPE_VLAN_MTU1_3TAG\t\t\tGENMASK(29, 16)\n\n#define MTK_PPE_VPM_TPID\t\t\t0x318\n\n#define MTK_PPE_CACHE_CTL\t\t\t0x320\n#define MTK_PPE_CACHE_CTL_EN\t\t\tBIT(0)\n#define MTK_PPE_CACHE_CTL_LOCK_CLR\t\tBIT(4)\n#define MTK_PPE_CACHE_CTL_REQ\t\t\tBIT(8)\n#define MTK_PPE_CACHE_CTL_CLEAR\t\t\tBIT(9)\n#define MTK_PPE_CACHE_CTL_CMD\t\t\tGENMASK(13, 12)\n\n#define MTK_PPE_MIB_CFG\t\t\t\t0x334\n#define MTK_PPE_MIB_CFG_EN\t\t\tBIT(0)\n#define MTK_PPE_MIB_CFG_RD_CLR\t\t\tBIT(1)\n\n#define MTK_PPE_MIB_TB_BASE\t\t\t0x338\n\n#define MTK_PPE_MIB_SER_CR\t\t\t0x33C\n#define MTK_PPE_MIB_SER_CR_ST\t\t\tBIT(16)\n#define MTK_PPE_MIB_SER_CR_ADDR\t\t\tGENMASK(13, 0)\n\n#define MTK_PPE_MIB_SER_R0\t\t\t0x340\n#define MTK_PPE_MIB_SER_R0_BYTE_CNT_LOW\t\tGENMASK(31, 0)\n\n#define MTK_PPE_MIB_SER_R1\t\t\t0x344\n#define MTK_PPE_MIB_SER_R1_PKT_CNT_LOW\t\tGENMASK(31, 16)\n#define MTK_PPE_MIB_SER_R1_BYTE_CNT_HIGH\tGENMASK(15, 0)\n\n#define MTK_PPE_MIB_SER_R2\t\t\t0x348\n#define MTK_PPE_MIB_SER_R2_PKT_CNT_HIGH\t\tGENMASK(23, 0)\n\n#define MTK_PPE_MIB_SER_R3\t\t\t0x34c\n\n#define MTK_PPE_MIB_CACHE_CTL\t\t\t0x350\n#define MTK_PPE_MIB_CACHE_CTL_EN\t\tBIT(0)\n#define MTK_PPE_MIB_CACHE_CTL_FLUSH\t\tBIT(2)\n\n#define MTK_PPE_SBW_CTRL\t\t\t0x374\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}