// Seed: 3870999851
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input wand id_9
);
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  assign id_14 = id_14;
  integer id_15 (
      .id_0(1'h0),
      .id_1(id_5),
      .id_2(id_13)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3
    , id_18,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16
);
  assign id_5 = id_15;
  wire id_19;
  module_0(
      id_4, id_6, id_6, id_9, id_1, id_3, id_6, id_9, id_5, id_3
  );
  assign id_18 = !1'b0 + id_10;
endmodule
