#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 27 23:05:58 2017
# Process ID: 3888
# Log file: C:/Users/Administrator/Desktop/project_3-2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/project_3-2\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\Administrator\Desktop\project_3-2\project_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/project_3' since last save.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/states.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/states.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/states.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/Rom.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/Rom.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/Register.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/Register.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/opcodes.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/opcodes.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/opcodes.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/Control_unit.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/Control_unit.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/ALUctrl.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/ALUctrl.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/ALU.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/ALU.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/Datapath.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/Datapath.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/constants.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/imports/project_multi.srcs/sources_1/constants.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sim_1/imports/project_multi.srcs/sources_1/constants.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/cpu.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/cpu.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/memory.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sources_1/imports/sources_1/memory.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/constants.v: Could not find the file 'C:/Users/Administrator/Desktop/project_2/project_2.srcs/sim_1/imports/sim_1/constants.v', nor could it be found using path 'C:/Users/Administrator/project_2/project_2.srcs/sim_1/imports/sim_1/constants.v'.
Import path for source C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v: Could not find the file 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/imports/project_multi.srcs/sim_1/cpu_tb.v', nor could it be found using path 'C:/Users/Administrator/project_1/project_1.srcs/sim_1/imports/project_multi.srcs/sim_1/cpu_tb.v'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 819.820 ; gain = 70.234
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
ERROR: [VRFC 10-452] cannot open include file constants.v [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:2]
ERROR: [VRFC 10-1532] use of undefined macro WORD_SIZE [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:7]
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
ERROR: [VRFC 10-1532] use of undefined macro MEMORY_SIZE [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:15]
ERROR: [VRFC 10-1532] use of undefined macro PERIOD1 [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:22]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:22]
ERROR: [VRFC 10-1532] use of undefined macro READ_DELAY [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:25]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:25]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:36]
ERROR: [VRFC 10-1532] use of undefined macro WRITE_DELAY [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:39]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:39]
ERROR: [VRFC 10-1040] module memory ignored due to previous errors [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:4]
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
add_files -norecurse C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/constants.v
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.109 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 897.109 ; gain = 0.000
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
x
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
 215
 2 5
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
x
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
 215
 215
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 928.945 ; gain = 0.000
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
x
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
 215
 2 5
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
x
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
 215
 215
run 10 us
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
 215
 215
Test #  5-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  5-4 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x0 (Ans : 0xfffd)
 215
 215
Test #  5-5 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x0 (Ans : 0xffff)
 215
 215
Test #  5-6 has been failed!
output_port = 0x0 (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0x0 (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0x0 (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0x0 (Ans : 0x1)
 215
 215
 215
 215
 215
 215
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  7-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  7-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  8-1 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x0 (Ans : 0xfffd)
 215
run 10 us
 215
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
 215
 215
Test #  8-3 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x0 (Ans : 0xffff)
 215
 215
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
 215
 215
Test #  9-2 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x0 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x0 (Ans : 0xfffd)
 215
 215
 215
 215
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
 215
 215
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
 215
 215
 215
 215
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
 215
 215
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
 215
 2 7
 2 7
 2 8
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
 2 8
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav2.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 982.082 ; gain = 0.000
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
x
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
 215
 2 5
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
x
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
 215
 215
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav3.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.832 ; gain = 0.000
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
x
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xxxxX (Ans : 0x1)
 215
 2 5
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
x
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xxxxX (Ans : 0x3)
 215
 215
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
 215
 215
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.434 ; gain = 0.000
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
x
 215
 2 5
x
 215
 215
 215
 215
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x0 (Ans : 0x3)
 215
 215
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x0 (Ans : 0x5)
 215
 215
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
 215
 215
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
 215
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
 2 9
2
 2 6
x
 215
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1179.750 ; gain = 3.199
run 10 us
 2 6
x
 215
 2 6
x
 215
 2 6
x
 215
 2 4
x
 215
 2 4
x
 215
 2 5
x
 215
 2 5
x
 215
 2 5
x
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
run 10 us
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
run 10 us
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 215
 2 7
 2 7
 2 8
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
 2 8
 2 7
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
 2 7
 2 9
2
 215
 2 9
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
2
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
 215
 2 0
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
run 10 us
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.578 ; gain = 0.277
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1201.578 ; gain = 0.277
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-597] element index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1228.207 ; gain = 14.512
run 10 us
run 10 us
run 10 us
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
run 10 us
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav4.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-597] element index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.086 ; gain = 0.000
run 10 us
run 10 us
run 10 us
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav5.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-597] element index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.086 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1279.086 ; gain = 0.000
run 10 us
run 10 us
run 10 us
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-597] element index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1279.086 ; gain = 0.000
run 30 us
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
ERROR: [VRFC 10-1412] syntax error near B [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:83]
ERROR: [VRFC 10-1040] module Datapath ignored due to previous errors [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:3]
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-597] element index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:44]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.066 ; gain = 0.000
run 30 us
run 30 us
run 30 us
run 30 us
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:22]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:23]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:24]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:25]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:26]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:27]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:28]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:29]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:30]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:33]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:36]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:37]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:40]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:23]
ERROR: [VRFC 10-51] rom is an unknown type [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:23]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:25]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:26]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:27]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:28]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:29]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:30]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:33]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:36]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:37]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:40]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:41]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:25]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:26]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:27]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:28]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:29]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:30]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:33]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:36]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:37]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:40]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:41]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:42]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rom is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:43]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.066 ; gain = 0.000
run 30 us
run 30 us
run 30 us
run 30 us
run all
Clock # 9999
The testbench is finished. Summarizing...
Test #  1-1 : No Result
Test #  1-2 : No Result
Test #  1-3 : No Result
Test #  1-4 : No Result
Test #  2-1 : No Result
Test #  2-2 : No Result
Test #  3-1 : No Result
Test #  3-2 : No Result
Test #  3-3 : No Result
Test #  4-1 : No Result
Test #  4-2 : No Result
Test #  4-3 : No Result
Test #  5-1 : No Result
Test #  5-2 : No Result
Test #  5-3 : No Result
Test #  5-4 : No Result
Test #  5-5 : No Result
Test #  5-6 : No Result
Test #  6-1 : No Result
Test #  6-2 : No Result
Test #  6-3 : No Result
Test #  7-1 : No Result
Test #  7-2 : No Result
Test #  7-3 : No Result
Test #  8-1 : No Result
Test #  8-2 : No Result
Test #  8-3 : No Result
Test #  9-1 : No Result
Test #  9-2 : No Result
Test #  9-3 : No Result
Test # 10-1 : No Result
Test # 10-2 : No Result
Test # 10-3 : No Result
Test # 11-1 : No Result
Test # 11-2 : No Result
Test # 11-3 : No Result
Test # 12-1 : No Result
Test # 12-2 : No Result
Test # 13-1 : No Result
Test # 13-2 : No Result
Test # 14-1 : No Result
Test # 14-2 : No Result
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 0/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav1.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net output_port is not permitted [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
ERROR: [Vivado 12-2332] Received fatal error while launching XSIM application!
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Simtcl 6-30] Unable to locate simulation image at 'xsim.dir/cpu_tb_behav/xsimk.exe'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1324.656 ; gain = 0.000
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav2.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.656 ; gain = 0.000
run 30 us
run 30 us
run all
Clock # 9999
The testbench is finished. Summarizing...
Test #  1-1 : No Result
Test #  1-2 : No Result
Test #  1-3 : No Result
Test #  1-4 : No Result
Test #  2-1 : No Result
Test #  2-2 : No Result
Test #  3-1 : No Result
Test #  3-2 : No Result
Test #  3-3 : No Result
Test #  4-1 : No Result
Test #  4-2 : No Result
Test #  4-3 : No Result
Test #  5-1 : No Result
Test #  5-2 : No Result
Test #  5-3 : No Result
Test #  5-4 : No Result
Test #  5-5 : No Result
Test #  5-6 : No Result
Test #  6-1 : No Result
Test #  6-2 : No Result
Test #  6-3 : No Result
Test #  7-1 : No Result
Test #  7-2 : No Result
Test #  7-3 : No Result
Test #  8-1 : No Result
Test #  8-2 : No Result
Test #  8-3 : No Result
Test #  9-1 : No Result
Test #  9-2 : No Result
Test #  9-3 : No Result
Test # 10-1 : No Result
Test # 10-2 : No Result
Test # 10-3 : No Result
Test # 11-1 : No Result
Test # 11-2 : No Result
Test # 11-3 : No Result
Test # 12-1 : No Result
Test # 12-2 : No Result
Test # 13-1 : No Result
Test # 13-2 : No Result
Test # 14-1 : No Result
Test # 14-2 : No Result
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 0/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav3.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.672 ; gain = 4.121
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 42/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.938 ; gain = 2.652
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.938 ; gain = 2.652
run all
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 19-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-2 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-3 has been failed!
output_port = 0x2 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 :     Wrong
Test # 15-2 :     Wrong
Test # 16-1 :     Wrong
Test # 16-2 :     Wrong
Test # 17-1 :     Wrong
Test # 17-3 :     Wrong
Test # 18-1 :     Wrong
Test # 18-2 :     Wrong
Test # 18-3 :     Wrong
Test # 19-1 :     Wrong
Test # 19-2 :     Wrong
Test # 19-3 :     Wrong
Test #   20 :     Wrong
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
WARNING: Simulation object /cpu_tb/testbench_finish was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.430 ; gain = 0.000
run all
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 19-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-2 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-3 has been failed!
output_port = 0x2 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 :     Wrong
Test # 15-2 :     Wrong
Test # 16-1 :     Wrong
Test # 16-2 :     Wrong
Test # 17-1 :     Wrong
Test # 17-3 :     Wrong
Test # 18-1 :     Wrong
Test # 18-2 :     Wrong
Test # 18-3 :     Wrong
Test # 19-1 :     Wrong
Test # 19-2 :     Wrong
Test # 19-3 :     Wrong
Test #   20 :     Wrong
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.430 ; gain = 0.000
run all
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 19-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-2 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-3 has been failed!
output_port = 0x2 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 :     Wrong
Test # 15-2 :     Wrong
Test # 16-1 :     Wrong
Test # 16-2 :     Wrong
Test # 17-1 :     Wrong
Test # 17-3 :     Wrong
Test # 18-1 :     Wrong
Test # 18-2 :     Wrong
Test # 18-3 :     Wrong
Test # 19-1 :     Wrong
Test # 19-2 :     Wrong
Test # 19-3 :     Wrong
Test #   20 :     Wrong
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav1.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.430 ; gain = 0.000
run all
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 15-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x0 (Ans : 0xffff)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 16-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 17-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 17-2 has been failed!
output_port = 0x2 (Ans : 0x1)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 17-3 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-1 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 18-2 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-2 has been failed!
output_port = 0x3 (Ans : 0xffff)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 18-3 has been failed!
output_port = 0x5 (Ans : 0x1)
Test # 19-1 has been failed!
output_port = 0x2 (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-1 has been failed!
output_port = 0xfffe (Ans : 0xffff)
Test # 19-2 has been failed!
output_port = 0x3 (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-2 has been failed!
output_port = 0xfffd (Ans : 0x1)
Test # 19-3 has been failed!
output_port = 0x2 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test # 19-3 has been failed!
output_port = 0x1 (Ans : 0x8)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Test #   20 has been failed!
output_port = 0x2 (Ans : 0x22)
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 :     Wrong
Test # 15-2 :     Wrong
Test # 16-1 :     Wrong
Test # 16-2 :     Wrong
Test # 17-1 :     Wrong
Test # 17-3 :     Wrong
Test # 18-1 :     Wrong
Test # 18-2 :     Wrong
Test # 18-3 :     Wrong
Test # 19-1 :     Wrong
Test # 19-2 :     Wrong
Test # 19-3 :     Wrong
Test #   20 :     Wrong
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.430 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.070 ; gain = 4.262
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1409.070 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav2.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.156 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.156 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav3.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Zero [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:55]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1431.746 ; gain = 16.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1431.746 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 42/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1446.504 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 44/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1446.504 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 48/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1454.004 ; gain = 4.238
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 48/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
save_wave_config {C:\Users\Administrator\Desktop\project_3-2\cpu_tb_behav4.wcfg}
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj   work.cpu_tb   work.glbl"
Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav --prj C:/Users/Administrator/Desktop/project_3-2/project_3.sim/sim_1/behav/cpu_tb.prj work.cpu_tb work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ROM
Compiling module work.Control_unit
Compiling module work.ALUctrl_unit
Compiling module work.Register
Compiling module work.ALU
Compiling module work.Datapath
Compiling module work.cpu
Compiling module work.memory
Compiling module work.cpu_tb
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {cpu_tb_behav.log}"
Vivado Simulator 2013.4
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.223 ; gain = 0.590
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 48/56
$finish called at time : 1 ms : File "C:/Users/Administrator/Desktop/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 147
