// Seed: 1144812268
module module_0 (
    input  uwire id_0,
    output logic id_1
);
  assign id_1 = 1;
  logic id_3;
  assign module_1.id_4 = 0;
  wire [1 'b0 : 1 'b0] id_4;
  always @(1) id_1 <= id_3;
  always @(posedge id_4) begin : LABEL_0
    id_3 <= id_3;
  end
  assign id_4 = |id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output logic id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri   id_8,
    input  tri   id_9,
    output logic id_10,
    input  wand  id_11,
    input  wire  id_12,
    output tri1  id_13,
    output tri0  id_14
);
  id_16 :
  assert property (@(posedge -1) 1)
  else if (-1) begin : LABEL_0
    id_10 <= 1;
  end else id_16 = id_9 ^ -1;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  always for (id_17 = -1 + id_5; 1; id_4 = "") id_17 <= -1;
  logic id_18;
endmodule
