<stg><name>pqcrystals_dilithium.23</name>


<trans_list>

<trans id="127" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %a_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset)

]]></Node>
<StgValue><ssdm name="a_coeffs_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %r_offset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %r_offset)

]]></Node>
<StgValue><ssdm name="r_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="11">
<![CDATA[
:2  %zext_ln810_2 = zext i11 %r_offset_read to i12

]]></Node>
<StgValue><ssdm name="zext_ln810_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln804 = zext i7 %i_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln804"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln804 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln804, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="7">
<![CDATA[
:0  %trunc_ln805 = trunc i7 %i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln805"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="6" op_3_bw="2">
<![CDATA[
:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %a_coeffs_offset_read, i6 %trunc_ln805, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln805 = zext i11 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln805"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_coeffs_addr = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln805

]]></Node>
<StgValue><ssdm name="a_coeffs_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:5  %a_coeffs_load = load i32* %a_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln804" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln838"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:5  %a_coeffs_load = load i32* %a_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln805 = sub nsw i32 131072, %a_coeffs_load

]]></Node>
<StgValue><ssdm name="sub_ln805"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
:25  %trunc_ln810 = trunc i32 %sub_ln805 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln810"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:26  %shl_ln6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln805, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="9">
<![CDATA[
:27  %zext_ln810 = zext i9 %shl_ln6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln810"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28  %add_ln810 = add i10 %zext_ln810, %zext_ln804

]]></Node>
<StgValue><ssdm name="add_ln810"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="10">
<![CDATA[
:29  %zext_ln810_1 = zext i10 %add_ln810 to i12

]]></Node>
<StgValue><ssdm name="zext_ln810_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30  %add_ln810_1 = add i12 %zext_ln810_1, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln810_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
:31  %zext_ln810_3 = zext i12 %add_ln810_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln810_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln810_3

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:33  store i8 %trunc_ln810, i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln810"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:1  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln805, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %or_ln806 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln806"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:8  %tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln806)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln806 = zext i11 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln806"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_coeffs_addr_1 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln806

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
:11  %a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:35  %add_ln811 = add i10 1, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln811"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="10">
<![CDATA[
:36  %zext_ln811 = zext i10 %add_ln811 to i12

]]></Node>
<StgValue><ssdm name="zext_ln811"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37  %add_ln811_1 = add i12 %zext_ln811, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln811_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
:38  %zext_ln811_1 = zext i12 %add_ln811_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln811_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln811_1

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:40  store i8 %trunc_ln, i8* %r_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln811"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
:11  %a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %sub_ln806 = sub nsw i32 131072, %a_coeffs_load_1

]]></Node>
<StgValue><ssdm name="sub_ln806"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:42  %add_ln812 = add i10 2, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln812"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="10">
<![CDATA[
:43  %zext_ln812 = zext i10 %add_ln812 to i12

]]></Node>
<StgValue><ssdm name="zext_ln812"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:44  %add_ln812_1 = add i12 %zext_ln812, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln812_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
:45  %zext_ln812_1 = zext i12 %add_ln812_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln812_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln812_1

]]></Node>
<StgValue><ssdm name="r_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32">
<![CDATA[
:47  %trunc_ln813 = trunc i32 %sub_ln806 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:48  %shl_ln7 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln813, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %or_ln813 = or i8 %shl_ln7, %trunc_ln1

]]></Node>
<StgValue><ssdm name="or_ln813"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:50  store i8 %or_ln813, i8* %r_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln813"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %or_ln807 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln807"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:14  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln807)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="11">
<![CDATA[
:15  %zext_ln807 = zext i11 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln807"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_coeffs_addr_2 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln807

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
:17  %a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:52  %add_ln814 = add i10 3, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln814"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="10">
<![CDATA[
:53  %zext_ln814 = zext i10 %add_ln814 to i12

]]></Node>
<StgValue><ssdm name="zext_ln814"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:54  %add_ln814_1 = add i12 %zext_ln814, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln814_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
:55  %zext_ln814_1 = zext i12 %add_ln814_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln814_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %r_addr_3 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln814_1

]]></Node>
<StgValue><ssdm name="r_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:57  store i8 %trunc_ln2, i8* %r_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln814"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="10">
<![CDATA[
:17  %a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_2"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sub_ln807 = sub nsw i32 131072, %a_coeffs_load_2

]]></Node>
<StgValue><ssdm name="sub_ln807"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:59  %add_ln815 = add i10 4, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln815"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="10">
<![CDATA[
:60  %zext_ln815 = zext i10 %add_ln815 to i12

]]></Node>
<StgValue><ssdm name="zext_ln815"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:61  %add_ln815_1 = add i12 %zext_ln815, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln815_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
:62  %zext_ln815_1 = zext i12 %add_ln815_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln815_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %r_addr_4 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln815_1

]]></Node>
<StgValue><ssdm name="r_addr_4"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32">
<![CDATA[
:64  %trunc_ln816 = trunc i32 %sub_ln807 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln816"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:65  %shl_ln8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln816, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:66  %or_ln816 = or i8 %shl_ln8, %trunc_ln3

]]></Node>
<StgValue><ssdm name="or_ln816"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:67  store i8 %or_ln816, i8* %r_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln816"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %or_ln808 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln808"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:20  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln808)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="11">
<![CDATA[
:21  %zext_ln808 = zext i11 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln808"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_coeffs_addr_3 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln808

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:23  %a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:69  %add_ln817 = add i10 5, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln817"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="10">
<![CDATA[
:70  %zext_ln817 = zext i10 %add_ln817 to i12

]]></Node>
<StgValue><ssdm name="zext_ln817"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:71  %add_ln817_1 = add i12 %zext_ln817, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln817_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
:72  %zext_ln817_1 = zext i12 %add_ln817_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln817_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %r_addr_5 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln817_1

]]></Node>
<StgValue><ssdm name="r_addr_5"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:74  store i8 %trunc_ln4, i8* %r_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln817"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:23  %a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_coeffs_load_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %sub_ln808 = sub nsw i32 131072, %a_coeffs_load_3

]]></Node>
<StgValue><ssdm name="sub_ln808"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:76  %add_ln818 = add i10 6, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln818"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="10">
<![CDATA[
:77  %zext_ln818 = zext i10 %add_ln818 to i12

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:78  %add_ln818_1 = add i12 %zext_ln818, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln818_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
:79  %zext_ln818_1 = zext i12 %add_ln818_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %r_addr_6 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln818_1

]]></Node>
<StgValue><ssdm name="r_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="32">
<![CDATA[
:81  %trunc_ln819 = trunc i32 %sub_ln808 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln819"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:82  %shl_ln9 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln819, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %or_ln819 = or i8 %shl_ln9, %trunc_ln5

]]></Node>
<StgValue><ssdm name="or_ln819"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:84  store i8 %or_ln819, i8* %r_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln819"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:92  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:86  %add_ln820 = add i10 7, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln820"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="10">
<![CDATA[
:87  %zext_ln820 = zext i10 %add_ln820 to i12

]]></Node>
<StgValue><ssdm name="zext_ln820"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:88  %add_ln820_1 = add i12 %zext_ln820, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln820_1"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
:89  %zext_ln820_1 = zext i12 %add_ln820_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln820_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %r_addr_7 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln820_1

]]></Node>
<StgValue><ssdm name="r_addr_7"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:91  store i8 %trunc_ln6, i8* %r_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln820"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:93  %add_ln821 = add i10 8, %add_ln810

]]></Node>
<StgValue><ssdm name="add_ln821"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="10">
<![CDATA[
:94  %zext_ln821 = zext i10 %add_ln821 to i12

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:95  %add_ln821_1 = add i12 %zext_ln821, %zext_ln810_2

]]></Node>
<StgValue><ssdm name="add_ln821_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
:96  %zext_ln821_1 = zext i12 %add_ln821_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %r_addr_8 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln821_1

]]></Node>
<StgValue><ssdm name="r_addr_8"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="13" op_2_bw="0">
<![CDATA[
:98  store i8 %trunc_ln7, i8* %r_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:99  br label %1

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
