

================================================================
== Vitis HLS Report for 'mul_1_2_8_9_128_s'
================================================================
* Date:           Thu Apr 28 15:57:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     2368|     4672|  7.885 us|  15.558 us|  2368|  4672|     none|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_last_swap_8_s_fu_288      |last_swap_8_s   |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |swap_2_first_swap_8_s_fu_295  |first_swap_8_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- num_its1_loop  |     2367|     4671|  263 ~ 519|          -|          -|         9|        no|
        | + mult_loop     |      260|      516|          9|          4|          1|  64 ~ 128|       yes|
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      241|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        2|       51|    -|
|Memory               |        0|     -|       24|       26|    -|
|Multiplexer          |        -|     -|        -|      364|    -|
|Register             |        -|     -|      432|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      458|      682|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+---+----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------+---------+----+---+----+-----+
    |swap_2_first_swap_8_s_fu_295  |first_swap_8_s      |        0|   0|  0|  27|    0|
    |grp_last_swap_8_s_fu_288      |last_swap_8_s       |        0|   0|  2|  24|    0|
    |mul_8ns_8ns_16_1_1_U22        |mul_8ns_8ns_16_1_1  |        0|   1|  0|   0|    0|
    +------------------------------+--------------------+---------+----+---+----+-----+
    |Total                         |                    |        0|   1|  2|  51|    0|
    +------------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |xs_V_U  |mul_1_2_8_9_128_s_xs_V  |        0|   8|   9|    0|     2|    8|     1|           16|
    |ys_V_U  |mul_1_2_8_9_128_s_ys_V  |        0|  16|  17|    0|     2|   16|     1|           32|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                        |        0|  24|  26|    0|     4|   24|     2|           48|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |free_slots_3_fu_405_p2             |         +|   0|  0|  39|          32|           1|
    |num_reads_2_fu_342_p2              |         +|   0|  0|  39|          32|           1|
    |p_1_fu_302_p2                      |         +|   0|  0|  12|           4|           1|
    |and_ln247_fu_418_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_215                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_583                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_595                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_308_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln216_fu_318_p2               |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln225_fu_348_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln233_fu_399_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln241_fu_412_p2               |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln247_fu_365_p2               |      icmp|   0|  0|  20|          32|           8|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_385                   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op88_call_state10     |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op89_call_state11     |        or|   0|  0|   2|           1|           1|
    |or_ln233_fu_375_p2                 |        or|   0|  0|   8|           8|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln213_fu_423_p2                |       xor|   0|  0|   2|           2|           1|
    |xor_ln225_fu_354_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 241|         258|          48|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  43|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_cmp51167_phi_fu_268_p4          |  14|          3|    1|          3|
    |ap_phi_mux_free_slots_phi_fu_184_p4        |   9|          2|   32|         64|
    |ap_phi_mux_num_reads_phi_fu_208_p4         |   9|          2|   32|         64|
    |ap_phi_mux_phi_ln213_phi_fu_196_p4         |   9|          2|    1|          2|
    |ap_phi_mux_swap_phi_fu_220_p4              |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_free_slots_1_reg_228  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_num_reads_1_reg_241   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_swap_1_reg_253        |   9|          2|   32|         64|
    |free_slots_2165_reg_276                    |  14|          3|   32|         96|
    |free_slots_reg_180                         |   9|          2|   32|         64|
    |in_w_V_V_blk_n                             |   9|          2|    1|          2|
    |in_x_V_V_blk_n                             |   9|          2|    1|          2|
    |num_reads_reg_204                          |   9|          2|   32|         64|
    |out_V_V_blk_n                              |   9|          2|    1|          2|
    |p_reg_169                                  |   9|          2|    4|          8|
    |phi_ln213_reg_192                          |   9|          2|    1|          2|
    |real_start                                 |   9|          2|    1|          2|
    |swap_reg_216                               |   9|          2|   32|         64|
    |xs_V_address0                              |  14|          3|    1|          3|
    |xs_V_address1                              |  14|          3|    1|          3|
    |xs_V_ce0                                   |  14|          3|    1|          3|
    |xs_V_ce1                                   |  14|          3|    1|          3|
    |xs_V_we0                                   |   9|          2|    1|          2|
    |xs_V_we1                                   |   9|          2|    1|          2|
    |ys_V_address0                              |  20|          4|    1|          4|
    |ys_V_ce0                                   |  14|          3|    1|          3|
    |ys_V_ce1                                   |   9|          2|    1|          2|
    |ys_V_d0                                    |  14|          3|   16|         48|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 364|         78|  359|        780|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_free_slots_1_reg_228  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_num_reads_1_reg_241   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_swap_1_reg_253        |  32|   0|   32|          0|
    |free_slots_1_reg_228                       |  32|   0|   32|          0|
    |free_slots_2165_reg_276                    |  32|   0|   32|          0|
    |free_slots_reg_180                         |  32|   0|   32|          0|
    |grp_last_swap_8_s_fu_288_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln216_reg_483                         |   1|   0|    1|          0|
    |icmp_ln225_reg_507                         |   1|   0|    1|          0|
    |icmp_ln233_reg_526                         |   1|   0|    1|          0|
    |icmp_ln233_reg_526_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln241_reg_530                         |   1|   0|    1|          0|
    |icmp_ln241_reg_530_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln247_reg_516                         |   1|   0|    1|          0|
    |num_reads_1_reg_241                        |  32|   0|   32|          0|
    |num_reads_reg_204                          |  32|   0|   32|          0|
    |op1_V_1_reg_521                            |   8|   0|    8|          0|
    |p_1_reg_469                                |   4|   0|    4|          0|
    |p_reg_169                                  |   4|   0|    4|          0|
    |phi_ln213_reg_192                          |   1|   0|    1|          0|
    |phi_ln213_reg_192_pp0_iter1_reg            |   1|   0|    1|          0|
    |ret_reg_539                                |  16|   0|   16|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |swap_1_reg_253                             |  32|   0|   32|          0|
    |swap_1_reg_253_pp0_iter1_reg               |  32|   0|   32|          0|
    |swap_2_first_swap_8_s_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |swap_reg_216                               |  32|   0|   32|          0|
    |x_V_0_reg_487                              |   8|   0|    8|          0|
    |x_V_1_reg_492                              |   8|   0|    8|          0|
    |xor_ln213_reg_534                          |   1|   0|    1|          0|
    |zext_ln213_reg_478                         |   8|   0|   16|          8|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 432|   0|  440|          8|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|in_w_V_V_dout     |   in|    8|     ap_fifo|              in_w_V_V|       pointer|
|in_w_V_V_empty_n  |   in|    1|     ap_fifo|              in_w_V_V|       pointer|
|in_w_V_V_read     |  out|    1|     ap_fifo|              in_w_V_V|       pointer|
|in_x_V_V_dout     |   in|   16|     ap_fifo|              in_x_V_V|       pointer|
|in_x_V_V_empty_n  |   in|    1|     ap_fifo|              in_x_V_V|       pointer|
|in_x_V_V_read     |  out|    1|     ap_fifo|              in_x_V_V|       pointer|
|out_V_V_din       |  out|   32|     ap_fifo|               out_V_V|       pointer|
|out_V_V_full_n    |   in|    1|     ap_fifo|               out_V_V|       pointer|
|out_V_V_write     |  out|    1|     ap_fifo|               out_V_V|       pointer|
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_x_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_w_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%xs_V = alloca i64 1" [prueba_booth/src/premults.cpp:191]   --->   Operation 16 'alloca' 'xs_V' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (0.68ns)   --->   "%ys_V = alloca i64 1" [prueba_booth/src/premults.cpp:192]   --->   Operation 17 'alloca' 'ys_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xs_V_addr = getelementptr i8 %xs_V, i64 0, i64 1"   --->   Operation 18 'getelementptr' 'xs_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ys_V_addr = getelementptr i16 %ys_V, i64 0, i64 0"   --->   Operation 19 'getelementptr' 'ys_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ys_V_addr_1 = getelementptr i16 %ys_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'ys_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln176 = br void %arrayctor.loop" [prueba_booth/src/premults.cpp:176]   --->   Operation 21 'br' 'br_ln176' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p = phi i4 0, void, i4 %p_1, void"   --->   Operation 22 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%p_1 = add i4 %p, i4 1" [prueba_booth/src/premults.cpp:176]   --->   Operation 23 'add' 'p_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.65ns)   --->   "%icmp_ln176 = icmp_eq  i4 %p, i4 9" [prueba_booth/src/premults.cpp:176]   --->   Operation 24 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %arrayctor.loop.split, void" [prueba_booth/src/premults.cpp:176]   --->   Operation 26 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [prueba_booth/src/premults.cpp:189]   --->   Operation 27 'specloopname' 'specloopname_ln189' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%px_w_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_w_V_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'px_w_V' <Predicate = (!icmp_ln176)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %px_w_V" [prueba_booth/src/premults.cpp:213]   --->   Operation 29 'zext' 'zext_ln213' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln213 = br void" [prueba_booth/src/premults.cpp:213]   --->   Operation 30 'br' 'br_ln213' <Predicate = (!icmp_ln176)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln252 = ret" [prueba_booth/src/premults.cpp:252]   --->   Operation 31 'ret' 'ret_ln252' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%free_slots = phi i32 2, void %arrayctor.loop.split, i32 %free_slots_2165, void %._crit_edge2" [prueba_booth/src/premults.cpp:238]   --->   Operation 32 'phi' 'free_slots' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln213 = phi i1 1, void %arrayctor.loop.split, i1 %xor_ln213, void %._crit_edge2" [prueba_booth/src/premults.cpp:213]   --->   Operation 33 'phi' 'phi_ln213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %phi_ln213, void, void" [prueba_booth/src/premults.cpp:213]   --->   Operation 34 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln216 = icmp_eq  i32 %free_slots, i32 2" [prueba_booth/src/premults.cpp:216]   --->   Operation 35 'icmp' 'icmp_ln216' <Predicate = (phi_ln213)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.21ns)   --->   "%px_in_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_x_V_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'px_in_V' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_V_0 = trunc i16 %px_in_V"   --->   Operation 37 'trunc' 'x_V_0' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%x_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %px_in_V, i32 8, i32 15"   --->   Operation 38 'partselect' 'x_V_1' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%num_reads = phi i32 0, void %arrayctor.loop.split, i32 %num_reads_1, void %._crit_edge2"   --->   Operation 39 'phi' 'num_reads' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%swap = phi i32 0, void %arrayctor.loop.split, i32 %swap_1, void %._crit_edge2"   --->   Operation 40 'phi' 'swap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [prueba_booth/src/premults.cpp:216]   --->   Operation 41 'specpipeline' 'specpipeline_ln216' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln216 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 128, i64 96" [prueba_booth/src/premults.cpp:216]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln216' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [prueba_booth/src/premults.cpp:216]   --->   Operation 43 'specloopname' 'specloopname_ln216' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %0, void" [prueba_booth/src/premults.cpp:216]   --->   Operation 44 'br' 'br_ln216' <Predicate = (phi_ln213)> <Delay = 0.38>
ST_4 : Operation 45 [1/1] (1.55ns)   --->   "%swap_2 = call i1 @first_swap<8>, i8 %x_V_0, i8 %x_V_1, i8 %xs_V" [prueba_booth/src/premults.cpp:220]   --->   Operation 45 'call' 'swap_2' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i1 %swap_2" [prueba_booth/src/premults.cpp:200]   --->   Operation 46 'zext' 'zext_ln200' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.88ns)   --->   "%num_reads_2 = add i32 %num_reads, i32 1" [prueba_booth/src/premults.cpp:222]   --->   Operation 47 'add' 'num_reads_2' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln223 = br void %0" [prueba_booth/src/premults.cpp:223]   --->   Operation 48 'br' 'br_ln223' <Predicate = (phi_ln213 & icmp_ln216)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%free_slots_1 = phi i32 0, void, i32 %free_slots, void"   --->   Operation 49 'phi' 'free_slots_1' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%num_reads_1 = phi i32 %num_reads_2, void, i32 %num_reads, void"   --->   Operation 50 'phi' 'num_reads_1' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%swap_1 = phi i32 %zext_ln200, void, i32 %swap, void"   --->   Operation 51 'phi' 'swap_1' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln225 = icmp_eq  i32 %free_slots_1, i32 0" [prueba_booth/src/premults.cpp:225]   --->   Operation 52 'icmp' 'icmp_ln225' <Predicate = (phi_ln213)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/2] (0.66ns)   --->   "%op1_V = load i1 %xs_V_addr" [prueba_booth/src/premults.cpp:226]   --->   Operation 53 'load' 'op1_V' <Predicate = (phi_ln213)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln225 = xor i1 %icmp_ln225, i1 1" [prueba_booth/src/premults.cpp:225]   --->   Operation 54 'xor' 'xor_ln225' <Predicate = (phi_ln213)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%select_ln225_cast = zext i1 %xor_ln225" [prueba_booth/src/premults.cpp:225]   --->   Operation 55 'zext' 'select_ln225_cast' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%xs_V_addr_1 = getelementptr i8 %xs_V, i64 0, i64 %select_ln225_cast" [prueba_booth/src/premults.cpp:225]   --->   Operation 56 'getelementptr' 'xs_V_addr_1' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (0.66ns)   --->   "%op1_V_1 = load i1 %xs_V_addr_1" [prueba_booth/src/premults.cpp:225]   --->   Operation 57 'load' 'op1_V_1' <Predicate = (phi_ln213)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln225, void, void" [prueba_booth/src/premults.cpp:230]   --->   Operation 58 'br' 'br_ln230' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln247 = icmp_eq  i32 %num_reads_1, i32 128" [prueba_booth/src/premults.cpp:247]   --->   Operation 59 'icmp' 'icmp_ln247' <Predicate = (phi_ln213)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 60 [1/2] (0.66ns)   --->   "%op1_V = load i1 %xs_V_addr" [prueba_booth/src/premults.cpp:226]   --->   Operation 60 'load' 'op1_V' <Predicate = (phi_ln213)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 61 [1/2] (0.66ns)   --->   "%op1_V_1 = load i1 %xs_V_addr_1" [prueba_booth/src/premults.cpp:225]   --->   Operation 61 'load' 'op1_V_1' <Predicate = (phi_ln213)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln233)   --->   "%trunc_ln233 = trunc i32 %free_slots_1" [prueba_booth/src/premults.cpp:233]   --->   Operation 62 'trunc' 'trunc_ln233' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln233)   --->   "%or_ln233 = or i8 %op1_V, i8 %trunc_ln233" [prueba_booth/src/premults.cpp:233]   --->   Operation 63 'or' 'or_ln233' <Predicate = (phi_ln213)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln233)   --->   "%tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %free_slots_1, i32 8, i32 31" [prueba_booth/src/premults.cpp:233]   --->   Operation 64 'partselect' 'tmp_2' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln233)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2, i8 %or_ln233" [prueba_booth/src/premults.cpp:233]   --->   Operation 65 'bitconcatenate' 'or_ln' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln233 = icmp_eq  i32 %or_ln, i32 0" [prueba_booth/src/premults.cpp:233]   --->   Operation 66 'icmp' 'icmp_ln233' <Predicate = (phi_ln213)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void, void %.thread" [prueba_booth/src/premults.cpp:233]   --->   Operation 67 'br' 'br_ln233' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.88ns)   --->   "%free_slots_3 = add i32 %free_slots_1, i32 1" [prueba_booth/src/premults.cpp:238]   --->   Operation 68 'add' 'free_slots_3' <Predicate = (phi_ln213 & !icmp_ln233)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln241 = icmp_eq  i32 %free_slots_3, i32 2" [prueba_booth/src/premults.cpp:241]   --->   Operation 69 'icmp' 'icmp_ln241' <Predicate = (phi_ln213 & !icmp_ln233)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %._crit_edge2, void %._crit_edge1" [prueba_booth/src/premults.cpp:241]   --->   Operation 70 'br' 'br_ln241' <Predicate = (phi_ln213 & !icmp_ln233)> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln246 = br void %._crit_edge2" [prueba_booth/src/premults.cpp:246]   --->   Operation 71 'br' 'br_ln246' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 0.38>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln213)   --->   "%cmp51167 = phi i1 1, void %._crit_edge1, i1 0, void"   --->   Operation 72 'phi' 'cmp51167' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%free_slots_2165 = phi i32 2, void %._crit_edge1, i32 %free_slots_3, void"   --->   Operation 73 'phi' 'free_slots_2165' <Predicate = (phi_ln213)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln213)   --->   "%and_ln247 = and i1 %icmp_ln247, i1 %cmp51167" [prueba_booth/src/premults.cpp:247]   --->   Operation 74 'and' 'and_ln247' <Predicate = (phi_ln213)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln213 = xor i1 %and_ln247, i1 1" [prueba_booth/src/premults.cpp:213]   --->   Operation 75 'xor' 'xor_ln213' <Predicate = (phi_ln213)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [prueba_booth/src/premults.cpp:213]   --->   Operation 76 'br' 'br_ln213' <Predicate = (phi_ln213)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.77>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [prueba_booth/src/premults.cpp:225]   --->   Operation 77 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %op1_V_1"   --->   Operation 78 'zext' 'zext_ln1345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.77ns)   --->   "%ret = mul i16 %zext_ln1345, i16 %zext_ln213"   --->   Operation 79 'mul' 'ret' <Predicate = true> <Delay = 1.77> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln1345 = specfucore void @_ssdm_op_SpecFUCore, i16 %ret, i64 12, i64 3, i64 18446744073709551615"   --->   Operation 80 'specfucore' 'specfucore_ln1345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin" [prueba_booth/src/premults.cpp:228]   --->   Operation 81 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 82 [1/1] (0.68ns)   --->   "%store_ln231 = store i16 %ret, i1 %ys_V_addr_1" [prueba_booth/src/premults.cpp:231]   --->   Operation 82 'store' 'store_ln231' <Predicate = (!icmp_ln225)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.68ns)   --->   "%store_ln230 = store i16 %ret, i1 %ys_V_addr" [prueba_booth/src/premults.cpp:230]   --->   Operation 84 'store' 'store_ln230' <Predicate = (icmp_ln225)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln230 = br void" [prueba_booth/src/premults.cpp:230]   --->   Operation 85 'br' 'br_ln230' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 86 [1/1] (0.68ns)   --->   "%store_ln235 = store i16 0, i1 %ys_V_addr_1" [prueba_booth/src/premults.cpp:235]   --->   Operation 86 'store' 'store_ln235' <Predicate = (icmp_ln233)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln241 = br void %._crit_edge1" [prueba_booth/src/premults.cpp:241]   --->   Operation 87 'br' 'br_ln241' <Predicate = (icmp_ln233)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.66>
ST_10 : Operation 88 [2/2] (1.66ns)   --->   "%call_ret = call i32 @last_swap<8>, i32 %swap_1, i16 %ys_V" [prueba_booth/src/premults.cpp:242]   --->   Operation 88 'call' 'call_ret' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 89 [1/2] (0.68ns)   --->   "%call_ret = call i32 @last_swap<8>, i32 %swap_1, i16 %ys_V" [prueba_booth/src/premults.cpp:242]   --->   Operation 89 'call' 'call_ret' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 0.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%yf_V_0 = extractvalue i32 %call_ret" [prueba_booth/src/premults.cpp:242]   --->   Operation 90 'extractvalue' 'yf_V_0' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%yf_V_1 = extractvalue i32 %call_ret" [prueba_booth/src/premults.cpp:242]   --->   Operation 91 'extractvalue' 'yf_V_1' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %yf_V_1, i16 %yf_V_0"   --->   Operation 92 'bitconcatenate' 'p_Result_s' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_V_V, i32 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (phi_ln213 & icmp_ln241) | (phi_ln213 & icmp_ln233)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_w_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_x_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
xs_V                    (alloca           ) [ 0011111111111]
ys_V                    (alloca           ) [ 0011111111111]
xs_V_addr               (getelementptr    ) [ 0011111111111]
ys_V_addr               (getelementptr    ) [ 0011111111111]
ys_V_addr_1             (getelementptr    ) [ 0011111111111]
br_ln176                (br               ) [ 0111111111111]
p                       (phi              ) [ 0010000000000]
p_1                     (add              ) [ 0111111111111]
icmp_ln176              (icmp             ) [ 0011111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln176                (br               ) [ 0000000000000]
specloopname_ln189      (specloopname     ) [ 0000000000000]
px_w_V                  (read             ) [ 0000000000000]
zext_ln213              (zext             ) [ 0001111111110]
br_ln213                (br               ) [ 0011111111111]
ret_ln252               (ret              ) [ 0000000000000]
free_slots              (phi              ) [ 0001111111110]
phi_ln213               (phi              ) [ 0001111111110]
br_ln213                (br               ) [ 0000000000000]
icmp_ln216              (icmp             ) [ 0011111111111]
px_in_V                 (read             ) [ 0000000000000]
x_V_0                   (trunc            ) [ 0000100000000]
x_V_1                   (partselect       ) [ 0000100000000]
num_reads               (phi              ) [ 0001111111110]
swap                    (phi              ) [ 0001111111110]
specpipeline_ln216      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln216 (speclooptripcount) [ 0000000000000]
specloopname_ln216      (specloopname     ) [ 0000000000000]
br_ln216                (br               ) [ 0011111111111]
swap_2                  (call             ) [ 0000000000000]
zext_ln200              (zext             ) [ 0011111111111]
num_reads_2             (add              ) [ 0011111111111]
br_ln223                (br               ) [ 0011111111111]
free_slots_1            (phi              ) [ 0000011000000]
num_reads_1             (phi              ) [ 0011111111111]
swap_1                  (phi              ) [ 0011111111111]
icmp_ln225              (icmp             ) [ 0001101110000]
xor_ln225               (xor              ) [ 0000000000000]
select_ln225_cast       (zext             ) [ 0000000000000]
xs_V_addr_1             (getelementptr    ) [ 0000001000000]
br_ln230                (br               ) [ 0000000000000]
icmp_ln247              (icmp             ) [ 0000001000000]
op1_V                   (load             ) [ 0000000000000]
op1_V_1                 (load             ) [ 0001000100000]
trunc_ln233             (trunc            ) [ 0000000000000]
or_ln233                (or               ) [ 0000000000000]
tmp_2                   (partselect       ) [ 0000000000000]
or_ln                   (bitconcatenate   ) [ 0000000000000]
icmp_ln233              (icmp             ) [ 0011111111111]
br_ln233                (br               ) [ 0000000000000]
free_slots_3            (add              ) [ 0000000000000]
icmp_ln241              (icmp             ) [ 0011111111111]
br_ln241                (br               ) [ 0000000000000]
br_ln246                (br               ) [ 0000000000000]
cmp51167                (phi              ) [ 0000000000000]
free_slots_2165         (phi              ) [ 0011111111111]
and_ln247               (and              ) [ 0000000000000]
xor_ln213               (xor              ) [ 0011111111111]
br_ln213                (br               ) [ 0011111111111]
rbegin                  (specregionbegin  ) [ 0000000000000]
zext_ln1345             (zext             ) [ 0000000000000]
ret                     (mul              ) [ 0000100010000]
specfucore_ln1345       (specfucore       ) [ 0000000000000]
rend                    (specregionend    ) [ 0000000000000]
store_ln231             (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
store_ln230             (store            ) [ 0000000000000]
br_ln230                (br               ) [ 0000000000000]
store_ln235             (store            ) [ 0000000000000]
br_ln241                (br               ) [ 0000000000000]
call_ret                (call             ) [ 0000000000000]
yf_V_0                  (extractvalue     ) [ 0000000000000]
yf_V_1                  (extractvalue     ) [ 0000000000000]
p_Result_s              (bitconcatenate   ) [ 0000000000000]
write_ln174             (write            ) [ 0000000000000]
br_ln0                  (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_w_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_w_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_x_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_x_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_swap<8>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_swap<8>"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="xs_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xs_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ys_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ys_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="px_w_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="px_w_V/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="px_in_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="px_in_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln174_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="xs_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xs_V_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="ys_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ys_V_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ys_V_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ys_V_addr_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="4"/>
<pin id="152" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="1"/>
<pin id="155" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="op1_V/5 op1_V_1/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xs_V_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xs_V_addr_1/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="7"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/8 store_ln230/8 store_ln235/9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="free_slots_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="free_slots (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="free_slots_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="free_slots/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_ln213_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln213 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_ln213_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln213/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="num_reads_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_reads (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="num_reads_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="2"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_reads/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="swap_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="swap (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="swap_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="swap/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="free_slots_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="free_slots_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="free_slots_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="2"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="free_slots_1/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="num_reads_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_reads_1 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="num_reads_1_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_reads_1/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="swap_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="swap_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="swap_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="swap_1/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="cmp51167_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp51167 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="cmp51167_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmp51167/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="free_slots_2165_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="free_slots_2165 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="free_slots_2165_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="free_slots_2165/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_last_swap_8_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="5"/>
<pin id="291" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="swap_2_first_swap_8_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="1"/>
<pin id="298" dir="0" index="2" bw="8" slack="1"/>
<pin id="299" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="swap_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln176_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln213_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln216_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="x_V_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_V_0/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="x_V_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_V_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln200_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="num_reads_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_reads_2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln225_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln225_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln225/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln225_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln225_cast/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln247_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln233_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln233_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln233/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="24" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln233_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="free_slots_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="free_slots_3/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln241_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln247_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln247/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln213_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln213/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln1345_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="ret_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="5"/>
<pin id="435" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="yf_V_0_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="yf_V_0/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="yf_V_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="yf_V_1/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="0"/>
<pin id="448" dir="0" index="2" bw="16" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="454" class="1005" name="xs_V_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="4"/>
<pin id="456" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="xs_V_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="ys_V_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="7"/>
<pin id="461" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="ys_V_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="ys_V_addr_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="7"/>
<pin id="466" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="ys_V_addr_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln176_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="478" class="1005" name="zext_ln213_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="5"/>
<pin id="480" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln213 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln216_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="487" class="1005" name="x_V_0_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_V_0 "/>
</bind>
</comp>

<comp id="492" class="1005" name="x_V_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_V_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="zext_ln200_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln200 "/>
</bind>
</comp>

<comp id="502" class="1005" name="num_reads_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_reads_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln225_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="3"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln225 "/>
</bind>
</comp>

<comp id="511" class="1005" name="xs_V_addr_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_V_addr_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln247_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln247 "/>
</bind>
</comp>

<comp id="521" class="1005" name="op1_V_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="op1_V_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln233_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln233 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln241_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="534" class="1005" name="xor_ln213_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln213 "/>
</bind>
</comp>

<comp id="539" class="1005" name="ret_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="94" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="96" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="100" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="100" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="180" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="251"><net_src comp="204" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="263"><net_src comp="216" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="293"><net_src comp="90" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="253" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="173" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="173" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="104" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="184" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="110" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="110" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="295" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="208" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="232" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="369"><net_src comp="245" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="228" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="147" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="228" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="381" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="375" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="10" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="228" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="268" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="288" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="288" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="92" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="457"><net_src comp="123" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="462"><net_src comp="131" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="467"><net_src comp="139" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="472"><net_src comp="302" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="477"><net_src comp="308" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="314" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="486"><net_src comp="318" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="324" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="495"><net_src comp="328" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="500"><net_src comp="338" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="505"><net_src comp="342" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="510"><net_src comp="348" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="156" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="519"><net_src comp="365" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="524"><net_src comp="147" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="529"><net_src comp="399" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="412" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="423" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="542"><net_src comp="432" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="163" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {11 }
 - Input state : 
	Port: mul<1, 2, 8, 9, 128> : in_w_V_V | {2 }
	Port: mul<1, 2, 8, 9, 128> : in_x_V_V | {3 }
  - Chain level:
	State 1
		xs_V_addr : 1
		ys_V_addr : 1
		ys_V_addr_1 : 1
	State 2
		p_1 : 1
		icmp_ln176 : 1
		br_ln176 : 2
	State 3
		br_ln213 : 1
		icmp_ln216 : 1
	State 4
		zext_ln200 : 1
		num_reads_2 : 1
	State 5
		icmp_ln225 : 1
		xor_ln225 : 2
		select_ln225_cast : 2
		xs_V_addr_1 : 3
		op1_V_1 : 4
		br_ln230 : 2
		icmp_ln247 : 1
	State 6
		or_ln233 : 1
		or_ln : 1
		icmp_ln233 : 2
		br_ln233 : 3
		icmp_ln241 : 1
		br_ln241 : 2
		cmp51167 : 3
		free_slots_2165 : 3
		and_ln247 : 4
		xor_ln213 : 4
	State 7
		ret : 1
		specfucore_ln1345 : 2
		rend : 1
	State 8
	State 9
	State 10
	State 11
		yf_V_0 : 1
		yf_V_1 : 1
		p_Result_s : 2
		write_ln174 : 3
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       icmp_ln176_fu_308      |    0    |    0    |    0    |    9    |
|          |       icmp_ln216_fu_318      |    0    |    0    |    0    |    20   |
|   icmp   |       icmp_ln225_fu_348      |    0    |    0    |    0    |    20   |
|          |       icmp_ln247_fu_365      |    0    |    0    |    0    |    20   |
|          |       icmp_ln233_fu_399      |    0    |    0    |    0    |    20   |
|          |       icmp_ln241_fu_412      |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|          |          p_1_fu_302          |    0    |    0    |    0    |    12   |
|    add   |      num_reads_2_fu_342      |    0    |    0    |    0    |    39   |
|          |      free_slots_3_fu_405     |    0    |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |   grp_last_swap_8_s_fu_288   |    0    |  0.774  |    2    |    40   |
|          | swap_2_first_swap_8_s_fu_295 |    0    |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|---------|
|    or    |        or_ln233_fu_375       |    0    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|---------|
|    xor   |       xor_ln225_fu_354       |    0    |    0    |    0    |    2    |
|          |       xor_ln213_fu_423       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    and   |       and_ln247_fu_418       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    mul   |          ret_fu_432          |    1    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |      px_w_V_read_fu_104      |    0    |    0    |    0    |    0    |
|          |      px_in_V_read_fu_110     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |   write_ln174_write_fu_116   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       zext_ln213_fu_314      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln200_fu_338      |    0    |    0    |    0    |    0    |
|          |   select_ln225_cast_fu_360   |    0    |    0    |    0    |    0    |
|          |      zext_ln1345_fu_429      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |         x_V_0_fu_324         |    0    |    0    |    0    |    0    |
|          |      trunc_ln233_fu_371      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|         x_V_1_fu_328         |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_381         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|         or_ln_fu_391         |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_445      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|extractvalue|         yf_V_0_fu_437        |    0    |    0    |    0    |    0    |
|          |         yf_V_1_fu_441        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    1    |  0.774  |    2    |   280   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|xs_V|    0   |    8   |    9   |
|ys_V|    0   |   16   |   17   |
+----+--------+--------+--------+
|Total|    0   |   24   |   26   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    cmp51167_reg_265   |    1   |
|  free_slots_1_reg_228 |   32   |
|free_slots_2165_reg_276|   32   |
|   free_slots_reg_180  |   32   |
|   icmp_ln176_reg_474  |    1   |
|   icmp_ln216_reg_483  |    1   |
|   icmp_ln225_reg_507  |    1   |
|   icmp_ln233_reg_526  |    1   |
|   icmp_ln241_reg_530  |    1   |
|   icmp_ln247_reg_516  |    1   |
|  num_reads_1_reg_241  |   32   |
|  num_reads_2_reg_502  |   32   |
|   num_reads_reg_204   |   32   |
|    op1_V_1_reg_521    |    8   |
|      p_1_reg_469      |    4   |
|       p_reg_169       |    4   |
|   phi_ln213_reg_192   |    1   |
|      ret_reg_539      |   16   |
|     swap_1_reg_253    |   32   |
|      swap_reg_216     |   32   |
|     x_V_0_reg_487     |    8   |
|     x_V_1_reg_492     |    8   |
|   xor_ln213_reg_534   |    1   |
|  xs_V_addr_1_reg_511  |    1   |
|   xs_V_addr_reg_454   |    1   |
|  ys_V_addr_1_reg_464  |    1   |
|   ys_V_addr_reg_459   |    1   |
|   zext_ln200_reg_497  |   32   |
|   zext_ln213_reg_478  |   16   |
+-----------------------+--------+
|         Total         |   365  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_147  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_163  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_163  |  p1  |   2  |  16  |   32   ||    9    |
|  free_slots_reg_180  |  p0  |   2  |  32  |   64   ||    9    |
|   phi_ln213_reg_192  |  p0  |   2  |   1  |    2   ||    9    |
|   num_reads_reg_204  |  p0  |   2  |  32  |   64   ||    9    |
|     swap_reg_216     |  p0  |   2  |  32  |   64   ||    9    |
| free_slots_1_reg_228 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   294  ||  3.096  ||    72   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    0   |    2   |   280  |
|   Memory  |    0   |    -   |    -   |   24   |   26   |
|Multiplexer|    -   |    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    3   |   391  |   378  |
+-----------+--------+--------+--------+--------+--------+
