// Seed: 1920652407
module module_0 (
    output logic id_0,
    output supply1 id_1,
    input uwire id_2
    , id_5,
    output wor id_3
);
  wire id_6;
  wire id_7;
  assign id_1 = 1;
  always id_0 = #1 1;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    output wire id_2,
    output logic id_3
);
  always @(posedge id_0 or posedge 1'b0) begin
    id_3 = id_1;
    if (id_1 / 1 - id_1) id_3 <= 1 - 1 + 1 - id_1;
    id_3 <= 1;
  end
  module_0(
      id_3, id_2, id_0, id_2
  );
endmodule
