library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity multiplicador is
port (Sc1, Sc2 : inout std_logic;
			A : in std_logic_vector(2 downto 0);
			B : in std_logic_vector(2 downto 0);
			R : inout std_logic_vector(8 downto 0);
			C : inout std_logic_vector(5 downto 1);
			S : inout std_logic_vector(5 downto 0)
		);
end multiplicador;

architecture ale of multiplicador is 
begin

MULTIPLICADOR:process(A,B)
begin
R(0) <= B(0) and A(0);
R(1) <= B(0) and A(1);
R(2) <= B(0) and A(2);
R(3) <= B(1) and A(0);
R(4) <= B(1) and A(1);
R(5) <= B(1) and A(2);
R(6) <= B(2) and A(0);
R(7) <= B(2) and A(1);
R(8) <= B(2) and A(2);
end process MULTIPLICADOR;

SUMADOR:process(R)
begin
S(0) <= R(0);

S(1) <= R(1) xor R(3);
C(1) <= R(1) and R(3);

Sc1 <= (R(2) xor R(4)) xor C(1);
C(2) <= (R(2) and R(4)) or (R(2) and C(1)) or (R(4) and C(1));

S(2) <= Sc1 xor R(6);
C(3) <= Sc1 and R(6);

Sc2 <= (R(5) xor R(7)) xor C(2);
C(4) <= (R(5) and R(7)) or (R(5) and C(2)) or (R(7) and C(2));

S(3) <= Sc2 xor C(3);
C(5) <= Sc2 and C(3);

S(4) <= (R(8) xor C(4)) xor C(5);
S(5) <= (R(8) and C(4)) or (R(8) and C(4)) or (C(4) and C(5));
end process SUMADOR;

end ale;