
*** Running vivado
    with args -log lpc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lpc_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lpc_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/utils_1/imports/synth_1/rgb_to_gray.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/utils_1/imports/synth_1/rgb_to_gray.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lpc_top -part xcku3p-ffva676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.984 ; gain = 420.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lpc_top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/lpc_top.vhd:26]
INFO: [Synth 8-638] synthesizing module 'rgb_to_gray' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd:27]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_inst' to cell 'SRL16E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd:79]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_pre_add' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd:142]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:18]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_final_add' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'rgb_to_gray' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd:27]
INFO: [Synth 8-638] synthesizing module 'laplacian_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd:47]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd:111]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
	Parameter SHIFT_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add1_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd:237]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add2_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'laplacian_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd:47]
INFO: [Synth 8-638] synthesizing module 'variance_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:35]
	Parameter variance_depth bound to: 8 - type: integer 
	Parameter data_width bound to: 11 - type: integer 
	Parameter BUFGCE_DIVIDE bound to: 8 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-113] binding component instance 'clk_x8_div' to cell 'BUFGCE_DIV' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:89]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:107]
INFO: [Synth 8-3491] module 'dsp_mac' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_mac_stub.vhdl:6' bound to instance 'dsp_vsum_mac' of component 'dsp_mac' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:136]
INFO: [Synth 8-638] synthesizing module 'dsp_mac' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_mac_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dsp_acum' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_acum_stub.vhdl:6' bound to instance 'dsp_hsum_acum' of component 'dsp_acum' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dsp_acum' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_acum_stub.vhdl:16]
INFO: [Synth 8-3491] module 'dsp_msub' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_msub_stub.vhdl:6' bound to instance 'dsp_var_msub' of component 'dsp_msub' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:205]
INFO: [Synth 8-638] synthesizing module 'dsp_msub' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/.Xil/Vivado-26268-DESKTOP-U9NB2CD/realtime/dsp_msub_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized1' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'variance_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lpc_top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/lpc_top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.590 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.590 ; gain = 535.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.590 ; gain = 535.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2107.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'rgb2gray/dsp_pre_add'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'rgb2gray/dsp_pre_add'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'rgb2gray/dsp_final_add'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'rgb2gray/dsp_final_add'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'laplacian/dsp_add1_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'laplacian/dsp_add1_11b'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'laplacian/dsp_add2_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'laplacian/dsp_add2_11b'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'vairiance/dsp_vsum_mac'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'vairiance/dsp_vsum_mac'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'vairiance/dsp_var_msub'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'vairiance/dsp_var_msub'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'vairiance/dsp_hsum_acum'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'vairiance/dsp_hsum_acum'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2209.641 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'laplacian/dsp_add1_11b' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'laplacian/dsp_add2_11b' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rgb2gray/dsp_final_add' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rgb2gray/dsp_pre_add' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.641 ; gain = 637.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.641 ; gain = 637.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for laplacian/dsp_add1_11b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for laplacian/dsp_add2_11b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb2gray/dsp_final_add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgb2gray/dsp_pre_add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vairiance/dsp_vsum_mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vairiance/dsp_var_msub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vairiance/dsp_hsum_acum. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.641 ; gain = 637.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.641 ; gain = 637.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 34    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2209.641 ; gain = 637.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2557.766 ; gain = 985.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2567.996 ; gain = 995.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2568.895 ; gain = 996.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \vairiance/clk_x8_div :O [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd:89]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lpc_top     | laplacian/pixel_7_shift_reg/shift_reg_reg[0][3] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|lpc_top     | laplacian/pixel_5_shift_reg/shift_reg_reg[0][3] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dsp_macro_simd |         4|
|2     |dsp_mac        |         1|
|3     |dsp_acum       |         1|
|4     |dsp_msub       |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dsp_acum_bbox       |     1|
|2     |dsp_mac_bbox        |     1|
|3     |dsp_macro_simd_bbox |     4|
|7     |dsp_msub_bbox       |     1|
|8     |BUFG                |     1|
|9     |BUFGCE_DIV          |     1|
|10    |LUT1                |     2|
|11    |LUT2                |    34|
|12    |LUT3                |    20|
|13    |LUT4                |    12|
|14    |LUT5                |     5|
|15    |LUT6                |     2|
|16    |SRL16E              |    17|
|17    |SRLC32E             |     2|
|18    |FDCE                |   294|
|19    |FDRE                |    49|
|20    |IBUF                |    19|
|21    |OBUF                |    17|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.586 ; gain = 1012.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2584.586 ; gain = 910.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2584.586 ; gain = 1012.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2592.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances

Access is denied.
Synth Design complete | Checksum: 68f4c6f7
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2624.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Laplacian Core/laplacian_core/laplacian_core.runs/synth_1/lpc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lpc_top_utilization_synth.rpt -pb lpc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 00:37:26 2025...
