// Generated by stratus_hls 23.01-s004  (99406.080430)
// Thu Jan 30 14:35:12 2025
// from qkv_macro_handler_hub.cc

`timescale 1ps / 1ps


module qkv_macro_handler_hub_Add_7Sx4U_8S_4( in2, in1, out1 );

    input [6:0] in2;
    input [3:0] in1;
    output [7:0] out1;

    
    // rtl_process:qkv_macro_handler_hub_Add_7Sx4U_8S_4/qkv_macro_handler_hub_Add_7Sx4U_8S_4_thread_1
    assign out1 = {in2[6], in2} + {4'b0000, in1};

endmodule

