// Seed: 2230655519
module module_0 (
    input wand id_0,
    input wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output supply1 id_5
);
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output supply0 id_2
    , id_8,
    output wand id_3,
    output logic id_4,
    input tri id_5,
    input tri id_6
);
  assign id_3 = 'b0 ^ 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
  initial if (1) id_4 <= id_6;
  timeunit 1ps;
  assign id_3 = id_5;
endmodule
