hmLoadTopic({
hmKeywords:"",
hmTitle:"2.8 Interaction with SMP Systems",
hmDescription:"In multiprocessor configurations, the execution model does not assume lockstep execution between CPUs. Each CPU advances independently.",
hmPrevLink:"chapter-2_7-execution-and-comm.html",
hmNextLink:"chapter-2_9-relationship-to-ot.html",
hmParentLink:"chapter-2---execution-model.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-2---execution-model.html\">Chapter 2 - Execution Model<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 2 - Execution Model > 2.8 Interaction with SMP Systems",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">2.8 Interaction with SMP Systems<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">In multiprocessor configurations, the execution model does not assume lockstep execution between CPUs. Each CPU advances independently.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Shared effects between CPUs occur only through three explicit mechanisms:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>GuestMemory — the shared physical address space; LL\/SC reservation invalidation on remote writes; the sole coherence authority<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Inter-processor interrupts (IPIs) — explicit signaling between CPUs; used for TLB shootdown, ASN-scoped invalidation, and cross-CPU coordination<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Barrier coordination — memory barriers enforce visibility ordering; write buffer draining ensures stores become globally visible<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">No CPU may directly access another CPU\'s pipeline, register files, TLBs, or write buffers. CPU identity (m_cpuId) is explicit and carried through all subsystems. The maximum CPU count is statically bounded at MAX_CPUS (64), while the active count is runtime-configured.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter9-smparchitecture.html\" class=\"topiclink\">Chapter 9 - SMP Architecture<\/a>; <a href=\"chapter-9_4-per-cpu-vs-shared-.html\" class=\"topiclink\">9.4 Per-CPU vs Shared State<\/a>; <a href=\"chapter-9_7-reservation-invali.html\" class=\"topiclink\">9.7 Reservation Invalidation<\/a>.<\/span><\/p>\n\r"
})
