DSCH 3.5
VERSION 16-Apr-19 11:31:02 AM
BB(-105,-10,205,100)
SYM  #and2
BB(-75,80,-40,100)
TITLE -63 91  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-75,95,0.000,0.000)b
PIN(-75,85,0.000,0.000)a
PIN(-40,90,0.009,0.002)s
LIG(-75,95,-67,95)
LIG(-67,80,-67,100)
LIG(-47,90,-40,90)
LIG(-48,92,-51,96)
LIG(-47,90,-48,92)
LIG(-48,88,-47,90)
LIG(-51,84,-48,88)
LIG(-56,81,-51,84)
LIG(-51,96,-56,99)
LIG(-56,99,-67,100)
LIG(-67,80,-56,81)
LIG(-75,85,-67,85)
VLG and and2(out,a,b);
FSYM
SYM  #digit
BB(180,-10,205,25)
TITLE 180 22  #digit1
MODEL 89
PROP                                                                                                                                   
REC(185,-5,15,21,r)
VIS 4
PIN(185,25,0.000,0.000)digit1[1]
PIN(190,25,0.000,0.000)digit1[2]
PIN(195,25,0.000,0.000)digit1[3]
PIN(200,25,0.000,0.000)digit1[4]
LIG(180,-10,180,20)
LIG(205,-10,180,-10)
LIG(205,20,205,-10)
LIG(180,20,205,20)
LIG(185,20,185,25)
LIG(190,20,190,25)
LIG(195,20,195,25)
LIG(200,20,200,25)
FSYM
SYM  #clock
BB(-105,82,-90,88)
TITLE -100 85  #clock1
MODEL 69
PROP   10 10 0                                                                                                                              
REC(-103,83,6,4,r)
VIS 1
PIN(-90,85,0.150,0.002)MainClock
LIG(-95,85,-90,85)
LIG(-100,83,-102,83)
LIG(-96,83,-98,83)
LIG(-95,82,-95,88)
LIG(-105,88,-105,82)
LIG(-100,87,-100,83)
LIG(-98,83,-98,87)
LIG(-98,87,-100,87)
LIG(-102,87,-104,87)
LIG(-102,83,-102,87)
LIG(-95,88,-105,88)
LIG(-95,82,-105,82)
FSYM
SYM  #button
BB(-104,91,-95,99)
TITLE -100 95  #EnableCount
MODEL 59
PROP                                                                                                                                   
REC(-103,92,6,6,r)
VIS 1
PIN(-95,95,0.000,0.000)EnableCount
LIG(-96,95,-95,95)
LIG(-104,99,-104,91)
LIG(-96,99,-104,99)
LIG(-96,91,-96,99)
LIG(-104,91,-96,91)
LIG(-103,98,-103,92)
LIG(-97,98,-103,98)
LIG(-97,92,-97,98)
LIG(-103,92,-97,92)
FSYM
SYM  #inv
BB(-90,45,-55,65)
TITLE -75 55  #~
MODEL 101
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-90,55,0.000,0.000)in
PIN(-55,55,0.003,0.006)out
LIG(-90,55,-80,55)
LIG(-80,45,-80,65)
LIG(-80,45,-65,55)
LIG(-80,65,-65,55)
LIG(-63,55,-63,55)
LIG(-61,55,-55,55)
VLG not not1(out,in);
FSYM
SYM  #dreg
BB(75,20,105,45)
TITLE 87 28  #dreg3
MODEL 860
PROP                                                                                                                                   
REC(50,10,0,0,r)
VIS 5
PIN(75,25,0.000,0.000)D
PIN(75,35,0.000,0.000)RST
PIN(90,45,0.000,0.000)H
PIN(105,35,0.012,0.003)Q
PIN(105,25,0.012,0.002)nQ
LIG(75,35,80,35)
LIG(75,25,80,25)
LIG(90,45,90,44)
LIG(90,42,90,42)
LIG(100,35,105,35)
LIG(100,25,105,25)
LIG(100,40,80,40)
LIG(100,20,100,40)
LIG(80,20,100,20)
LIG(80,40,80,20)
LIG(89,40,90,38)
LIG(90,38,91,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #button
BB(-104,51,-95,59)
TITLE -100 55  #ClearCounter
MODEL 59
PROP                                                                                                                                   
REC(-103,52,6,6,r)
VIS 1
PIN(-95,55,0.000,0.000)ClearCounter
LIG(-96,55,-95,55)
LIG(-104,59,-104,51)
LIG(-96,59,-104,59)
LIG(-96,51,-96,59)
LIG(-104,51,-96,51)
LIG(-103,58,-103,52)
LIG(-97,58,-103,58)
LIG(-97,52,-97,58)
LIG(-103,52,-97,52)
FSYM
SYM  #dreg
BB(130,20,160,45)
TITLE 142 28  #dreg4
MODEL 860
PROP                                                                                                                                   
REC(105,10,0,0,r)
VIS 5
PIN(130,25,0.000,0.000)D
PIN(130,35,0.000,0.000)RST
PIN(145,45,0.000,0.000)H
PIN(160,35,0.012,0.002)Q
PIN(160,25,0.012,0.002)nQ
LIG(130,35,135,35)
LIG(130,25,135,25)
LIG(145,45,145,44)
LIG(145,42,145,42)
LIG(155,35,160,35)
LIG(155,25,160,25)
LIG(155,40,135,40)
LIG(155,20,155,40)
LIG(135,20,155,20)
LIG(135,40,135,20)
LIG(144,40,145,38)
LIG(145,38,146,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(-35,20,-5,45)
TITLE -23 28  #dreg1
MODEL 860
PROP                                                                                                                                   
REC(-60,10,0,0,r)
VIS 5
PIN(-35,25,0.000,0.000)D
PIN(-35,35,0.000,0.000)RST
PIN(-20,45,0.000,0.000)H
PIN(-5,35,0.012,0.003)Q
PIN(-5,25,0.012,0.002)nQ
LIG(-35,35,-30,35)
LIG(-35,25,-30,25)
LIG(-20,45,-20,44)
LIG(-20,42,-20,42)
LIG(-10,35,-5,35)
LIG(-10,25,-5,25)
LIG(-10,40,-30,40)
LIG(-10,20,-10,40)
LIG(-30,20,-10,20)
LIG(-30,40,-30,20)
LIG(-21,40,-20,38)
LIG(-20,38,-19,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(20,20,50,45)
TITLE 32 28  #dreg2
MODEL 860
PROP                                                                                                                                   
REC(-5,10,0,0,r)
VIS 5
PIN(20,25,0.000,0.000)D
PIN(20,35,0.000,0.000)RST
PIN(35,45,0.000,0.000)H
PIN(50,35,0.012,0.003)Q
PIN(50,25,0.012,0.002)nQ
LIG(20,35,25,35)
LIG(20,25,25,25)
LIG(35,45,35,44)
LIG(35,42,35,42)
LIG(45,35,50,35)
LIG(45,25,50,25)
LIG(45,40,25,40)
LIG(45,20,45,40)
LIG(25,20,45,20)
LIG(25,40,25,20)
LIG(34,40,35,38)
LIG(35,38,36,40)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
CNC(-40 55)
CNC(70 55)
CNC(15 55)
CNC(110 45)
CNC(55 45)
CNC(0 45)
LIG(-90,85,-75,85)
LIG(-95,95,-75,95)
LIG(-95,55,-90,55)
LIG(-35,35,-40,35)
LIG(-40,35,-40,55)
LIG(200,70,200,25)
LIG(-55,55,-40,55)
LIG(0,70,200,70)
LIG(125,55,125,35)
LIG(125,35,130,35)
LIG(70,35,75,35)
LIG(70,35,70,55)
LIG(0,45,0,70)
LIG(70,55,125,55)
LIG(20,35,15,35)
LIG(15,35,15,55)
LIG(-40,55,15,55)
LIG(15,55,70,55)
LIG(-20,45,-20,90)
LIG(-20,90,-40,90)
LIG(-35,25,-40,25)
LIG(-40,25,-40,10)
LIG(-40,10,0,10)
LIG(0,10,0,25)
LIG(0,25,-5,25)
LIG(20,25,15,25)
LIG(15,25,15,10)
LIG(15,10,55,10)
LIG(55,10,55,25)
LIG(55,25,50,25)
LIG(75,25,70,25)
LIG(70,25,70,10)
LIG(195,60,195,25)
LIG(55,60,195,60)
LIG(70,10,110,10)
LIG(110,10,110,25)
LIG(110,25,105,25)
LIG(130,25,125,25)
LIG(125,25,125,10)
LIG(125,10,165,10)
LIG(165,10,165,25)
LIG(165,25,160,25)
LIG(-5,35,0,35)
LIG(0,35,0,45)
LIG(0,45,35,45)
LIG(50,35,55,35)
LIG(55,35,55,45)
LIG(55,45,90,45)
LIG(105,35,110,35)
LIG(110,35,110,45)
LIG(110,45,145,45)
LIG(160,35,185,35)
LIG(185,35,185,25)
LIG(110,45,110,50)
LIG(110,50,190,50)
LIG(190,50,190,25)
LIG(55,45,55,60)
FFIG C:\Facultate\Anul 4\Semestrul II\VLSI\proiectVLSI\VSM-Counter16.sch
