def set_special_regs(){
    SpecialRegSet(SPECIAL_REG_INPUT_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_WEIGHT_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_OUTPUT_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_GROUP_SIZE, {{macro_config.n_macro_per_group}});
    SpecialRegSet(SPECIAL_REG_ACTIVATION_GROUP_NUM, {{macro_config.n_group}});
    SpecialRegSet(SPECIAL_REG_ACTIVATION_ELEMENT_COL_NUM, {{macro_config.n_group_vcol}});

    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_1_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_2_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_SIMD_OUTPUT_BIT_WIDTH, 16);

    SpecialRegSet(SPECIAL_REG_DTYPE_MACRO_IS_FLOAT, 1);
    SpecialRegSet(SPECIAL_REG_DTYPE_SIMD_IS_FLOAT, 1);
}