/*
 * svm_init.c - VMX Anti-Anti-Debug Hypervisor
 * AMD SVM initialization: VMCB configuration, per-CPU enable/disable,
 * and HV_OPS backend registration.
 *
 * References: AEHD svm.c, AMD64 APM Vol. 2
 */

#include "svm.h"
#include "npt.h"
#include "hv_detect.h"
#include "vmx.h"        /* For AsmGet* segment/register accessor declarations */
#include "log.h"
#include "ept.h"
#include "process.h"   /* AAD-BP: ProcessRegisterExceptionHideToggle */

/* ========================================================================= */
/*  Globals                                                                  */
/* ========================================================================= */

SVM_STATE g_SvmState = { 0 };

/* ========================================================================= */
/*  Forward Declarations                                                     */
/* ========================================================================= */

static BOOLEAN  SvmCheckCapabilities(VOID);
static NTSTATUS SvmAllocateCpuContext(PSVM_CPU_CONTEXT CpuCtx);
static VOID     SvmFreeCpuContext(PSVM_CPU_CONTEXT CpuCtx);
static NTSTATUS SvmEnableOnCpu(PSVM_CPU_CONTEXT CpuCtx);
static VOID     SvmDisableOnCpu(PSVM_CPU_CONTEXT CpuCtx);
static VOID     SvmInitVmcb(PSVM_CPU_CONTEXT CpuCtx);
static NTSTATUS SvmAllocateGlobalResources(VOID);
static VOID     SvmFreeGlobalResources(VOID);

/* MSRPM helpers */
static VOID     SvmMsrpmSetBit(PVOID Msrpm, ULONG Msr, BOOLEAN Read, BOOLEAN Write);
static VOID     SvmInitMsrpm(PVOID Msrpm);

/* Segment descriptor parsing helpers (reuse from vmx_init.c concepts) */
static USHORT   SvmGetSegmentAttrib(ULONG64 GdtBase, USHORT Selector);

/* DPC context for per-CPU init */
typedef struct _SVM_DPC_CONTEXT {
    NTSTATUS    Status;
    KEVENT      Event;
} SVM_DPC_CONTEXT, *PSVM_DPC_CONTEXT;

/* Forward-declare DPC routines */
static VOID SvmInitDpcRoutine(PKDPC Dpc, PVOID Context, PVOID Arg1, PVOID Arg2);
static VOID SvmTerminateDpcRoutine(PKDPC Dpc, PVOID Context, PVOID Arg1, PVOID Arg2);

/* ========================================================================= */
/*  Aligned Memory Allocation                                                */
/* ========================================================================= */

static PVOID SvmAllocateContiguous(SIZE_T Size, ULONG64 *PhysicalAddress)
{
    PHYSICAL_ADDRESS HighAddr, LowAddr, BoundaryAddr;
    PVOID VirtualAddr;

    LowAddr.QuadPart = 0;
    HighAddr.QuadPart = ~0ULL;
    BoundaryAddr.QuadPart = PAGE_SIZE;

    VirtualAddr = MmAllocateContiguousMemorySpecifyCache(
        Size, LowAddr, HighAddr, BoundaryAddr, MmCached);

    if (VirtualAddr) {
        PHYSICAL_ADDRESS PhysAddr;
        RtlZeroMemory(VirtualAddr, Size);
        PhysAddr = MmGetPhysicalAddress(VirtualAddr);
        *PhysicalAddress = PhysAddr.QuadPart;
    }

    return VirtualAddr;
}

/* ========================================================================= */
/*  SVM Support Detection                                                    */
/* ========================================================================= */

BOOLEAN SvmIsSupported(VOID)
{
    return HvCheckSvmSupport();
}

/*
 * C-3 (revised): per-feature exception intercept tracking.
 *
 * The effective VMCB.Control.InterceptExceptions bit-mask is the OR of
 * all per-feature flags:
 *
 *    SvmSetExceptionInterceptDb(TRUE)  - set while any NPT hook exists
 *    SvmSetExceptionInterceptBp(TRUE)  - set while any target process
 *                                       has AAD_HIDE_EXCEPTIONS
 *
 * These two feature-flags are combined into a single 32-bit mask (bits
 * 1 and 3 corresponding to #DB and #BP respectively) which is written
 * to every active CPU's VMCB.  The change takes effect on each CPU's
 * next VMRUN.
 *
 * Synchronisation:
 *   - The feature-flag variables are protected by g_SvmInterceptLock.
 *     The lock is initialised once by SvmInitialize() — no lazy-init
 *     race.
 *   - We write VMCB.Control.InterceptExceptions (an ULONG — a single
 *     aligned 32-bit store is atomic on x86-64 per Intel SDM Vol.3
 *     §8.1.1) and then clear ONLY the INTERCEPTS clean bit (bit 0 of
 *     CleanBits).  Any racing VMRUN on another CPU will either see the
 *     old mask (no harm, just a redundant VMEXIT on the next
 *     corresponding exception) or the new mask (correct behaviour).
 *     Clearing only bit 0 rather than the whole CleanBits word avoids
 *     forcing a full VMCB re-load on the next VMRUN.
 */
static BOOLEAN  g_SvmInterceptDbRequested = FALSE;
static BOOLEAN  g_SvmInterceptBpRequested = FALSE;
static KSPIN_LOCK g_SvmInterceptLock;

/* Called exactly once from SvmInitialize(); the old lazy-init pattern is gone. */
VOID SvmInterceptLockInitialize(VOID)
{
    KeInitializeSpinLock(&g_SvmInterceptLock);
    g_SvmInterceptDbRequested = FALSE;
    g_SvmInterceptBpRequested = FALSE;
}

static VOID SvmApplyExceptionIntercepts(VOID)
{
    ULONG i;
    ULONG NewMask;

    NewMask = (g_SvmInterceptDbRequested ? (1u << 1) : 0) |
              (g_SvmInterceptBpRequested ? (1u << 3) : 0);

    for (i = 0; i < g_SvmState.CpuCount; i++) {
        PVMCB Vmcb = g_SvmState.CpuContexts[i].VmcbVa;
        if (Vmcb) {
            /*
             * Atomic 32-bit aligned write — VMRUN on another CPU will
             * see either old or new, never a torn value.
             */
            Vmcb->Control.InterceptExceptions = NewMask;
            /*
             * Clear ONLY the INTERCEPTS clean bit (bit 0) so the next
             * VMRUN re-reads the intercept mask but preserves clean-bit
             * optimisations for unchanged sections (paging, segments,
             * CR/DR/IOMSR, ASID, TPR, etc.).  InterlockedAnd keeps this
             * read-modify-write atomic in the face of other concurrent
             * clean-bit updates on the same CPU's handler path.
             */
            InterlockedAnd((LONG *)&Vmcb->Control.CleanBits, ~(LONG)(1UL << 0));
        }
    }
}

VOID SvmSetExceptionInterceptDb(BOOLEAN Enable)
{
    KIRQL OldIrql;
    if (!g_SvmState.Initialized || !g_SvmState.CpuContexts) return;
    KeAcquireSpinLock(&g_SvmInterceptLock, &OldIrql);
    if (g_SvmInterceptDbRequested != Enable) {
        g_SvmInterceptDbRequested = Enable;
        SvmApplyExceptionIntercepts();
    }
    KeReleaseSpinLock(&g_SvmInterceptLock, OldIrql);
}

VOID SvmSetExceptionInterceptBp(BOOLEAN Enable)
{
    KIRQL OldIrql;
    if (!g_SvmState.Initialized || !g_SvmState.CpuContexts) return;
    KeAcquireSpinLock(&g_SvmInterceptLock, &OldIrql);
    if (g_SvmInterceptBpRequested != Enable) {
        g_SvmInterceptBpRequested = Enable;
        SvmApplyExceptionIntercepts();
    }
    KeReleaseSpinLock(&g_SvmInterceptLock, OldIrql);
}

/* ========================================================================= */
/*  Capability Check                                                         */
/* ========================================================================= */

static BOOLEAN SvmCheckCapabilities(VOID)
{
    int CpuInfo[4];

    __cpuid(CpuInfo, SVM_CPUID_FUNC);

    g_SvmState.SvmRevision = (ULONG)(CpuInfo[0] & 0xFF);
    g_SvmState.MaxAsid = (ULONG)CpuInfo[1];

    /* Feature flags from EDX */
    g_SvmState.NptSupported          = (CpuInfo[3] & SVM_FEATURE_NPT) != 0;
    g_SvmState.NripSaveSupported     = (CpuInfo[3] & SVM_FEATURE_NRIP_SAVE) != 0;
    g_SvmState.VmcbCleanSupported    = (CpuInfo[3] & SVM_FEATURE_VMCB_CLEAN) != 0;
    g_SvmState.FlushByAsidSupported  = (CpuInfo[3] & SVM_FEATURE_FLUSH_ASID) != 0;
    g_SvmState.DecodeAssistSupported = (CpuInfo[3] & SVM_FEATURE_DECODE_ASSIST) != 0;

    LOG_INFO("SVM Revision: %u, Max ASID: %u", g_SvmState.SvmRevision, g_SvmState.MaxAsid);
    LOG_INFO("NPT: %s, NRIP Save: %s, VMCB Clean: %s, Flush-by-ASID: %s",
             g_SvmState.NptSupported ? "YES" : "NO",
             g_SvmState.NripSaveSupported ? "YES" : "NO",
             g_SvmState.VmcbCleanSupported ? "YES" : "NO",
             g_SvmState.FlushByAsidSupported ? "YES" : "NO");

    if (g_SvmState.MaxAsid == 0) {
        LOG_ERROR("SVM reports 0 ASIDs available");
        return FALSE;
    }

    if (!g_SvmState.NptSupported) {
        LOG_ERROR("NPT not supported - required for EPT-equivalent functionality");
        return FALSE;
    }

    return TRUE;
}

/* ========================================================================= */
/*  Global Resource Allocation                                               */
/* ========================================================================= */

static NTSTATUS SvmAllocateGlobalResources(VOID)
{
    /* IOPM: 12KB I/O Permission Map - all zeros = don't intercept I/O */
    g_SvmState.IopmVa = SvmAllocateContiguous(SVM_IOPM_SIZE, &g_SvmState.IopmPa);
    if (!g_SvmState.IopmVa) {
        LOG_ERROR("Failed to allocate IOPM");
        return STATUS_INSUFFICIENT_RESOURCES;
    }
    /* All zeros = pass-through all I/O ports */

    return STATUS_SUCCESS;
}

static VOID SvmFreeGlobalResources(VOID)
{
    if (g_SvmState.IopmVa) {
        MmFreeContiguousMemory(g_SvmState.IopmVa);
        g_SvmState.IopmVa = NULL;
    }
}

/* ========================================================================= */
/*  Per-CPU Context Allocation                                               */
/* ========================================================================= */

static NTSTATUS SvmAllocateCpuContext(PSVM_CPU_CONTEXT CpuCtx)
{
    /* VMCB (4KB, page-aligned) */
    CpuCtx->VmcbVa = (PVMCB)SvmAllocateContiguous(PAGE_SIZE, &CpuCtx->VmcbPa);
    if (!CpuCtx->VmcbVa) {
        LOG_ERROR("Failed to allocate VMCB for CPU %u", CpuCtx->Common.ProcessorNumber);
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    /* Host Save Area (4KB, page-aligned) — used by the hardware-managed
     * HSAVE mechanism (pointed to by MSR_VM_HSAVE_PA).  See comment in
     * svm.h near SVM_CPU_CONTEXT::HostSaveAreaVa for what's in here. */
    CpuCtx->HostSaveAreaVa = SvmAllocateContiguous(PAGE_SIZE, &CpuCtx->HostSaveAreaPa);
    if (!CpuCtx->HostSaveAreaVa) {
        LOG_ERROR("Failed to allocate host save area for CPU %u",
                  CpuCtx->Common.ProcessorNumber);
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    /*
     * CRITICAL FIX (post-2nd-review): software-managed Host VMCB for
     * VMSAVE/VMLOAD of host-extra state (FS/GS/TR/LDTR base, LSTAR, etc.).
     * Must be a separate 4KB page from HostSaveAreaVa because:
     *   - HostSaveAreaVa is written implicitly by the CPU on VMRUN.
     *   - HostVmcbVa is written explicitly by us via VMSAVE.
     * Sharing the same page would cause the CPU's automatic save (on the
     * next VMRUN after the first) to clobber bits VMSAVE had put there.
     */
    CpuCtx->HostVmcbVa = (PVMCB)SvmAllocateContiguous(PAGE_SIZE, &CpuCtx->HostVmcbPa);
    if (!CpuCtx->HostVmcbVa) {
        LOG_ERROR("Failed to allocate host VMCB for CPU %u",
                  CpuCtx->Common.ProcessorNumber);
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    /* Per-CPU MSRPM (8KB) */
    CpuCtx->MsrpmVa = SvmAllocateContiguous(SVM_MSRPM_SIZE, &CpuCtx->MsrpmPa);
    if (!CpuCtx->MsrpmVa) {
        LOG_ERROR("Failed to allocate MSRPM for CPU %u", CpuCtx->Common.ProcessorNumber);
        return STATUS_INSUFFICIENT_RESOURCES;
    }
    SvmInitMsrpm(CpuCtx->MsrpmVa);

    /* Host Stack (16KB) */
    CpuCtx->HostStackSize = 4 * PAGE_SIZE;
    CpuCtx->HostStackBase = ExAllocatePoolWithTag(
        NonPagedPool, CpuCtx->HostStackSize, SVM_TAG);
    if (!CpuCtx->HostStackBase) {
        LOG_ERROR("Failed to allocate host stack for CPU %u",
                  CpuCtx->Common.ProcessorNumber);
        return STATUS_INSUFFICIENT_RESOURCES;
    }
    RtlZeroMemory(CpuCtx->HostStackBase, CpuCtx->HostStackSize);

    /* Assign ASID (simple: CPU number + 1, ASID 0 is reserved for host) */
    CpuCtx->Asid = CpuCtx->Common.ProcessorNumber + 1;
    if (CpuCtx->Asid >= g_SvmState.MaxAsid) {
        CpuCtx->Asid = 1;  /* Wrap to 1 if too many CPUs */
    }

    return STATUS_SUCCESS;
}

static VOID SvmFreeCpuContext(PSVM_CPU_CONTEXT CpuCtx)
{
    if (CpuCtx->VmcbVa) {
        MmFreeContiguousMemory(CpuCtx->VmcbVa);
        CpuCtx->VmcbVa = NULL;
    }
    if (CpuCtx->HostSaveAreaVa) {
        MmFreeContiguousMemory(CpuCtx->HostSaveAreaVa);
        CpuCtx->HostSaveAreaVa = NULL;
    }
    if (CpuCtx->HostVmcbVa) {
        MmFreeContiguousMemory(CpuCtx->HostVmcbVa);
        CpuCtx->HostVmcbVa = NULL;
    }
    if (CpuCtx->MsrpmVa) {
        MmFreeContiguousMemory(CpuCtx->MsrpmVa);
        CpuCtx->MsrpmVa = NULL;
    }
    if (CpuCtx->HostStackBase) {
        ExFreePoolWithTag(CpuCtx->HostStackBase, SVM_TAG);
        CpuCtx->HostStackBase = NULL;
    }
}

/* ========================================================================= */
/*  MSRPM Initialization                                                     */
/* ========================================================================= */

/*
 * SVM MSRPM layout: 8KB total, 2 bits per MSR (bit 0 = read intercept, bit 1 = write)
 * Range 0: MSRs 0x00000000 - 0x00001FFF (offset 0x0000, 4KB)
 * Range 1: MSRs 0xC0000000 - 0xC0001FFF (offset 0x0800, 4KB)
 * Range 2: MSRs 0xC0010000 - 0xC0011FFF (offset 0x1000, 4KB)
 */
static VOID SvmMsrpmSetBit(PVOID Msrpm, ULONG Msr, BOOLEAN Read, BOOLEAN Write)
{
    PUCHAR Bitmap = (PUCHAR)Msrpm;
    ULONG  Offset;
    ULONG  BitBase;
    ULONG  ByteOffset;
    ULONG  BitOffset;

    if (Msr <= 0x1FFF) {
        Offset = 0x0000;
        BitBase = Msr;
    } else if (Msr >= 0xC0000000 && Msr <= 0xC0001FFF) {
        Offset = 0x0800;
        BitBase = Msr - 0xC0000000;
    } else if (Msr >= 0xC0010000 && Msr <= 0xC0011FFF) {
        Offset = 0x1000;
        BitBase = Msr - 0xC0010000;
    } else {
        return;  /* MSR not in any MSRPM range */
    }

    /* Each MSR gets 2 bits: bit 0 = read, bit 1 = write */
    ByteOffset = Offset + (BitBase * 2) / 8;
    BitOffset = (BitBase * 2) % 8;

    if (Read && ByteOffset < SVM_MSRPM_SIZE) {
        Bitmap[ByteOffset] |= (1 << BitOffset);
    }
    if (Write && ByteOffset < SVM_MSRPM_SIZE) {
        Bitmap[ByteOffset] |= (1 << (BitOffset + 1));
    }
}

static VOID SvmInitMsrpm(PVOID Msrpm)
{
    /* Start clean: all MSRs pass-through */
    RtlZeroMemory(Msrpm, SVM_MSRPM_SIZE);

    /* Intercept debug-related MSRs */
    SvmMsrpmSetBit(Msrpm, 0x01D9, TRUE, TRUE);   /* IA32_DEBUGCTL */

    /*
     * Intercept VMX/SVM capability MSRs.
     *
     * On AMD, guest software may probe Intel VMX MSRs (0x480-0x491) to check
     * for VMX support, or SVM-specific MSRs (VM_CR, VM_HSAVE_PA) to
     * detect/configure SVM. We intercept these and return spoofed values
     * (handled in HandleRdmsrImpl/HandleWrmsrImpl) to hide virtualization
     * capabilities from the guest.
     *
     * Also intercept IA32_FEATURE_CONTROL (0x3A) which controls VMXON enable.
     */
    SvmMsrpmSetBit(Msrpm, 0x003A, TRUE, TRUE);     /* IA32_FEATURE_CONTROL */
    {
        ULONG VmxMsr;
        for (VmxMsr = 0x0480; VmxMsr <= 0x0491; VmxMsr++) {
            SvmMsrpmSetBit(Msrpm, VmxMsr, TRUE, TRUE);
        }
    }
    SvmMsrpmSetBit(Msrpm, 0xC0010114, TRUE, TRUE);  /* MSR_VM_CR */
    SvmMsrpmSetBit(Msrpm, 0xC0010117, TRUE, TRUE);  /* MSR_VM_HSAVE_PA */

    LOG_DEBUG("SVM MSRPM initialized with debug + VMX/SVM MSR interceptions");
}

/* ========================================================================= */
/*  Segment Attribute Helper                                                 */
/* ========================================================================= */

/*
 * Convert GDT entry to SVM segment attribute format (16-bit)
 */
static USHORT SvmGetSegmentAttrib(ULONG64 GdtBase, USHORT Selector)
{
    typedef struct {
        USHORT  LimitLow;
        USHORT  BaseLow;
        UCHAR   BaseMid;
        UCHAR   Access;
        UCHAR   LimitHighAndFlags;
        UCHAR   BaseHigh;
    } GDT_RAW_ENTRY;

    GDT_RAW_ENTRY  *Entry;
    USHORT          Attrib;

    if (Selector == 0 || (Selector & 0xFFF8) == 0) {
        return 0;  /* Null selector */
    }

    Entry = (GDT_RAW_ENTRY *)(GdtBase + (Selector >> 3) * 8);

    /*
     * SVM attribute format:
     * [3:0]  Type
     * [4]    S
     * [6:5]  DPL
     * [7]    P
     * [8]    AVL
     * [9]    L
     * [10]   D/B
     * [11]   G
     */
    Attrib = (USHORT)(Entry->Access & 0xFF);                    /* Type, S, DPL, P */
    Attrib |= (USHORT)((Entry->LimitHighAndFlags >> 4) & 0xF) << 8;  /* AVL, L, D/B, G */

    return Attrib;
}

/* ========================================================================= */
/*  VMCB Configuration                                                       */
/* ========================================================================= */

static VOID SvmInitVmcb(PSVM_CPU_CONTEXT CpuCtx)
{
    PVMCB       Vmcb = CpuCtx->VmcbVa;
    ULONG64     GdtBase;
    USHORT      GdtLimit, IdtLimit;
    ULONG64     IdtBase;
    USHORT      Cs, Ss, Ds, Es, Fs, Gs, Tr, Ldtr;

    RtlZeroMemory(Vmcb, PAGE_SIZE);

    /* ===== Control Area ===== */

    /*
     * CR intercepts:
     *
     * C-1 FIX: We must intercept CR3 writes to keep process-switch detection
     * (used by AadUpdateHwTscOffset for per-process TSC compensation) and
     * the shadow-SSDT "enter target process" logic working on AMD.
     *
     * With NPT enabled, CR3 read/write intercepts are NOT required for
     * address translation (that's what nested paging is for), but we still
     * want CR3 writes as a process-switch signal.  The overhead is minor
     * because CR3 writes only happen at context switch time.
     *
     * CR0 / CR4 writes are intercepted for OS-level invariants (SMEP, WP,
     * CR4.VMXE shadowing, etc. — handled in SvmHandleCrAccess).
     */
    Vmcb->Control.InterceptCr =
        (1 << SVM_INTERCEPT_CR0_WRITE) |
        (1 << SVM_INTERCEPT_CR3_WRITE) |   /* C-1: process-switch detection */
        (1 << SVM_INTERCEPT_CR4_WRITE);

    /*
     * DR intercepts:
     * Intercept all DR reads and writes for anti-anti-debug DR spoofing.
     */
    Vmcb->Control.InterceptDr =
        (1 << SVM_INTERCEPT_DR0_READ) | (1 << SVM_INTERCEPT_DR1_READ) |
        (1 << SVM_INTERCEPT_DR2_READ) | (1 << SVM_INTERCEPT_DR3_READ) |
        (1 << SVM_INTERCEPT_DR6_READ) | (1 << SVM_INTERCEPT_DR7_READ) |
        (1 << SVM_INTERCEPT_DR0_WRITE) | (1 << SVM_INTERCEPT_DR1_WRITE) |
        (1 << SVM_INTERCEPT_DR2_WRITE) | (1 << SVM_INTERCEPT_DR3_WRITE) |
        (1 << SVM_INTERCEPT_DR6_WRITE) | (1 << SVM_INTERCEPT_DR7_WRITE);

    /*
     * Exception intercepts:
     *
     * C-3 FIX: Default to NO exception intercepts.  They are dynamically
     * enabled / disabled by SvmSyncExceptionIntercepts() whenever an NPT
     * hook is installed / uninstalled (NPT hooks need #DB to do their
     * single-step dance), and by the anti-anti-debug subsystem when the
     * user enables AAD_HIDE_EXCEPTIONS.
     *
     * Previously both #DB and #BP were always intercepted, so every
     * unrelated WinDbg user-mode debug session on the guest caused a
     * VMEXIT storm.
     */
    Vmcb->Control.InterceptExceptions = 0;

    /*
     * Instruction intercepts (64-bit):
     * CPUID, MSR, VMMCALL, HLT, INVD, WBINVD, XSETBV, VMRUN
     *
     * NOTE: RDTSC/RDTSCP are NOT intercepted. Instead, we use the hardware
     * TSC Offset mechanism (VMCB.Control.TscOffset) to compensate TSC values.
     * The offset is dynamically updated on CR3 switches via AadUpdateHwTscOffset().
     */
    /*
     * C-2 FIX: Do NOT intercept HLT.
     *
     * Previously we intercepted HLT and simply advanced the guest RIP in
     * SvmHandleHlt — which made HLT a no-op from the guest's perspective
     * and caused 100% CPU usage on idle cores (the idle thread loops
     * calling HLT thousands of times/sec expecting the CPU to park).
     *
     * Not intercepting HLT lets the CPU enter the native C1/C2 idle
     * state on the guest's HLT instruction.  Interrupts / NMIs will
     * wake it normally.  If a specific anti-cheat or root-kit feature
     * needs HLT intercept later, it must set SVM_INTERCEPT_HLT and
     * implement the AMD APM Vol.2 §15.9 wait-for-interrupt protocol
     * (setting VMCB.Control.IntState and re-VMRUNing).
     */
    /*
     * BUG FIX (Audit #1): Do NOT intercept INTR (physical interrupts).
     *
     * AMD APM Vol.2 §15.7: intercepted physical interrupts are NOT auto-
     * acknowledged — they remain pending in the LAPIC and cause a VMEXIT
     * storm (VMRUN → INTR pending → immediate VMEXIT → VMRUN → ...),
     * making the system completely unusable (100% CPU in VMEXIT loop).
     *
     * Aligned with Intel VMX: PIN_BASED_EXTERNAL_INT_EXIT is NOT set.
     * External interrupts pass directly through Guest IDT without any
     * hypervisor involvement (Blue Pill design).
     */
    Vmcb->Control.Intercept =
        (1ULL << SVM_INTERCEPT_CPUID) |
        (1ULL << SVM_INTERCEPT_MSR_PROT) |
        (1ULL << SVM_INTERCEPT_VMMCALL) |
        (1ULL << SVM_INTERCEPT_INVD) |
        (1ULL << SVM_INTERCEPT_WBINVD) |
        (1ULL << SVM_INTERCEPT_XSETBV) |
        (1ULL << SVM_INTERCEPT_VMRUN) |     /* Required: must intercept VMRUN */
        (1ULL << SVM_INTERCEPT_VMLOAD) |
        (1ULL << SVM_INTERCEPT_VMSAVE) |
        (1ULL << SVM_INTERCEPT_STGI) |
        (1ULL << SVM_INTERCEPT_CLGI) |
        (1ULL << SVM_INTERCEPT_SKINIT) |
        (1ULL << SVM_INTERCEPT_NMI);

    /* IOPM and MSRPM base addresses */
    Vmcb->Control.IopmBasePa = g_SvmState.IopmPa;
    Vmcb->Control.MsrpmBasePa = CpuCtx->MsrpmPa;

    /* TSC Offset (0 initially, adjusted for anti-timing) */
    Vmcb->Control.TscOffset = 0;

    /* ASID */
    Vmcb->Control.Asid = CpuCtx->Asid;

    /* TLB control: flush all on first entry */
    Vmcb->Control.TlbCtl = TLB_CONTROL_FLUSH_ALL_ASID;

    /* Interrupt control: enable virtual interrupt masking */
    Vmcb->Control.IntCtl = V_INTR_MASKING_MASK;

    /* Nested Paging (NPT) */
    if (g_SvmState.NptSupported) {
        ULONG64 NptRootPa;
        ULONG CpuNum = CpuCtx->Common.ProcessorNumber;

        Vmcb->Control.NestedCtl = SVM_NESTED_CTL_NP_ENABLE;

        /* Use per-CPU NPT root if available for hook page isolation */
        NptRootPa = NptGetPerCpuRootPa(CpuNum);
        if (NptRootPa == 0) {
            NptRootPa = NptGetRootPageTablePa();  /* fallback to shared */
        }
        Vmcb->Control.NestedCr3 = NptRootPa;

        /*
         * With NPT enabled, CR3 interception for paging is not needed.
         * We still intercept CR0/CR4 writes to maintain consistency.
         */
        LOG_INFO("NPT enabled for CPU %u, nested_cr3=0x%llX%s",
                 CpuNum, Vmcb->Control.NestedCr3,
                 (NptRootPa != NptGetRootPageTablePa()) ? " (per-CPU)" : " (shared)");
    }

    /* ===== Save Area - Mirror Current CPU State ===== */

    /* Read current descriptor tables */
    GdtBase = AsmGetGdtBase();
    GdtLimit = AsmGetGdtLimit();
    IdtBase = AsmGetIdtBase();
    IdtLimit = AsmGetIdtLimit();

    /* Read current segment selectors */
    Cs = AsmGetCs();
    Ss = AsmGetSs();
    Ds = AsmGetDs();
    Es = AsmGetEs();
    Fs = AsmGetFs();
    Gs = AsmGetGs();
    Tr = AsmGetTr();
    Ldtr = AsmGetLdtr();

    /* Segment registers */
    Vmcb->Save.Cs.Selector = Cs;
    Vmcb->Save.Cs.Attrib = SvmGetSegmentAttrib(GdtBase, Cs);
    Vmcb->Save.Cs.Limit = 0xFFFFFFFF;
    Vmcb->Save.Cs.Base = 0;

    Vmcb->Save.Ss.Selector = Ss;
    Vmcb->Save.Ss.Attrib = SvmGetSegmentAttrib(GdtBase, Ss);
    Vmcb->Save.Ss.Limit = 0xFFFFFFFF;
    Vmcb->Save.Ss.Base = 0;

    Vmcb->Save.Ds.Selector = Ds;
    Vmcb->Save.Ds.Attrib = SvmGetSegmentAttrib(GdtBase, Ds);
    Vmcb->Save.Ds.Limit = 0xFFFFFFFF;
    Vmcb->Save.Ds.Base = 0;

    Vmcb->Save.Es.Selector = Es;
    Vmcb->Save.Es.Attrib = SvmGetSegmentAttrib(GdtBase, Es);
    Vmcb->Save.Es.Limit = 0xFFFFFFFF;
    Vmcb->Save.Es.Base = 0;

    Vmcb->Save.Fs.Selector = Fs;
    Vmcb->Save.Fs.Attrib = SvmGetSegmentAttrib(GdtBase, Fs);
    Vmcb->Save.Fs.Limit = 0xFFFFFFFF;
    Vmcb->Save.Fs.Base = __readmsr(MSR_FS_BASE);

    Vmcb->Save.Gs.Selector = Gs;
    Vmcb->Save.Gs.Attrib = SvmGetSegmentAttrib(GdtBase, Gs);
    Vmcb->Save.Gs.Limit = 0xFFFFFFFF;
    Vmcb->Save.Gs.Base = __readmsr(MSR_GS_BASE);

    /* GDTR / IDTR (these use the VMCB_SEG format but only Base and Limit matter) */
    Vmcb->Save.Gdtr.Base = GdtBase;
    Vmcb->Save.Gdtr.Limit = GdtLimit;

    Vmcb->Save.Idtr.Base = IdtBase;
    Vmcb->Save.Idtr.Limit = IdtLimit;

    /* TR */
    {
        typedef struct {
            USHORT LimitLow; USHORT BaseLow; UCHAR BaseMid; UCHAR Access;
            UCHAR LimitHighAndFlags; UCHAR BaseHigh; ULONG BaseUpper; ULONG Reserved;
        } GDT_ENTRY64_RAW;

        GDT_ENTRY64_RAW *TrEntry;
        ULONG64 TrBase;
        ULONG TrLimit;

        TrEntry = (GDT_ENTRY64_RAW *)(GdtBase + (Tr >> 3) * 8);
        TrBase = TrEntry->BaseLow | ((ULONG64)TrEntry->BaseMid << 16) |
                 ((ULONG64)TrEntry->BaseHigh << 24) | ((ULONG64)TrEntry->BaseUpper << 32);
        TrLimit = TrEntry->LimitLow | ((ULONG)(TrEntry->LimitHighAndFlags & 0x0F) << 16);
        if (TrEntry->LimitHighAndFlags & 0x80) {
            TrLimit = (TrLimit << 12) | 0xFFF;
        }

        Vmcb->Save.Tr.Selector = Tr;
        Vmcb->Save.Tr.Attrib = SvmGetSegmentAttrib(GdtBase, Tr);
        Vmcb->Save.Tr.Base = TrBase;
        Vmcb->Save.Tr.Limit = TrLimit;
    }

    /* LDTR */
    Vmcb->Save.Ldtr.Selector = Ldtr;
    Vmcb->Save.Ldtr.Attrib = SvmGetSegmentAttrib(GdtBase, Ldtr);
    Vmcb->Save.Ldtr.Base = 0;
    Vmcb->Save.Ldtr.Limit = 0;

    /* Control registers */
    Vmcb->Save.Cr0 = __readcr0();
    Vmcb->Save.Cr3 = __readcr3();
    Vmcb->Save.Cr4 = __readcr4();
    Vmcb->Save.Cr2 = __readcr2();

    /* Debug registers */
    Vmcb->Save.Dr7 = __readdr(7);
    Vmcb->Save.Dr6 = __readdr(6);

    /* RFLAGS */
    Vmcb->Save.Rflags = AsmGetRflags();

    /* EFER - must have SVME set in guest */
    Vmcb->Save.Efer = __readmsr(MSR_EFER) | EFER_SVME;

    /* MSRs */
    Vmcb->Save.Star = __readmsr(MSR_STAR);
    Vmcb->Save.Lstar = __readmsr(MSR_LSTAR);
    Vmcb->Save.Cstar = __readmsr(MSR_CSTAR);
    Vmcb->Save.Sfmask = __readmsr(MSR_SFMASK);
    Vmcb->Save.KernelGsBase = __readmsr(MSR_KERNEL_GS_BASE);
    Vmcb->Save.SysenterCs = __readmsr(0x174);   /* IA32_SYSENTER_CS */
    Vmcb->Save.SysenterEsp = __readmsr(0x175);  /* IA32_SYSENTER_ESP */
    Vmcb->Save.SysenterEip = __readmsr(0x176);  /* IA32_SYSENTER_EIP */
    Vmcb->Save.GPat = __readmsr(0x277);          /* IA32_PAT */
    Vmcb->Save.Dbgctl = __readmsr(0x1D9);        /* IA32_DEBUGCTL */

    /* RSP and RIP will be set just before VMRUN */
    Vmcb->Save.Cpl = 0;    /* Ring 0 */

    LOG_INFO("VMCB initialized for CPU %u", CpuCtx->Common.ProcessorNumber);
}

/* ========================================================================= */
/*  Per-CPU SVM Enable/Disable                                               */
/* ========================================================================= */

static NTSTATUS SvmEnableOnCpu(PSVM_CPU_CONTEXT CpuCtx)
{
    ULONG64 Efer;

    /* Save original EFER */
    CpuCtx->OriginalEfer = __readmsr(MSR_EFER);

    /* Set EFER.SVME (bit 12) to enable SVM */
    Efer = CpuCtx->OriginalEfer | EFER_SVME;
    __writemsr(MSR_EFER, Efer);

    /* Set MSR_VM_HSAVE_PA to point to our host save area */
    __writemsr(MSR_AMD_VM_HSAVE_PA, CpuCtx->HostSaveAreaPa);

    CpuCtx->Common.HvEnabled = TRUE;
    LOG_INFO("SVM enabled on CPU %u (EFER.SVME=1, HSAVE_PA=0x%llX)",
             CpuCtx->Common.ProcessorNumber, CpuCtx->HostSaveAreaPa);

    return STATUS_SUCCESS;
}

static VOID SvmDisableOnCpu(PSVM_CPU_CONTEXT CpuCtx)
{
    if (CpuCtx->Common.HvEnabled) {
        /* Clear EFER.SVME */
        __writemsr(MSR_EFER, CpuCtx->OriginalEfer);

        /* Clear host save area */
        __writemsr(MSR_AMD_VM_HSAVE_PA, 0);

        CpuCtx->Common.HvEnabled = FALSE;
        CpuCtx->Common.GuestLaunched = FALSE;
        LOG_INFO("SVM disabled on CPU %u", CpuCtx->Common.ProcessorNumber);
    }
}

/* ========================================================================= */
/*  DPC Routines for Per-CPU Execution                                       */
/* ========================================================================= */

/*
 * SvmInitDpcRoutine - Initialize SVM and launch guest on one CPU.
 *
 * AsmSvmLaunch writes VMCB.Save.Rsp/Rip then does CLGI + VMLOAD + VMRUN.
 * On success, guest resumes at the success label and the function returns 0.
 */
static VOID SvmInitDpcRoutine(PKDPC Dpc, PVOID Context, PVOID Arg1, PVOID Arg2)
{
    PSVM_DPC_CONTEXT    DpcCtx = (PSVM_DPC_CONTEXT)Context;
    ULONG               CpuNum = KeGetCurrentProcessorNumber();
    PSVM_CPU_CONTEXT    CpuCtx;
    NTSTATUS            Status;
    UCHAR               LaunchResult;

    UNREFERENCED_PARAMETER(Dpc);
    UNREFERENCED_PARAMETER(Arg1);
    UNREFERENCED_PARAMETER(Arg2);

    CpuCtx = &g_SvmState.CpuContexts[CpuNum];

    /* Enable SVM on this CPU (set EFER.SVME, configure HSAVE PA) */
    Status = SvmEnableOnCpu(CpuCtx);
    if (!NT_SUCCESS(Status)) {
        DpcCtx->Status = Status;
        KeSetEvent(&DpcCtx->Event, IO_NO_INCREMENT, FALSE);
        return;
    }

    /*
     * Launch into guest mode.
     * AsmSvmLaunch(VmcbPa, VmcbVa, HostVmcbPa):
     *   - First iteration: VMSAVE HostVmcbPa (capture real host state)
     *   - Set VMCB.Save.Rsp/Rip to our landing pad, VMRUN.
     *   - Guest lands at _SvmLaunchGuest → returns to the DPC.
     *   - Subsequent VMEXITs: VMLOAD HostVmcbPa (restore host), call
     *     SvmExitHandler, VMLOAD VmcbPa (reload guest-extra), VMRUN.
     */
    LaunchResult = AsmSvmLaunch(CpuCtx->VmcbPa, CpuCtx->VmcbVa, CpuCtx->HostVmcbPa);
    if (LaunchResult != 0) {
        LOG_ERROR("SVM VMRUN failed on CPU %u", CpuNum);
        SvmDisableOnCpu(CpuCtx);
        DpcCtx->Status = STATUS_UNSUCCESSFUL;
        KeSetEvent(&DpcCtx->Event, IO_NO_INCREMENT, FALSE);
        return;
    }

    CpuCtx->Common.GuestLaunched = TRUE;
    DpcCtx->Status = STATUS_SUCCESS;
    KeSetEvent(&DpcCtx->Event, IO_NO_INCREMENT, FALSE);
}

/*
 * SvmTerminateDpcRoutine - Shutdown SVM on one CPU.
 * Issues VMMCALL with shutdown magic, causing SvmExitHandler to return FALSE.
 */
static VOID SvmTerminateDpcRoutine(PKDPC Dpc, PVOID Context, PVOID Arg1, PVOID Arg2)
{
    PSVM_DPC_CONTEXT    DpcCtx = (PSVM_DPC_CONTEXT)Context;
    ULONG               CpuNum = KeGetCurrentProcessorNumber();
    PSVM_CPU_CONTEXT    CpuCtx;

    UNREFERENCED_PARAMETER(Dpc);
    UNREFERENCED_PARAMETER(Arg1);
    UNREFERENCED_PARAMETER(Arg2);

    CpuCtx = &g_SvmState.CpuContexts[CpuNum];

    if (CpuCtx->Common.GuestLaunched) {
        /* Issue VMMCALL with shutdown magic.
         * svm_exit.c SvmHandleVmmcall checks for VMCALL_MAGIC_SHUTDOWN
         * and returns FALSE, which makes the VMRUN loop in AsmSvmLaunch exit.
         * AsmSvmLaunch then disables SVM (STGI) and returns.
         *
         * On AMD, VMMCALL is the equivalent of Intel's VMCALL.
         */
        /*
         * M-6: pass the per-boot nonce in RCX so SvmHandleVmmcall can
         * authenticate us.  Any other Ring-0 code that tries
         * VMMCALL(VMCALL_MAGIC_SHUTDOWN) without the nonce will be
         * rejected and #UD-injected.
         */
        AsmSvmVmmcall2(VMCALL_MAGIC_SHUTDOWN, g_VmcallShutdownNonce);
    }

    SvmDisableOnCpu(CpuCtx);

    KeSetEvent(&DpcCtx->Event, IO_NO_INCREMENT, FALSE);
}

/* ========================================================================= */
/*  Public Interface                                                         */
/* ========================================================================= */

NTSTATUS SvmInitialize(VOID)
{
    NTSTATUS Status;
    ULONG i, j;
    ULONG CpuCount;

    if (g_SvmState.Initialized) {
        return STATUS_ALREADY_REGISTERED;
    }

    RtlZeroMemory(&g_SvmState, sizeof(SVM_STATE));
    CpuCount = KeQueryActiveProcessorCount(NULL);
    g_SvmState.CpuCount = CpuCount;

    /* Set the global processor count (used for bounds checks everywhere) */
    g_MaxProcessors = CpuCount;

    /*
     * C-3 (revised): one-shot init for the exception-intercept lock.
     * Must happen before any hook install / AAD toggle can occur.
     */
    SvmInterceptLockInitialize();

    LOG_INFO("Initializing SVM on %u processors", CpuCount);

    /* Check capabilities */
    if (!SvmCheckCapabilities()) {
        return STATUS_NOT_SUPPORTED;
    }

    /* Allocate global resources (IOPM) */
    Status = SvmAllocateGlobalResources();
    if (!NT_SUCCESS(Status)) {
        return Status;
    }

    /* Initialize NPT globally (AMD equivalent of EPT) */
    Status = NptInitialize();
    if (!NT_SUCCESS(Status)) {
        LOG_ERROR("NPT initialization failed: 0x%08X", Status);
        SvmFreeGlobalResources();
        return Status;
    }

    /* Initialize per-CPU NPT structures (hook page isolation) */
    Status = NptInitPerCpu();
    if (!NT_SUCCESS(Status)) {
        LOG_WARN("Per-CPU NPT init failed: 0x%08X (falling back to shared NPT)", Status);
        /* Non-fatal: hooks still work but without per-CPU isolation */
    }

    /* Dynamically allocate per-CPU context array */
    g_SvmState.CpuContexts = (PSVM_CPU_CONTEXT)ExAllocatePoolWithTag(
        NonPagedPool,
        CpuCount * sizeof(SVM_CPU_CONTEXT),
        'mvsC');
    if (!g_SvmState.CpuContexts) {
        LOG_ERROR("Failed to allocate SVM CPU contexts for %u CPUs", CpuCount);
        NptCleanup();
        SvmFreeGlobalResources();
        return STATUS_INSUFFICIENT_RESOURCES;
    }
    RtlZeroMemory(g_SvmState.CpuContexts, CpuCount * sizeof(SVM_CPU_CONTEXT));

    /*
     * PRE-PROBE INVALID MSRs (before VMRUN)
     *
     * Same rationale as in VmxInitialize(): probe MSRs while __try/__except
     * still works reliably. After VMRUN, the host runs in SVM root mode
     * where SEH behavior is unreliable. The pre-probed bitmap lets us
     * inject #GP for known-invalid MSRs without executing the real
     * instruction during RDMSR/WRMSR VM-Exit handling.
     *
     * If VMX path already ran this probe (shared bitmap), it's a no-op
     * since the bitmap is already populated. But in practice, only one
     * backend (VMX or SVM) runs per system boot.
     */
    {
        extern NTSTATUS MsrProbeInvalidMsrs(VOID);
        Status = MsrProbeInvalidMsrs();
        if (!NT_SUCCESS(Status)) {
            LOG_WARN("MSR pre-probe failed: 0x%08X (falling back to SEH)", Status);
            /* Non-fatal */
        }
    }

    /* Allocate per-CPU structures */
    for (i = 0; i < CpuCount; i++) {
        g_SvmState.CpuContexts[i].Common.ProcessorNumber = i;
        Status = SvmAllocateCpuContext(&g_SvmState.CpuContexts[i]);
        if (!NT_SUCCESS(Status)) {
            for (j = 0; j < i; j++) {
                SvmFreeCpuContext(&g_SvmState.CpuContexts[j]);
            }
            NptCleanup();
            SvmFreeGlobalResources();
            return Status;
        }

        /* Initialize VMCB for this CPU */
        SvmInitVmcb(&g_SvmState.CpuContexts[i]);
    }

    /*
     * Enable SVM and launch guest on each CPU via DPC.
     * Serialized: one CPU at a time, wait for completion.
     */
    for (i = 0; i < CpuCount; i++) {
        KDPC            Dpc;
        SVM_DPC_CONTEXT DpcCtx;

        DpcCtx.Status = STATUS_UNSUCCESSFUL;
        KeInitializeEvent(&DpcCtx.Event, NotificationEvent, FALSE);

        KeInitializeDpc(&Dpc, SvmInitDpcRoutine, &DpcCtx);
        KeSetImportanceDpc(&Dpc, HighImportance);

        /*
         * BUG FIX (Issue #8): Use HvSetTargetProcessorDpc for >127 CPU support.
         */
        {
            NTSTATUS DpcTargetStatus = HvSetTargetProcessorDpc(&Dpc, i);
            if (!NT_SUCCESS(DpcTargetStatus)) {
                LOG_ERROR("Failed to target DPC to CPU %u: 0x%08X", i, DpcTargetStatus);
                Status = DpcTargetStatus;
                goto SvmInitFailed;
            }
        }

        if (!KeInsertQueueDpc(&Dpc, NULL, NULL)) {
            LOG_ERROR("Failed to queue SVM init DPC for CPU %u", i);
            Status = STATUS_UNSUCCESSFUL;
            goto SvmInitFailed;
        }

        /*
         * H-6 (revised) FIX: SVM init DPC must have a bounded wait, same
         * as the VMX side.  Dpc and DpcCtx live on THIS stack frame; if
         * the DPC somehow hangs forever (CPU offline, pathological
         * scheduler state, etc.) we MUST NOT unwind this frame with the
         * DPC still queued or in-flight — its routine would dereference
         * freed stack memory and BSOD.
         *
         * Strategy: wait up to 60 s in 1 s slices so we can log progress.
         * On timeout we try KeRemoveQueueDpc to pull it out of the queue
         * cleanly.  If that fails (DPC already started executing) we
         * degrade to an INDEFINITE wait — better to hang one init attempt
         * forever than silently corrupt the stack.  The only way that
         * hang ever ends is the OS watchdog, and that's the caller's
         * problem to investigate.
         */
        {
            LARGE_INTEGER   OneSecond;
            ULONG           WaitCount = 0;
            NTSTATUS        WaitStatus;

            OneSecond.QuadPart = -10LL * 1000LL * 1000LL; /* -1 s (relative) */

            for (;;) {
                WaitStatus = KeWaitForSingleObject(
                    &DpcCtx.Event, Executive, KernelMode, FALSE, &OneSecond);
                if (WaitStatus == STATUS_SUCCESS) break;

                WaitCount++;
                if ((WaitCount % 10) == 0) {
                    LOG_WARN("CPU %u SVM init DPC still pending after %u s", i, WaitCount);
                }
                if (WaitCount >= 60) {
                    LOG_ERROR("CPU %u SVM init DPC timed out after 60 s", i);
                    if (KeRemoveQueueDpc(&Dpc)) {
                        LOG_WARN("CPU %u SVM DPC removed from queue cleanly", i);
                    } else {
                        LOG_ERROR("CPU %u SVM DPC already started — waiting indefinitely "
                                  "to avoid stack corruption", i);
                        KeWaitForSingleObject(&DpcCtx.Event, Executive, KernelMode,
                                              FALSE, NULL);
                        LOG_ERROR("CPU %u SVM DPC finally completed after timeout", i);
                    }
                    Status = STATUS_TIMEOUT;
                    goto SvmInitFailed;
                }
            }
        }

        if (!NT_SUCCESS(DpcCtx.Status)) {
            LOG_ERROR("SVM init failed on CPU %u: 0x%08X", i, DpcCtx.Status);
            Status = DpcCtx.Status;
            goto SvmInitFailed;
        }

        LOG_INFO("CPU %u: SVM guest mode active", i);
    }

    g_SvmState.Initialized = TRUE;

    /*
     * AAD-BP (post-2nd-review): register exception-intercept toggle
     * callback with the process-tracking subsystem so adding/removing
     * targets with AAD_HIDE_EXCEPTIONS automatically enables/disables
     * #BP intercept across all CPUs.  Register AFTER Initialized=TRUE
     * so the callback's own g_SvmState.Initialized guard is satisfied.
     */
    ProcessRegisterExceptionHideToggle(SvmSetExceptionInterceptBp);

    LOG_INFO("SVM initialization complete: %u CPUs virtualized", CpuCount);

    return STATUS_SUCCESS;

SvmInitFailed:
    /* Teardown CPUs that were already launched */
    for (j = 0; j < i; j++) {
        if (g_SvmState.CpuContexts[j].Common.GuestLaunched) {
            KDPC            Dpc;
            SVM_DPC_CONTEXT DpcCtx;
            DpcCtx.Status = STATUS_UNSUCCESSFUL;
            KeInitializeEvent(&DpcCtx.Event, NotificationEvent, FALSE);
            KeInitializeDpc(&Dpc, SvmTerminateDpcRoutine, &DpcCtx);
            KeSetImportanceDpc(&Dpc, HighImportance);
            if (NT_SUCCESS(HvSetTargetProcessorDpc(&Dpc, j)) &&
                KeInsertQueueDpc(&Dpc, NULL, NULL)) {
                KeWaitForSingleObject(&DpcCtx.Event, Executive, KernelMode, FALSE, NULL);
            }
        }
        SvmFreeCpuContext(&g_SvmState.CpuContexts[j]);
    }
    for (j = i; j < CpuCount; j++) {
        SvmFreeCpuContext(&g_SvmState.CpuContexts[j]);
    }
    NptCleanupPerCpu();
    NptCleanup();
    {
        extern VOID MsrCleanupInvalidBitmap(VOID);
        MsrCleanupInvalidBitmap();
    }
    if (g_SvmState.CpuContexts) {
        ExFreePoolWithTag(g_SvmState.CpuContexts, 'mvsC');
        g_SvmState.CpuContexts = NULL;
    }
    SvmFreeGlobalResources();
    return Status;
}

VOID SvmTerminate(VOID)
{
    ULONG i;

    if (!g_SvmState.Initialized) {
        return;
    }

    LOG_INFO("Terminating SVM...");

    /* Exit guest mode on each CPU via DPC (before freeing resources) */
    for (i = 0; i < g_SvmState.CpuCount; i++) {
        if (g_SvmState.CpuContexts[i].Common.GuestLaunched) {
            KDPC            Dpc;
            SVM_DPC_CONTEXT DpcCtx;

            DpcCtx.Status = STATUS_UNSUCCESSFUL;
            KeInitializeEvent(&DpcCtx.Event, NotificationEvent, FALSE);

            KeInitializeDpc(&Dpc, SvmTerminateDpcRoutine, &DpcCtx);
            KeSetImportanceDpc(&Dpc, HighImportance);

            if (NT_SUCCESS(HvSetTargetProcessorDpc(&Dpc, i)) &&
                KeInsertQueueDpc(&Dpc, NULL, NULL)) {
                KeWaitForSingleObject(&DpcCtx.Event, Executive, KernelMode, FALSE, NULL);
            }

            LOG_INFO("CPU %u: SVM guest mode exited", i);
        }
    }

    /* Now safe to clean up */
    NptCleanupPerCpu();
    NptCleanup();

    for (i = 0; i < g_SvmState.CpuCount; i++) {
        SvmFreeCpuContext(&g_SvmState.CpuContexts[i]);
    }

    /* Free the dynamically allocated CpuContexts array */
    if (g_SvmState.CpuContexts) {
        ExFreePoolWithTag(g_SvmState.CpuContexts, 'mvsC');
        g_SvmState.CpuContexts = NULL;
    }

    /* Free the invalid MSR pre-probe bitmap */
    {
        extern VOID MsrCleanupInvalidBitmap(VOID);
        MsrCleanupInvalidBitmap();
    }

    SvmFreeGlobalResources();

    g_SvmState.Initialized = FALSE;
    LOG_INFO("SVM terminated");
}

/* ========================================================================= */
/*  HV_OPS Backend Implementation (SVM)                                      */
/* ========================================================================= */

/* Helper to get current CPU's SVM context */
static PSVM_CPU_CONTEXT SvmGetCurrentCpu(VOID)
{
    ULONG CpuNum = KeGetCurrentProcessorNumber();
    if (CpuNum < g_MaxProcessors && g_SvmState.CpuContexts) {
        return &g_SvmState.CpuContexts[CpuNum];
    }
    return NULL;
}

/* Helper to get current CPU's VMCB */
static PVMCB SvmGetCurrentVmcb(VOID)
{
    PSVM_CPU_CONTEXT Ctx = SvmGetCurrentCpu();
    return Ctx ? Ctx->VmcbVa : NULL;
}

static BOOLEAN SvmOpsIsSupported(VOID)
{
    return SvmIsSupported();
}

static NTSTATUS SvmOpsInitialize(VOID)
{
    return SvmInitialize();
}

static VOID SvmOpsTerminate(VOID)
{
    SvmTerminate();
}

static ULONG64 SvmOpsReadGuestRip(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Save.Rip : 0;
}

static VOID SvmOpsWriteGuestRip(ULONG64 Value)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Save.Rip = Value;
}

static ULONG64 SvmOpsReadGuestRsp(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Save.Rsp : 0;
}

static VOID SvmOpsWriteGuestRsp(ULONG64 Value)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Save.Rsp = Value;
}

static ULONG64 SvmOpsReadGuestCr3(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Save.Cr3 : 0;
}

static VOID SvmOpsWriteGuestCr3(ULONG64 Value)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Save.Cr3 = Value;
}

static ULONG64 SvmOpsReadGuestRflags(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Save.Rflags : 0;
}

static VOID SvmOpsWriteGuestRflags(ULONG64 Value)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Save.Rflags = Value;
}

static ULONG64 SvmOpsReadExitReason(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? (ULONG64)Vmcb->Control.ExitCode : 0;
}

static ULONG64 SvmOpsReadExitQualification(VOID)
{
    /* SVM uses exit_info_1 as the primary exit qualification */
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Control.ExitInfo1 : 0;
}

static ULONG64 SvmOpsReadExitInterruptionInfo(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? (ULONG64)Vmcb->Control.ExitIntInfo : 0;
}

static ULONG64 SvmOpsReadExitInterruptionErrorCode(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? (ULONG64)Vmcb->Control.ExitIntInfoErr : 0;
}

static ULONG SvmOpsReadExitInstructionLength(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb && g_SvmState.NripSaveSupported) {
        /* NRIP Save: NextRip - CurrentRip = instruction length */
        if (Vmcb->Control.NextRip > Vmcb->Save.Rip) {
            return (ULONG)(Vmcb->Control.NextRip - Vmcb->Save.Rip);
        }
    }
    /* Fallback: use the InsnLen field if available (decode assist) */
    if (Vmcb && Vmcb->Control.InsnLen > 0) {
        return (ULONG)Vmcb->Control.InsnLen;
    }
    /* Last resort: assume common instruction lengths */
    return 0;
}

static ULONG64 SvmOpsReadGuestPhysicalAddress(VOID)
{
    /* For NPF, exit_info_2 contains the faulting guest physical address */
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Control.ExitInfo2 : 0;
}

static VOID SvmOpsAdvanceGuestRip(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (!Vmcb) return;

    if (g_SvmState.NripSaveSupported && Vmcb->Control.NextRip != 0) {
        /* Use NRIP Save for precise RIP advancement */
        Vmcb->Save.Rip = Vmcb->Control.NextRip;
    } else {
        /* Fallback: use instruction length from decode assist */
        ULONG Len = SvmOpsReadExitInstructionLength();
        if (Len > 0) {
            Vmcb->Save.Rip += Len;
        }
    }
}

static VOID SvmOpsInjectException(ULONG Vector, ULONG Type, BOOLEAN HasErrorCode, ULONG ErrorCode)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    ULONG EventInj;

    if (!Vmcb) return;

    EventInj = SVM_EVTINJ_VALID;
    EventInj |= (Vector & SVM_EVTINJ_VEC_MASK);
    EventInj |= (Type << SVM_EVTINJ_TYPE_SHIFT);

    if (HasErrorCode) {
        EventInj |= SVM_EVTINJ_VALID_ERR;
        Vmcb->Control.EventInjErr = ErrorCode;
    }

    Vmcb->Control.EventInj = EventInj;
}

static VOID SvmOpsInjectInterruptInfo(ULONG InfoField)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Control.EventInj = InfoField;
}

static VOID SvmOpsSetEntryInterruptionInfo(ULONG Info)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Control.EventInj = Info;
}

static VOID SvmOpsSetEntryExceptionErrorCode(ULONG ErrorCode)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Control.EventInjErr = ErrorCode;
}

static VOID SvmOpsSetEntryInstructionLength(ULONG Length)
{
    /* SVM doesn't have a separate instruction length field for entry */
    /* The NRIP save field handles this automatically */
    UNREFERENCED_PARAMETER(Length);
}

static NTSTATUS SvmOpsSetupPageTables(VOID)
{
    return NptInitialize();
}

static VOID SvmOpsCleanupPageTables(VOID)
{
    NptCleanup();
}

static VOID SvmOpsInvalidatePageTables(VOID)
{
    NptInvalidateAll();
}

static NTSTATUS SvmOpsHookFunction(ULONG64 TargetVa, PVOID HookFunc, PVOID *OrigFunc)
{
    return NptHookFunction(TargetVa, HookFunc, OrigFunc);
}

static NTSTATUS SvmOpsUnhookFunction(ULONG64 TargetVa)
{
    return NptUnhookFunction(TargetVa);
}

static VOID SvmOpsUnhookAll(VOID)
{
    NptUnhookAll();
}

static VOID SvmOpsEnableSingleStep(VOID)
{
    /*
     * AMD SVM doesn't have a direct MTF equivalent.
     * We simulate single-step by setting RFLAGS.TF and intercepting #DB.
     * The #DB exception is already intercepted for anti-anti-debug.
     */
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) {
        Vmcb->Save.Rflags |= (1ULL << 8);  /* Set TF (Trap Flag) */
    }
}

static VOID SvmOpsDisableSingleStep(VOID)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) {
        Vmcb->Save.Rflags &= ~(1ULL << 8);  /* Clear TF */
    }
}

static ULONG64 SvmOpsReadPrimaryProcControls(VOID)
{
    /* SVM doesn't have exact equivalent of primary proc controls.
     * Return the intercept field which serves a similar purpose. */
    PVMCB Vmcb = SvmGetCurrentVmcb();
    return Vmcb ? Vmcb->Control.Intercept : 0;
}

static VOID SvmOpsWritePrimaryProcControls(ULONG64 Value)
{
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) Vmcb->Control.Intercept = Value;
}

static VOID SvmOpsWriteTscOffset(LONG64 Offset)
{
    /*
     * Write the hardware TSC Offset to VMCB.
     * SVM automatically adds TscOffset to TSC on RDTSC/RDTSCP when
     * TSC intercepts are cleared. A negative offset subtracts time.
     */
    PVMCB Vmcb = SvmGetCurrentVmcb();
    if (Vmcb) {
        Vmcb->Control.TscOffset = (ULONG64)(-Offset);
        /* Mark VMCB clean bits dirty for control area (SVM auto-caches) */
        Vmcb->Control.CleanBits &= ~(1UL << 0);  /* Intercepts/TSC */
    }
}

static PHV_CPU_CONTEXT SvmOpsGetCurrentCpuContext(VOID)
{
    PSVM_CPU_CONTEXT Ctx = SvmGetCurrentCpu();
    return Ctx ? &Ctx->Common : NULL;
}

/* ========================================================================= */
/*  HV_OPS Structure Registration                                            */
/* ========================================================================= */

HV_OPS g_SvmOps = {
    "AMD SVM",                              /* Name */
    CPU_VENDOR_AMD,                         /* Vendor */
    SvmOpsIsSupported,                      /* IsSupported */
    SvmOpsInitialize,                       /* Initialize */
    SvmOpsTerminate,                        /* Terminate */
    SvmOpsReadGuestRip,                     /* ReadGuestRip */
    SvmOpsWriteGuestRip,                    /* WriteGuestRip */
    SvmOpsReadGuestRsp,                     /* ReadGuestRsp */
    SvmOpsWriteGuestRsp,                    /* WriteGuestRsp */
    SvmOpsReadGuestCr3,                     /* ReadGuestCr3 */
    SvmOpsWriteGuestCr3,                    /* WriteGuestCr3 */
    SvmOpsReadGuestRflags,                  /* ReadGuestRflags */
    SvmOpsWriteGuestRflags,                 /* WriteGuestRflags */
    SvmOpsReadExitReason,                   /* ReadExitReason */
    SvmOpsReadExitQualification,            /* ReadExitQualification */
    SvmOpsReadExitInterruptionInfo,         /* ReadExitInterruptionInfo */
    SvmOpsReadExitInterruptionErrorCode,    /* ReadExitInterruptionErrorCode */
    SvmOpsReadExitInstructionLength,        /* ReadExitInstructionLength */
    SvmOpsReadGuestPhysicalAddress,         /* ReadGuestPhysicalAddress */
    SvmOpsAdvanceGuestRip,                  /* AdvanceGuestRip */
    SvmOpsInjectException,                  /* InjectException */
    SvmOpsInjectInterruptInfo,              /* InjectInterruptInfo */
    SvmOpsSetEntryInterruptionInfo,         /* SetEntryInterruptionInfo */
    SvmOpsSetEntryExceptionErrorCode,       /* SetEntryExceptionErrorCode */
    SvmOpsSetEntryInstructionLength,        /* SetEntryInstructionLength */
    SvmOpsSetupPageTables,                  /* SetupPageTables */
    SvmOpsCleanupPageTables,                /* CleanupPageTables */
    SvmOpsInvalidatePageTables,             /* InvalidatePageTables */
    SvmOpsHookFunction,                     /* HookFunction */
    SvmOpsUnhookFunction,                   /* UnhookFunction */
    SvmOpsUnhookAll,                        /* UnhookAll */
    SvmOpsEnableSingleStep,                 /* EnableSingleStep */
    SvmOpsDisableSingleStep,                /* DisableSingleStep */
    SvmOpsReadPrimaryProcControls,          /* ReadPrimaryProcControls */
    SvmOpsWritePrimaryProcControls,         /* WritePrimaryProcControls */
    SvmOpsWriteTscOffset,                   /* WriteTscOffset */
    SvmOpsGetCurrentCpuContext,             /* GetCurrentCpuContext */
};
