#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug  4 14:57:48 2020
# Process ID: 11180
# Current directory: C:/VIVADO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16556 C:\VIVADO\tmp_edit_project.xpr
# Log file: C:/VIVADO/vivado.log
# Journal file: C:/VIVADO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO/tmp_edit_project.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/VIVADO/tmp_edit_project.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {313.062} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.250} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {242.898} CONFIG.CLKOUT1_PHASE_ERROR {300.278}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {78.250} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {43} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {291.806} CONFIG.CLKOUT1_PHASE_ERROR {308.842}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
remove_files  -fileset utils_1 C:/VIVADO/name.tcl.tcl
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.250} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {245.495} CONFIG.CLKOUT1_PHASE_ERROR {245.344}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {285.756} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.258} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {242.898} CONFIG.CLKOUT1_PHASE_ERROR {300.278}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {62.375} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.000} CONFIG.CLKOUT1_JITTER {270.162} CONFIG.CLKOUT1_PHASE_ERROR {408.086}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkRange {2}] [get_ips rgb2dvi_0]
generate_target all [get_files  C:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files C:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
reset_run rgb2dvi_0_synth_1
launch_runs -jobs 4 rgb2dvi_0_synth_1
export_simulation -of_objects [get_files C:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.125} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {146.489} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {62.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {270.162} CONFIG.CLKOUT1_PHASE_ERROR {408.086}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/VIVADO/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO/tmp_edit_project.ip_user_files -ipstatic_source_dir C:/VIVADO/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO/tmp_edit_project.cache/compile_simlib/modelsim} {questa=C:/VIVADO/tmp_edit_project.cache/compile_simlib/questa} {riviera=C:/VIVADO/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=C:/VIVADO/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_hw_server
