
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018e0 <.init>:
  4018e0:	stp	x29, x30, [sp, #-16]!
  4018e4:	mov	x29, sp
  4018e8:	bl	401e40 <ferror@plt+0x60>
  4018ec:	ldp	x29, x30, [sp], #16
  4018f0:	ret

Disassembly of section .plt:

0000000000401900 <memcpy@plt-0x20>:
  401900:	stp	x16, x30, [sp, #-16]!
  401904:	adrp	x16, 418000 <ferror@plt+0x16220>
  401908:	ldr	x17, [x16, #4088]
  40190c:	add	x16, x16, #0xff8
  401910:	br	x17
  401914:	nop
  401918:	nop
  40191c:	nop

0000000000401920 <memcpy@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17220>
  401924:	ldr	x17, [x16]
  401928:	add	x16, x16, #0x0
  40192c:	br	x17

0000000000401930 <_exit@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17220>
  401934:	ldr	x17, [x16, #8]
  401938:	add	x16, x16, #0x8
  40193c:	br	x17

0000000000401940 <strtoul@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17220>
  401944:	ldr	x17, [x16, #16]
  401948:	add	x16, x16, #0x10
  40194c:	br	x17

0000000000401950 <strlen@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17220>
  401954:	ldr	x17, [x16, #24]
  401958:	add	x16, x16, #0x18
  40195c:	br	x17

0000000000401960 <fputs@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17220>
  401964:	ldr	x17, [x16, #32]
  401968:	add	x16, x16, #0x20
  40196c:	br	x17

0000000000401970 <exit@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17220>
  401974:	ldr	x17, [x16, #40]
  401978:	add	x16, x16, #0x28
  40197c:	br	x17

0000000000401980 <dup@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17220>
  401984:	ldr	x17, [x16, #48]
  401988:	add	x16, x16, #0x30
  40198c:	br	x17

0000000000401990 <strtoll@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17220>
  401994:	ldr	x17, [x16, #56]
  401998:	add	x16, x16, #0x38
  40199c:	br	x17

00000000004019a0 <getnameinfo@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019a4:	ldr	x17, [x16, #64]
  4019a8:	add	x16, x16, #0x40
  4019ac:	br	x17

00000000004019b0 <strtod@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019b4:	ldr	x17, [x16, #72]
  4019b8:	add	x16, x16, #0x48
  4019bc:	br	x17

00000000004019c0 <sysinfo@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019c4:	ldr	x17, [x16, #80]
  4019c8:	add	x16, x16, #0x50
  4019cc:	br	x17

00000000004019d0 <localtime_r@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019d4:	ldr	x17, [x16, #88]
  4019d8:	add	x16, x16, #0x58
  4019dc:	br	x17

00000000004019e0 <sprintf@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019e4:	ldr	x17, [x16, #96]
  4019e8:	add	x16, x16, #0x60
  4019ec:	br	x17

00000000004019f0 <putc@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17220>
  4019f4:	ldr	x17, [x16, #104]
  4019f8:	add	x16, x16, #0x68
  4019fc:	br	x17

0000000000401a00 <strftime@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a04:	ldr	x17, [x16, #112]
  401a08:	add	x16, x16, #0x70
  401a0c:	br	x17

0000000000401a10 <__cxa_atexit@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a14:	ldr	x17, [x16, #120]
  401a18:	add	x16, x16, #0x78
  401a1c:	br	x17

0000000000401a20 <fputc@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a24:	ldr	x17, [x16, #128]
  401a28:	add	x16, x16, #0x80
  401a2c:	br	x17

0000000000401a30 <clock_gettime@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a34:	ldr	x17, [x16, #136]
  401a38:	add	x16, x16, #0x88
  401a3c:	br	x17

0000000000401a40 <ctime@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a44:	ldr	x17, [x16, #144]
  401a48:	add	x16, x16, #0x90
  401a4c:	br	x17

0000000000401a50 <setvbuf@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a54:	ldr	x17, [x16, #152]
  401a58:	add	x16, x16, #0x98
  401a5c:	br	x17

0000000000401a60 <strptime@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a64:	ldr	x17, [x16, #160]
  401a68:	add	x16, x16, #0xa0
  401a6c:	br	x17

0000000000401a70 <snprintf@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a74:	ldr	x17, [x16, #168]
  401a78:	add	x16, x16, #0xa8
  401a7c:	br	x17

0000000000401a80 <localeconv@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a84:	ldr	x17, [x16, #176]
  401a88:	add	x16, x16, #0xb0
  401a8c:	br	x17

0000000000401a90 <fileno@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17220>
  401a94:	ldr	x17, [x16, #184]
  401a98:	add	x16, x16, #0xb8
  401a9c:	br	x17

0000000000401aa0 <localtime@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401aa4:	ldr	x17, [x16, #192]
  401aa8:	add	x16, x16, #0xc0
  401aac:	br	x17

0000000000401ab0 <signal@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ab4:	ldr	x17, [x16, #200]
  401ab8:	add	x16, x16, #0xc8
  401abc:	br	x17

0000000000401ac0 <fclose@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ac4:	ldr	x17, [x16, #208]
  401ac8:	add	x16, x16, #0xd0
  401acc:	br	x17

0000000000401ad0 <fopen@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ad4:	ldr	x17, [x16, #216]
  401ad8:	add	x16, x16, #0xd8
  401adc:	br	x17

0000000000401ae0 <time@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ae4:	ldr	x17, [x16, #224]
  401ae8:	add	x16, x16, #0xe0
  401aec:	br	x17

0000000000401af0 <malloc@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401af4:	ldr	x17, [x16, #232]
  401af8:	add	x16, x16, #0xe8
  401afc:	br	x17

0000000000401b00 <__isoc99_fscanf@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b04:	ldr	x17, [x16, #240]
  401b08:	add	x16, x16, #0xf0
  401b0c:	br	x17

0000000000401b10 <__strtol_internal@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b14:	ldr	x17, [x16, #248]
  401b18:	add	x16, x16, #0xf8
  401b1c:	br	x17

0000000000401b20 <strncmp@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b24:	ldr	x17, [x16, #256]
  401b28:	add	x16, x16, #0x100
  401b2c:	br	x17

0000000000401b30 <bindtextdomain@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b34:	ldr	x17, [x16, #264]
  401b38:	add	x16, x16, #0x108
  401b3c:	br	x17

0000000000401b40 <__libc_start_main@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b44:	ldr	x17, [x16, #272]
  401b48:	add	x16, x16, #0x110
  401b4c:	br	x17

0000000000401b50 <fgetc@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b54:	ldr	x17, [x16, #280]
  401b58:	add	x16, x16, #0x118
  401b5c:	br	x17

0000000000401b60 <gettimeofday@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b64:	ldr	x17, [x16, #288]
  401b68:	add	x16, x16, #0x120
  401b6c:	br	x17

0000000000401b70 <getpwnam@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b74:	ldr	x17, [x16, #296]
  401b78:	add	x16, x16, #0x128
  401b7c:	br	x17

0000000000401b80 <gmtime_r@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b84:	ldr	x17, [x16, #304]
  401b88:	add	x16, x16, #0x130
  401b8c:	br	x17

0000000000401b90 <__strtoul_internal@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17220>
  401b94:	ldr	x17, [x16, #312]
  401b98:	add	x16, x16, #0x138
  401b9c:	br	x17

0000000000401ba0 <__xpg_basename@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ba4:	ldr	x17, [x16, #320]
  401ba8:	add	x16, x16, #0x140
  401bac:	br	x17

0000000000401bb0 <strdup@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401bb4:	ldr	x17, [x16, #328]
  401bb8:	add	x16, x16, #0x148
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401bc4:	ldr	x17, [x16, #336]
  401bc8:	add	x16, x16, #0x150
  401bcc:	br	x17

0000000000401bd0 <__gmon_start__@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401bd4:	ldr	x17, [x16, #344]
  401bd8:	add	x16, x16, #0x158
  401bdc:	br	x17

0000000000401be0 <mktime@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401be4:	ldr	x17, [x16, #352]
  401be8:	add	x16, x16, #0x160
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401bf4:	ldr	x17, [x16, #360]
  401bf8:	add	x16, x16, #0x168
  401bfc:	br	x17

0000000000401c00 <access@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c04:	ldr	x17, [x16, #368]
  401c08:	add	x16, x16, #0x170
  401c0c:	br	x17

0000000000401c10 <memcmp@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c14:	ldr	x17, [x16, #376]
  401c18:	add	x16, x16, #0x178
  401c1c:	br	x17

0000000000401c20 <textdomain@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c24:	ldr	x17, [x16, #384]
  401c28:	add	x16, x16, #0x180
  401c2c:	br	x17

0000000000401c30 <getopt_long@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c34:	ldr	x17, [x16, #392]
  401c38:	add	x16, x16, #0x188
  401c3c:	br	x17

0000000000401c40 <strcmp@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c44:	ldr	x17, [x16, #400]
  401c48:	add	x16, x16, #0x190
  401c4c:	br	x17

0000000000401c50 <warn@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c54:	ldr	x17, [x16, #408]
  401c58:	add	x16, x16, #0x198
  401c5c:	br	x17

0000000000401c60 <__ctype_b_loc@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c64:	ldr	x17, [x16, #416]
  401c68:	add	x16, x16, #0x1a0
  401c6c:	br	x17

0000000000401c70 <strtol@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c74:	ldr	x17, [x16, #424]
  401c78:	add	x16, x16, #0x1a8
  401c7c:	br	x17

0000000000401c80 <fseeko@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c84:	ldr	x17, [x16, #432]
  401c88:	add	x16, x16, #0x1b0
  401c8c:	br	x17

0000000000401c90 <fread@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17220>
  401c94:	ldr	x17, [x16, #440]
  401c98:	add	x16, x16, #0x1b8
  401c9c:	br	x17

0000000000401ca0 <free@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ca4:	ldr	x17, [x16, #448]
  401ca8:	add	x16, x16, #0x1c0
  401cac:	br	x17

0000000000401cb0 <strncasecmp@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401cb4:	ldr	x17, [x16, #456]
  401cb8:	add	x16, x16, #0x1c8
  401cbc:	br	x17

0000000000401cc0 <vasprintf@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401cc4:	ldr	x17, [x16, #464]
  401cc8:	add	x16, x16, #0x1d0
  401ccc:	br	x17

0000000000401cd0 <strndup@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401cd4:	ldr	x17, [x16, #472]
  401cd8:	add	x16, x16, #0x1d8
  401cdc:	br	x17

0000000000401ce0 <strspn@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401ce4:	ldr	x17, [x16, #480]
  401ce8:	add	x16, x16, #0x1e0
  401cec:	br	x17

0000000000401cf0 <strchr@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401cf4:	ldr	x17, [x16, #488]
  401cf8:	add	x16, x16, #0x1e8
  401cfc:	br	x17

0000000000401d00 <ftello@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d04:	ldr	x17, [x16, #496]
  401d08:	add	x16, x16, #0x1f0
  401d0c:	br	x17

0000000000401d10 <fflush@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d14:	ldr	x17, [x16, #504]
  401d18:	add	x16, x16, #0x1f8
  401d1c:	br	x17

0000000000401d20 <warnx@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d24:	ldr	x17, [x16, #512]
  401d28:	add	x16, x16, #0x200
  401d2c:	br	x17

0000000000401d30 <__fxstat@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d34:	ldr	x17, [x16, #520]
  401d38:	add	x16, x16, #0x208
  401d3c:	br	x17

0000000000401d40 <dcgettext@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d44:	ldr	x17, [x16, #528]
  401d48:	add	x16, x16, #0x210
  401d4c:	br	x17

0000000000401d50 <errx@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d54:	ldr	x17, [x16, #536]
  401d58:	add	x16, x16, #0x218
  401d5c:	br	x17

0000000000401d60 <strcspn@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d64:	ldr	x17, [x16, #544]
  401d68:	add	x16, x16, #0x220
  401d6c:	br	x17

0000000000401d70 <printf@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d74:	ldr	x17, [x16, #552]
  401d78:	add	x16, x16, #0x228
  401d7c:	br	x17

0000000000401d80 <__assert_fail@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d84:	ldr	x17, [x16, #560]
  401d88:	add	x16, x16, #0x230
  401d8c:	br	x17

0000000000401d90 <__errno_location@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17220>
  401d94:	ldr	x17, [x16, #568]
  401d98:	add	x16, x16, #0x238
  401d9c:	br	x17

0000000000401da0 <__xstat@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401da4:	ldr	x17, [x16, #576]
  401da8:	add	x16, x16, #0x240
  401dac:	br	x17

0000000000401db0 <fprintf@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401db4:	ldr	x17, [x16, #584]
  401db8:	add	x16, x16, #0x248
  401dbc:	br	x17

0000000000401dc0 <err@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401dc4:	ldr	x17, [x16, #592]
  401dc8:	add	x16, x16, #0x250
  401dcc:	br	x17

0000000000401dd0 <setlocale@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401dd4:	ldr	x17, [x16, #600]
  401dd8:	add	x16, x16, #0x258
  401ddc:	br	x17

0000000000401de0 <ferror@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17220>
  401de4:	ldr	x17, [x16, #608]
  401de8:	add	x16, x16, #0x260
  401dec:	br	x17

Disassembly of section .text:

0000000000401df0 <.text>:
  401df0:	mov	x29, #0x0                   	// #0
  401df4:	mov	x30, #0x0                   	// #0
  401df8:	mov	x5, x0
  401dfc:	ldr	x1, [sp]
  401e00:	add	x2, sp, #0x8
  401e04:	mov	x6, sp
  401e08:	movz	x0, #0x0, lsl #48
  401e0c:	movk	x0, #0x0, lsl #32
  401e10:	movk	x0, #0x40, lsl #16
  401e14:	movk	x0, #0x2df4
  401e18:	movz	x3, #0x0, lsl #48
  401e1c:	movk	x3, #0x0, lsl #32
  401e20:	movk	x3, #0x40, lsl #16
  401e24:	movk	x3, #0x6998
  401e28:	movz	x4, #0x0, lsl #48
  401e2c:	movk	x4, #0x0, lsl #32
  401e30:	movk	x4, #0x40, lsl #16
  401e34:	movk	x4, #0x6a18
  401e38:	bl	401b40 <__libc_start_main@plt>
  401e3c:	bl	401bf0 <abort@plt>
  401e40:	adrp	x0, 418000 <ferror@plt+0x16220>
  401e44:	ldr	x0, [x0, #4064]
  401e48:	cbz	x0, 401e50 <ferror@plt+0x70>
  401e4c:	b	401bd0 <__gmon_start__@plt>
  401e50:	ret
  401e54:	adrp	x0, 419000 <ferror@plt+0x17220>
  401e58:	add	x0, x0, #0x280
  401e5c:	adrp	x1, 419000 <ferror@plt+0x17220>
  401e60:	add	x1, x1, #0x280
  401e64:	cmp	x0, x1
  401e68:	b.eq	401e9c <ferror@plt+0xbc>  // b.none
  401e6c:	stp	x29, x30, [sp, #-32]!
  401e70:	mov	x29, sp
  401e74:	adrp	x0, 406000 <ferror@plt+0x4220>
  401e78:	ldr	x0, [x0, #2632]
  401e7c:	str	x0, [sp, #24]
  401e80:	mov	x1, x0
  401e84:	cbz	x1, 401e94 <ferror@plt+0xb4>
  401e88:	adrp	x0, 419000 <ferror@plt+0x17220>
  401e8c:	add	x0, x0, #0x280
  401e90:	blr	x1
  401e94:	ldp	x29, x30, [sp], #32
  401e98:	ret
  401e9c:	ret
  401ea0:	adrp	x0, 419000 <ferror@plt+0x17220>
  401ea4:	add	x0, x0, #0x280
  401ea8:	adrp	x1, 419000 <ferror@plt+0x17220>
  401eac:	add	x1, x1, #0x280
  401eb0:	sub	x0, x0, x1
  401eb4:	lsr	x1, x0, #63
  401eb8:	add	x0, x1, x0, asr #3
  401ebc:	cmp	xzr, x0, asr #1
  401ec0:	b.eq	401ef8 <ferror@plt+0x118>  // b.none
  401ec4:	stp	x29, x30, [sp, #-32]!
  401ec8:	mov	x29, sp
  401ecc:	asr	x1, x0, #1
  401ed0:	adrp	x0, 406000 <ferror@plt+0x4220>
  401ed4:	ldr	x0, [x0, #2640]
  401ed8:	str	x0, [sp, #24]
  401edc:	mov	x2, x0
  401ee0:	cbz	x2, 401ef0 <ferror@plt+0x110>
  401ee4:	adrp	x0, 419000 <ferror@plt+0x17220>
  401ee8:	add	x0, x0, #0x280
  401eec:	blr	x2
  401ef0:	ldp	x29, x30, [sp], #32
  401ef4:	ret
  401ef8:	ret
  401efc:	adrp	x0, 419000 <ferror@plt+0x17220>
  401f00:	ldrb	w0, [x0, #680]
  401f04:	cbnz	w0, 401f28 <ferror@plt+0x148>
  401f08:	stp	x29, x30, [sp, #-16]!
  401f0c:	mov	x29, sp
  401f10:	bl	401e54 <ferror@plt+0x74>
  401f14:	adrp	x0, 419000 <ferror@plt+0x17220>
  401f18:	mov	w1, #0x1                   	// #1
  401f1c:	strb	w1, [x0, #680]
  401f20:	ldp	x29, x30, [sp], #16
  401f24:	ret
  401f28:	ret
  401f2c:	stp	x29, x30, [sp, #-16]!
  401f30:	mov	x29, sp
  401f34:	bl	401ea0 <ferror@plt+0xc0>
  401f38:	ldp	x29, x30, [sp], #16
  401f3c:	ret
  401f40:	stp	x29, x30, [sp, #-32]!
  401f44:	mov	x29, sp
  401f48:	str	x19, [sp, #16]
  401f4c:	mov	x19, x0
  401f50:	bl	401af0 <malloc@plt>
  401f54:	cmp	x0, #0x0
  401f58:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  401f5c:	b.ne	401f6c <ferror@plt+0x18c>  // b.any
  401f60:	ldr	x19, [sp, #16]
  401f64:	ldp	x29, x30, [sp], #32
  401f68:	ret
  401f6c:	mov	x2, x19
  401f70:	adrp	x1, 406000 <ferror@plt+0x4220>
  401f74:	add	x1, x1, #0xa58
  401f78:	mov	w0, #0x1                   	// #1
  401f7c:	bl	401dc0 <err@plt>
  401f80:	stp	x29, x30, [sp, #-16]!
  401f84:	mov	x29, sp
  401f88:	cbz	x0, 401f9c <ferror@plt+0x1bc>
  401f8c:	bl	401bb0 <strdup@plt>
  401f90:	cbz	x0, 401fbc <ferror@plt+0x1dc>
  401f94:	ldp	x29, x30, [sp], #16
  401f98:	ret
  401f9c:	adrp	x3, 407000 <ferror@plt+0x5220>
  401fa0:	add	x3, x3, #0x458
  401fa4:	mov	w2, #0x4a                  	// #74
  401fa8:	adrp	x1, 406000 <ferror@plt+0x4220>
  401fac:	add	x1, x1, #0xa78
  401fb0:	adrp	x0, 406000 <ferror@plt+0x4220>
  401fb4:	add	x0, x0, #0xa90
  401fb8:	bl	401d80 <__assert_fail@plt>
  401fbc:	adrp	x1, 406000 <ferror@plt+0x4220>
  401fc0:	add	x1, x1, #0xa98
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	bl	401dc0 <err@plt>
  401fcc:	stp	x29, x30, [sp, #-32]!
  401fd0:	mov	x29, sp
  401fd4:	str	x19, [sp, #16]
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 406000 <ferror@plt+0x4220>
  401fe0:	add	x1, x1, #0xab0
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	401d40 <dcgettext@plt>
  401fec:	mov	x19, x0
  401ff0:	adrp	x0, 419000 <ferror@plt+0x17220>
  401ff4:	add	x0, x0, #0x2b0
  401ff8:	bl	401a40 <ctime@plt>
  401ffc:	mov	x1, x0
  402000:	strb	wzr, [x0, #16]
  402004:	mov	x0, x19
  402008:	bl	401d20 <warnx@plt>
  40200c:	adrp	x1, 401000 <memcpy@plt-0x920>
  402010:	add	x1, x1, #0xfcc
  402014:	mov	w0, #0x3                   	// #3
  402018:	bl	401ab0 <signal@plt>
  40201c:	ldr	x19, [sp, #16]
  402020:	ldp	x29, x30, [sp], #32
  402024:	ret
  402028:	sub	sp, sp, #0x430
  40202c:	stp	x29, x30, [sp]
  402030:	mov	x29, sp
  402034:	stp	x19, x20, [sp, #16]
  402038:	mov	x20, x0
  40203c:	mov	x19, x1
  402040:	cmp	x2, #0x0
  402044:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  402048:	b.ne	402108 <ferror@plt+0x328>  // b.any
  40204c:	stp	x21, x22, [sp, #32]
  402050:	mov	x21, x3
  402054:	cbz	x1, 402120 <ferror@plt+0x340>
  402058:	adrp	x4, 419000 <ferror@plt+0x17220>
  40205c:	add	x4, x4, #0x2b0
  402060:	ldr	w2, [x4, #24]
  402064:	ldr	w3, [x4, #8]
  402068:	sub	w0, w2, w3
  40206c:	str	w0, [x4, #24]
  402070:	tbz	w0, #31, 402220 <ferror@plt+0x440>
  402074:	adrp	x1, 419000 <ferror@plt+0x17220>
  402078:	add	x1, x1, #0x2b0
  40207c:	ldr	x22, [x1, #16]
  402080:	sub	x22, x22, #0x4, lsl #12
  402084:	str	x22, [x1, #16]
  402088:	mov	w0, #0x0                   	// #0
  40208c:	tbnz	x22, #63, 4022c0 <ferror@plt+0x4e0>
  402090:	sub	w0, w3, w2
  402094:	sxtw	x2, w2
  402098:	adrp	x1, 419000 <ferror@plt+0x17220>
  40209c:	add	x1, x1, #0x2e0
  4020a0:	add	x3, sp, #0x30
  4020a4:	add	x0, x3, w0, sxtw
  4020a8:	bl	401920 <memcpy@plt>
  4020ac:	mov	w2, #0x0                   	// #0
  4020b0:	mov	x1, x22
  4020b4:	mov	x0, x20
  4020b8:	bl	401c80 <fseeko@plt>
  4020bc:	tbnz	w0, #31, 402244 <ferror@plt+0x464>
  4020c0:	mov	x3, x20
  4020c4:	mov	x2, #0x1                   	// #1
  4020c8:	mov	x1, #0x4000                	// #16384
  4020cc:	adrp	x0, 419000 <ferror@plt+0x17220>
  4020d0:	add	x0, x0, #0x2e0
  4020d4:	bl	401c90 <fread@plt>
  4020d8:	cmp	x0, #0x1
  4020dc:	b.eq	40226c <ferror@plt+0x48c>  // b.none
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	adrp	x1, 406000 <ferror@plt+0x4220>
  4020e8:	add	x1, x1, #0xad8
  4020ec:	mov	x0, #0x0                   	// #0
  4020f0:	bl	401d40 <dcgettext@plt>
  4020f4:	mov	x1, x21
  4020f8:	bl	401c50 <warn@plt>
  4020fc:	mov	w0, #0x0                   	// #0
  402100:	ldp	x21, x22, [sp, #32]
  402104:	b	4022c4 <ferror@plt+0x4e4>
  402108:	mov	x3, x0
  40210c:	mov	x2, #0x1                   	// #1
  402110:	mov	x1, #0x190                 	// #400
  402114:	mov	x0, x19
  402118:	bl	401c90 <fread@plt>
  40211c:	b	4022c4 <ferror@plt+0x4e4>
  402120:	adrp	x19, 419000 <ferror@plt+0x17220>
  402124:	add	x19, x19, #0x2b0
  402128:	mov	w0, #0x190                 	// #400
  40212c:	str	w0, [x19, #8]
  402130:	mov	w2, #0x2                   	// #2
  402134:	mov	x1, #0x0                   	// #0
  402138:	mov	x0, x20
  40213c:	bl	401c80 <fseeko@plt>
  402140:	mov	x0, x20
  402144:	bl	401d00 <ftello@plt>
  402148:	mov	x1, x0
  40214c:	str	x0, [x19, #16]
  402150:	mov	w0, #0x0                   	// #0
  402154:	cbnz	x1, 402160 <ferror@plt+0x380>
  402158:	ldp	x21, x22, [sp, #32]
  40215c:	b	4022c4 <ferror@plt+0x4e4>
  402160:	add	x19, x1, #0x3, lsl #12
  402164:	add	x19, x19, #0xffe
  402168:	subs	x1, x1, #0x1
  40216c:	csel	x1, x19, x1, mi  // mi = first
  402170:	and	x19, x1, #0xffffffffffffc000
  402174:	mov	w2, #0x0                   	// #0
  402178:	mov	x1, x19
  40217c:	mov	x0, x20
  402180:	bl	401c80 <fseeko@plt>
  402184:	tbnz	w0, #31, 4021d0 <ferror@plt+0x3f0>
  402188:	adrp	x0, 419000 <ferror@plt+0x17220>
  40218c:	add	x0, x0, #0x2b0
  402190:	ldr	x1, [x0, #16]
  402194:	sub	w1, w1, w19
  402198:	str	w1, [x0, #24]
  40219c:	mov	x3, x20
  4021a0:	mov	x2, #0x1                   	// #1
  4021a4:	sxtw	x1, w1
  4021a8:	adrp	x0, 419000 <ferror@plt+0x17220>
  4021ac:	add	x0, x0, #0x2e0
  4021b0:	bl	401c90 <fread@plt>
  4021b4:	cmp	x0, #0x1
  4021b8:	b.ne	4021f8 <ferror@plt+0x418>  // b.any
  4021bc:	adrp	x0, 419000 <ferror@plt+0x17220>
  4021c0:	str	x19, [x0, #704]
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	ldp	x21, x22, [sp, #32]
  4021cc:	b	4022c4 <ferror@plt+0x4e4>
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	adrp	x1, 406000 <ferror@plt+0x4220>
  4021d8:	add	x1, x1, #0xac0
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	bl	401d40 <dcgettext@plt>
  4021e4:	mov	x1, x21
  4021e8:	bl	401c50 <warn@plt>
  4021ec:	mov	w0, #0x0                   	// #0
  4021f0:	ldp	x21, x22, [sp, #32]
  4021f4:	b	4022c4 <ferror@plt+0x4e4>
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	adrp	x1, 406000 <ferror@plt+0x4220>
  402200:	add	x1, x1, #0xad8
  402204:	mov	x0, #0x0                   	// #0
  402208:	bl	401d40 <dcgettext@plt>
  40220c:	mov	x1, x21
  402210:	bl	401c50 <warn@plt>
  402214:	mov	w0, #0x0                   	// #0
  402218:	ldp	x21, x22, [sp, #32]
  40221c:	b	4022c4 <ferror@plt+0x4e4>
  402220:	mov	x2, #0x190                 	// #400
  402224:	adrp	x1, 419000 <ferror@plt+0x17220>
  402228:	add	x1, x1, #0x2e0
  40222c:	add	x1, x1, w0, sxtw
  402230:	mov	x0, x19
  402234:	bl	401920 <memcpy@plt>
  402238:	mov	w0, #0x1                   	// #1
  40223c:	ldp	x21, x22, [sp, #32]
  402240:	b	4022c4 <ferror@plt+0x4e4>
  402244:	mov	w2, #0x5                   	// #5
  402248:	adrp	x1, 406000 <ferror@plt+0x4220>
  40224c:	add	x1, x1, #0xac0
  402250:	mov	x0, #0x0                   	// #0
  402254:	bl	401d40 <dcgettext@plt>
  402258:	mov	x1, x21
  40225c:	bl	401c50 <warn@plt>
  402260:	mov	w0, #0x0                   	// #0
  402264:	ldp	x21, x22, [sp, #32]
  402268:	b	4022c4 <ferror@plt+0x4e4>
  40226c:	adrp	x21, 419000 <ferror@plt+0x17220>
  402270:	add	x21, x21, #0x2b0
  402274:	ldr	w20, [x21, #24]
  402278:	neg	w2, w20
  40227c:	sxtw	x0, w20
  402280:	add	x0, x0, #0x4, lsl #12
  402284:	sxtw	x2, w2
  402288:	adrp	x1, 419000 <ferror@plt+0x17220>
  40228c:	add	x1, x1, #0x2e0
  402290:	add	x1, x1, x0
  402294:	add	x0, sp, #0x30
  402298:	bl	401920 <memcpy@plt>
  40229c:	add	w20, w20, #0x4, lsl #12
  4022a0:	str	w20, [x21, #24]
  4022a4:	mov	x2, #0x190                 	// #400
  4022a8:	add	x1, sp, #0x30
  4022ac:	mov	x0, x19
  4022b0:	bl	401920 <memcpy@plt>
  4022b4:	mov	w0, #0x1                   	// #1
  4022b8:	ldp	x21, x22, [sp, #32]
  4022bc:	b	4022c4 <ferror@plt+0x4e4>
  4022c0:	ldp	x21, x22, [sp, #32]
  4022c4:	ldp	x19, x20, [sp, #16]
  4022c8:	ldp	x29, x30, [sp]
  4022cc:	add	sp, sp, #0x430
  4022d0:	ret
  4022d4:	stp	x29, x30, [sp, #-48]!
  4022d8:	mov	x29, sp
  4022dc:	stp	x19, x20, [sp, #16]
  4022e0:	mov	w4, w0
  4022e4:	mov	x20, x1
  4022e8:	mov	x19, x2
  4022ec:	mov	x0, x3
  4022f0:	cmp	w4, #0x3
  4022f4:	b.eq	4023bc <ferror@plt+0x5dc>  // b.none
  4022f8:	b.gt	40235c <ferror@plt+0x57c>
  4022fc:	cbz	w4, 402390 <ferror@plt+0x5b0>
  402300:	cmp	w4, #0x2
  402304:	b.ne	4023d0 <ferror@plt+0x5f0>  // b.any
  402308:	bl	401a40 <ctime@plt>
  40230c:	mov	x3, x0
  402310:	adrp	x2, 406000 <ferror@plt+0x4220>
  402314:	add	x2, x2, #0xaf8
  402318:	mov	x1, x19
  40231c:	mov	x0, x20
  402320:	bl	401a70 <snprintf@plt>
  402324:	cbz	x20, 4023b4 <ferror@plt+0x5d4>
  402328:	str	x21, [sp, #32]
  40232c:	mov	x0, x20
  402330:	bl	401950 <strlen@plt>
  402334:	mov	x19, x0
  402338:	cbz	x19, 4023a4 <ferror@plt+0x5c4>
  40233c:	sub	x21, x19, #0x1
  402340:	bl	401c60 <__ctype_b_loc@plt>
  402344:	ldrb	w1, [x20, x21]
  402348:	ldr	x0, [x0]
  40234c:	ldrh	w0, [x0, x1, lsl #1]
  402350:	tbz	w0, #13, 4023a4 <ferror@plt+0x5c4>
  402354:	mov	x19, x21
  402358:	b	402338 <ferror@plt+0x558>
  40235c:	cmp	w4, #0x4
  402360:	b.ne	4023d0 <ferror@plt+0x5f0>  // b.any
  402364:	bl	401aa0 <localtime@plt>
  402368:	ldr	w4, [x0, #4]
  40236c:	ldr	w3, [x0, #8]
  402370:	adrp	x2, 406000 <ferror@plt+0x4220>
  402374:	add	x2, x2, #0xae8
  402378:	mov	x1, x19
  40237c:	mov	x0, x20
  402380:	bl	401a70 <snprintf@plt>
  402384:	cmp	w0, #0x0
  402388:	csetm	w0, eq  // eq = none
  40238c:	b	402398 <ferror@plt+0x5b8>
  402390:	strb	wzr, [x1]
  402394:	mov	w0, w4
  402398:	ldp	x19, x20, [sp, #16]
  40239c:	ldp	x29, x30, [sp], #48
  4023a0:	ret
  4023a4:	strb	wzr, [x20, x19]
  4023a8:	ldr	x21, [sp, #32]
  4023ac:	mov	w0, w19
  4023b0:	b	402398 <ferror@plt+0x5b8>
  4023b4:	mov	x19, #0x0                   	// #0
  4023b8:	b	4023ac <ferror@plt+0x5cc>
  4023bc:	mov	x3, x2
  4023c0:	mov	x2, x1
  4023c4:	mov	w1, #0x27                  	// #39
  4023c8:	bl	4067e0 <ferror@plt+0x4a00>
  4023cc:	b	402398 <ferror@plt+0x5b8>
  4023d0:	str	x21, [sp, #32]
  4023d4:	bl	401bf0 <abort@plt>
  4023d8:	sub	sp, sp, #0x470
  4023dc:	stp	x29, x30, [sp, #64]
  4023e0:	add	x29, sp, #0x40
  4023e4:	stp	x19, x20, [sp, #80]
  4023e8:	stp	x21, x22, [sp, #96]
  4023ec:	stp	x23, x24, [sp, #112]
  4023f0:	stp	x25, x26, [sp, #128]
  4023f4:	stp	x27, x28, [sp, #144]
  4023f8:	mov	x22, x0
  4023fc:	mov	x23, x1
  402400:	str	x2, [sp, #168]
  402404:	mov	w26, w3
  402408:	ldp	x0, x1, [x1, #8]
  40240c:	stp	x0, x1, [sp, #480]
  402410:	ldp	x0, x1, [x23, #24]
  402414:	stp	x0, x1, [sp, #496]
  402418:	strb	wzr, [sp, #512]
  40241c:	mov	x2, #0x3                   	// #3
  402420:	adrp	x1, 406000 <ferror@plt+0x4220>
  402424:	add	x1, x1, #0xb00
  402428:	add	x0, sp, #0x1e0
  40242c:	bl	401b20 <strncmp@plt>
  402430:	cbnz	w0, 40244c <ferror@plt+0x66c>
  402434:	bl	401c60 <__ctype_b_loc@plt>
  402438:	ldrsb	x1, [sp, #483]
  40243c:	ldr	x0, [x0]
  402440:	ldrh	w0, [x0, x1, lsl #1]
  402444:	tbz	w0, #11, 40244c <ferror@plt+0x66c>
  402448:	strb	wzr, [sp, #483]
  40244c:	mov	x2, #0x4                   	// #4
  402450:	adrp	x1, 406000 <ferror@plt+0x4220>
  402454:	add	x1, x1, #0xb08
  402458:	add	x0, sp, #0x1e0
  40245c:	bl	401b20 <strncmp@plt>
  402460:	cbnz	w0, 40247c <ferror@plt+0x69c>
  402464:	bl	401c60 <__ctype_b_loc@plt>
  402468:	ldrsb	x1, [sp, #484]
  40246c:	ldr	x0, [x0]
  402470:	ldrh	w0, [x0, x1, lsl #1]
  402474:	tbz	w0, #11, 40247c <ferror@plt+0x69c>
  402478:	strb	wzr, [sp, #484]
  40247c:	ldr	x20, [x22, #16]
  402480:	cbz	x20, 4024fc <ferror@plt+0x71c>
  402484:	ldr	x19, [x20]
  402488:	cbz	x19, 402c6c <ferror@plt+0xe8c>
  40248c:	add	x25, x23, #0x2c
  402490:	mov	x24, #0x20                  	// #32
  402494:	adrp	x21, 406000 <ferror@plt+0x4220>
  402498:	add	x21, x21, #0xb10
  40249c:	mov	x27, #0x3                   	// #3
  4024a0:	add	x0, sp, #0x1e0
  4024a4:	add	x28, x0, x27
  4024a8:	b	4024b4 <ferror@plt+0x6d4>
  4024ac:	ldr	x19, [x20, #8]!
  4024b0:	cbz	x19, 402674 <ferror@plt+0x894>
  4024b4:	mov	x2, x24
  4024b8:	mov	x1, x19
  4024bc:	mov	x0, x25
  4024c0:	bl	401b20 <strncmp@plt>
  4024c4:	cbz	w0, 4024fc <ferror@plt+0x71c>
  4024c8:	mov	x1, x19
  4024cc:	add	x0, sp, #0x1e0
  4024d0:	bl	401c40 <strcmp@plt>
  4024d4:	cbz	w0, 4024fc <ferror@plt+0x71c>
  4024d8:	mov	x2, x27
  4024dc:	mov	x1, x21
  4024e0:	add	x0, sp, #0x1e0
  4024e4:	bl	401b20 <strncmp@plt>
  4024e8:	cbnz	w0, 4024ac <ferror@plt+0x6cc>
  4024ec:	mov	x1, x19
  4024f0:	mov	x0, x28
  4024f4:	bl	401c40 <strcmp@plt>
  4024f8:	cbnz	w0, 4024ac <ferror@plt+0x6cc>
  4024fc:	ldr	w19, [x22, #64]
  402500:	ldr	x1, [x23, #344]
  402504:	str	x1, [sp, #1128]
  402508:	ldr	x0, [x22, #56]
  40250c:	cbz	x0, 402528 <ferror@plt+0x748>
  402510:	cmp	x1, x0
  402514:	b.gt	402c74 <ferror@plt+0xe94>
  402518:	ldr	x1, [sp, #168]
  40251c:	cmp	x1, #0x0
  402520:	ccmp	x0, x1, #0x4, gt
  402524:	b.gt	402c7c <ferror@plt+0xe9c>
  402528:	ubfiz	x0, x19, #1, #32
  40252c:	add	x0, x0, w19, uxtw
  402530:	adrp	x1, 407000 <ferror@plt+0x5220>
  402534:	add	x1, x1, #0x458
  402538:	add	x0, x1, x0, lsl #3
  40253c:	add	x3, sp, #0x468
  402540:	mov	x2, #0x20                  	// #32
  402544:	add	x1, sp, #0x448
  402548:	ldr	w0, [x0, #20]
  40254c:	bl	4022d4 <ferror@plt+0x4f4>
  402550:	tbnz	w0, #31, 40267c <ferror@plt+0x89c>
  402554:	ldr	x21, [sp, #168]
  402558:	ldr	x20, [sp, #1128]
  40255c:	adrp	x0, 406000 <ferror@plt+0x4220>
  402560:	add	x0, x0, #0xb38
  402564:	ldrh	w1, [x0]
  402568:	strh	w1, [sp, #1064]
  40256c:	ldrb	w0, [x0, #2]
  402570:	strb	w0, [sp, #1066]
  402574:	ubfiz	x0, x19, #1, #32
  402578:	add	x0, x0, w19, uxtw
  40257c:	adrp	x1, 407000 <ferror@plt+0x5220>
  402580:	add	x1, x1, #0x458
  402584:	add	x0, x1, x0, lsl #3
  402588:	add	x3, sp, #0xa8
  40258c:	mov	x2, #0x1e                  	// #30
  402590:	add	x1, sp, #0x42a
  402594:	ldr	w0, [x0, #28]
  402598:	bl	4022d4 <ferror@plt+0x4f4>
  40259c:	tbnz	w0, #31, 40269c <ferror@plt+0x8bc>
  4025a0:	adrp	x0, 419000 <ferror@plt+0x17220>
  4025a4:	ldr	x0, [x0, #720]
  4025a8:	ldr	x1, [sp, #168]
  4025ac:	cmp	x1, x0
  4025b0:	b.eq	4026bc <ferror@plt+0x8dc>  // b.none
  4025b4:	sub	x20, x21, x20
  4025b8:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  4025bc:	movk	x0, #0x8889
  4025c0:	smulh	x2, x20, x0
  4025c4:	add	x2, x2, x20
  4025c8:	asr	x2, x2, #5
  4025cc:	asr	x4, x20, #63
  4025d0:	sub	x2, x2, x4
  4025d4:	smulh	x0, x2, x0
  4025d8:	add	x0, x0, x2
  4025dc:	asr	x0, x0, #5
  4025e0:	sub	x0, x0, x2, asr #63
  4025e4:	lsl	x3, x0, #4
  4025e8:	sub	x0, x3, x0
  4025ec:	sub	x3, x2, x0, lsl #2
  4025f0:	mov	x0, #0x7c05                	// #31749
  4025f4:	movk	x0, #0x6af3, lsl #16
  4025f8:	movk	x0, #0x59e2, lsl #32
  4025fc:	movk	x0, #0x48d1, lsl #48
  402600:	smulh	x0, x20, x0
  402604:	asr	x0, x0, #10
  402608:	sub	x1, x0, x4
  40260c:	mov	x0, #0xaaab                	// #43691
  402610:	movk	x0, #0xaaaa, lsl #16
  402614:	movk	x0, #0xaaaa, lsl #32
  402618:	movk	x0, #0x2aaa, lsl #48
  40261c:	smulh	x0, x1, x0
  402620:	asr	x0, x0, #2
  402624:	sub	x0, x0, x1, asr #63
  402628:	add	x0, x0, x0, lsl #1
  40262c:	sub	x0, x1, x0, lsl #3
  402630:	mov	x1, #0x2957                	// #10583
  402634:	movk	x1, #0xce51, lsl #16
  402638:	movk	x1, #0xc8a0, lsl #32
  40263c:	movk	x1, #0x1845, lsl #48
  402640:	smulh	x1, x20, x1
  402644:	asr	x1, x1, #13
  402648:	sub	x2, x1, x4
  40264c:	cmp	w1, w4
  402650:	b.ne	40274c <ferror@plt+0x96c>  // b.any
  402654:	cbnz	w0, 4027d0 <ferror@plt+0x9f0>
  402658:	tbnz	x20, #63, 4027f0 <ferror@plt+0xa10>
  40265c:	mov	w2, #0x0                   	// #0
  402660:	adrp	x1, 406000 <ferror@plt+0x4220>
  402664:	add	x1, x1, #0xb60
  402668:	add	x0, sp, #0x408
  40266c:	bl	4019e0 <sprintf@plt>
  402670:	b	40276c <ferror@plt+0x98c>
  402674:	mov	w0, #0x0                   	// #0
  402678:	b	402c38 <ferror@plt+0xe58>
  40267c:	mov	w2, #0x5                   	// #5
  402680:	adrp	x1, 406000 <ferror@plt+0x4220>
  402684:	add	x1, x1, #0xb18
  402688:	mov	x0, #0x0                   	// #0
  40268c:	bl	401d40 <dcgettext@plt>
  402690:	mov	x1, x0
  402694:	mov	w0, #0x1                   	// #1
  402698:	bl	401d50 <errx@plt>
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	adrp	x1, 406000 <ferror@plt+0x4220>
  4026a4:	add	x1, x1, #0xb18
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	bl	401d40 <dcgettext@plt>
  4026b0:	mov	x1, x0
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	bl	401d50 <errx@plt>
  4026bc:	ldr	w0, [x22, #64]
  4026c0:	cmp	w0, #0x1
  4026c4:	b.ls	4026ec <ferror@plt+0x90c>  // b.plast
  4026c8:	adrp	x0, 406000 <ferror@plt+0x4220>
  4026cc:	add	x0, x0, #0xb40
  4026d0:	ldp	x0, x1, [x0]
  4026d4:	add	x2, sp, #0x400
  4026d8:	stp	x0, x1, [x2, #40]
  4026dc:	strb	wzr, [sp, #1032]
  4026e0:	cmp	w26, #0x4
  4026e4:	b.ne	402774 <ferror@plt+0x994>  // b.any
  4026e8:	b	402878 <ferror@plt+0xa98>
  4026ec:	mov	x0, #0x2020                	// #8224
  4026f0:	movk	x0, #0x7473, lsl #16
  4026f4:	movk	x0, #0x6c69, lsl #32
  4026f8:	movk	x0, #0x6c, lsl #48
  4026fc:	str	x0, [sp, #1064]
  402700:	mov	x0, #0x7572                	// #30066
  402704:	movk	x0, #0x6e6e, lsl #16
  402708:	movk	x0, #0x6e69, lsl #32
  40270c:	movk	x0, #0x67, lsl #48
  402710:	str	x0, [sp, #1032]
  402714:	cmp	w26, #0x4
  402718:	b.ne	402774 <ferror@plt+0x994>  // b.any
  40271c:	mov	x0, #0x2020                	// #8224
  402720:	movk	x0, #0x7473, lsl #16
  402724:	movk	x0, #0x6c69, lsl #32
  402728:	movk	x0, #0x6c, lsl #48
  40272c:	str	x0, [sp, #1064]
  402730:	adrp	x0, 406000 <ferror@plt+0x4220>
  402734:	add	x0, x0, #0xb88
  402738:	ldr	x1, [x0]
  40273c:	str	x1, [sp, #1032]
  402740:	ldrh	w0, [x0, #8]
  402744:	strh	w0, [sp, #1040]
  402748:	b	40278c <ferror@plt+0x9ac>
  40274c:	cmp	w3, #0x0
  402750:	cneg	w4, w3, lt  // lt = tstop
  402754:	cmp	w0, #0x0
  402758:	cneg	w3, w0, lt  // lt = tstop
  40275c:	adrp	x1, 406000 <ferror@plt+0x4220>
  402760:	add	x1, x1, #0xb50
  402764:	add	x0, sp, #0x408
  402768:	bl	4019e0 <sprintf@plt>
  40276c:	cmp	w26, #0x4
  402770:	b.eq	40286c <ferror@plt+0xa8c>  // b.none
  402774:	cmp	w26, #0x4
  402778:	b.gt	40282c <ferror@plt+0xa4c>
  40277c:	cmp	w26, #0x2
  402780:	b.eq	402854 <ferror@plt+0xa74>  // b.none
  402784:	cmp	w26, #0x3
  402788:	b.ne	40280c <ferror@plt+0xa2c>  // b.any
  40278c:	ldrb	w0, [x22]
  402790:	tst	w0, #0x30
  402794:	b.eq	402974 <ferror@plt+0xb94>  // b.none
  402798:	ldrb	w6, [x22]
  40279c:	ubfx	x6, x6, #5, #1
  4027a0:	ldr	w0, [x23, #360]
  4027a4:	cbnz	w0, 402920 <ferror@plt+0xb40>
  4027a8:	ldr	w1, [x23, #364]
  4027ac:	cbnz	w1, 402938 <ferror@plt+0xb58>
  4027b0:	ldr	w1, [x23, #368]
  4027b4:	cmn	w1, #0x10, lsl #12
  4027b8:	b.ne	402928 <ferror@plt+0xb48>  // b.any
  4027bc:	mov	w0, #0x2                   	// #2
  4027c0:	strh	w0, [sp, #176]
  4027c4:	strh	wzr, [sp, #178]
  4027c8:	ldr	w0, [x23, #372]
  4027cc:	b	402c90 <ferror@plt+0xeb0>
  4027d0:	cmp	w3, #0x0
  4027d4:	cneg	w3, w3, lt  // lt = tstop
  4027d8:	mov	w2, w0
  4027dc:	adrp	x1, 406000 <ferror@plt+0x4220>
  4027e0:	add	x1, x1, #0xb60
  4027e4:	add	x0, sp, #0x408
  4027e8:	bl	4019e0 <sprintf@plt>
  4027ec:	b	40276c <ferror@plt+0x98c>
  4027f0:	cmp	w3, #0x0
  4027f4:	cneg	w2, w3, lt  // lt = tstop
  4027f8:	adrp	x1, 406000 <ferror@plt+0x4220>
  4027fc:	add	x1, x1, #0xb70
  402800:	add	x0, sp, #0x408
  402804:	bl	4019e0 <sprintf@plt>
  402808:	b	40276c <ferror@plt+0x98c>
  40280c:	cmp	w26, #0x1
  402810:	b.ne	402850 <ferror@plt+0xa70>  // b.any
  402814:	mov	x0, #0x202d                	// #8237
  402818:	movk	x0, #0x7263, lsl #16
  40281c:	movk	x0, #0x7361, lsl #32
  402820:	movk	x0, #0x68, lsl #48
  402824:	str	x0, [sp, #1064]
  402828:	b	40278c <ferror@plt+0x9ac>
  40282c:	cmp	w26, #0x6
  402830:	b.eq	40289c <ferror@plt+0xabc>  // b.none
  402834:	cmp	w26, #0x7
  402838:	b.ne	402848 <ferror@plt+0xa68>  // b.any
  40283c:	strb	wzr, [sp, #1064]
  402840:	strb	wzr, [sp, #1032]
  402844:	b	40278c <ferror@plt+0x9ac>
  402848:	cmp	w26, #0x5
  40284c:	b.eq	40278c <ferror@plt+0x9ac>  // b.none
  402850:	bl	401bf0 <abort@plt>
  402854:	mov	x0, #0x202d                	// #8237
  402858:	movk	x0, #0x6f64, lsl #16
  40285c:	movk	x0, #0x6e77, lsl #32
  402860:	movk	x0, #0x20, lsl #48
  402864:	str	x0, [sp, #1064]
  402868:	b	40278c <ferror@plt+0x9ac>
  40286c:	ldr	w0, [x22, #64]
  402870:	cmp	w0, #0x1
  402874:	b.ls	40271c <ferror@plt+0x93c>  // b.plast
  402878:	adrp	x0, 406000 <ferror@plt+0x4220>
  40287c:	add	x0, x0, #0xb80
  402880:	ldp	x2, x3, [x0]
  402884:	add	x1, sp, #0x400
  402888:	stp	x2, x3, [x1, #40]
  40288c:	ldrh	w0, [x0, #16]
  402890:	strh	w0, [sp, #1080]
  402894:	strb	wzr, [sp, #1032]
  402898:	b	40278c <ferror@plt+0x9ac>
  40289c:	ldr	w0, [x22, #64]
  4028a0:	cmp	w0, #0x1
  4028a4:	b.hi	4028cc <ferror@plt+0xaec>  // b.pmore
  4028a8:	b.eq	4028f0 <ferror@plt+0xb10>  // b.none
  4028ac:	strb	wzr, [sp, #1064]
  4028b0:	adrp	x0, 406000 <ferror@plt+0x4220>
  4028b4:	add	x0, x0, #0xbc0
  4028b8:	ldr	x1, [x0]
  4028bc:	str	x1, [sp, #1032]
  4028c0:	ldrh	w0, [x0, #8]
  4028c4:	strh	w0, [sp, #1040]
  4028c8:	b	40278c <ferror@plt+0x9ac>
  4028cc:	adrp	x0, 406000 <ferror@plt+0x4220>
  4028d0:	add	x0, x0, #0xb98
  4028d4:	ldp	x2, x3, [x0]
  4028d8:	add	x1, sp, #0x400
  4028dc:	stp	x2, x3, [x1, #40]
  4028e0:	ldur	w0, [x0, #15]
  4028e4:	stur	w0, [x1, #55]
  4028e8:	strb	wzr, [sp, #1032]
  4028ec:	b	40278c <ferror@plt+0x9ac>
  4028f0:	mov	x0, #0x2020                	// #8224
  4028f4:	movk	x0, #0x6720, lsl #16
  4028f8:	movk	x0, #0x6e6f, lsl #32
  4028fc:	movk	x0, #0x65, lsl #48
  402900:	str	x0, [sp, #1064]
  402904:	adrp	x0, 406000 <ferror@plt+0x4220>
  402908:	add	x0, x0, #0xbb0
  40290c:	ldr	x1, [x0]
  402910:	str	x1, [sp, #1032]
  402914:	ldr	w0, [x0, #8]
  402918:	str	w0, [sp, #1040]
  40291c:	b	40278c <ferror@plt+0x9ac>
  402920:	ldr	w1, [x23, #364]
  402924:	cbnz	w1, 402938 <ferror@plt+0xb58>
  402928:	ldr	w1, [x23, #368]
  40292c:	cbnz	w1, 402938 <ferror@plt+0xb58>
  402930:	ldr	w1, [x23, #372]
  402934:	cbz	w1, 402c84 <ferror@plt+0xea4>
  402938:	stp	xzr, xzr, [sp, #192]
  40293c:	str	wzr, [sp, #216]
  402940:	mov	w0, #0xa                   	// #10
  402944:	strh	w0, [sp, #192]
  402948:	add	x0, x23, #0x200
  40294c:	ldp	x0, x1, [x0, #-152]
  402950:	stp	x0, x1, [sp, #200]
  402954:	mov	w1, #0x1c                  	// #28
  402958:	add	x0, sp, #0xc0
  40295c:	mov	w5, #0x0                   	// #0
  402960:	mov	x4, #0x0                   	// #0
  402964:	mov	w3, #0x100                 	// #256
  402968:	add	x2, sp, #0xe0
  40296c:	bl	4019a0 <getnameinfo@plt>
  402970:	tbz	w0, #31, 402988 <ferror@plt+0xba8>
  402974:	mov	x2, #0xff                  	// #255
  402978:	add	x1, x23, #0x4c
  40297c:	add	x0, sp, #0xe0
  402980:	bl	401920 <memcpy@plt>
  402984:	strb	wzr, [sp, #479]
  402988:	ldrb	w0, [x22]
  40298c:	tbz	w0, #2, 402aac <ferror@plt+0xccc>
  402990:	tbnz	w0, #3, 402a34 <ferror@plt+0xc54>
  402994:	adrp	x0, 407000 <ferror@plt+0x5220>
  402998:	add	x0, x0, #0x458
  40299c:	add	x0, x0, #0x8
  4029a0:	mov	w2, w19
  4029a4:	ubfiz	x19, x19, #1, #32
  4029a8:	add	x1, x19, x2
  4029ac:	add	x1, x0, x1, lsl #3
  4029b0:	ldr	w1, [x1, #8]
  4029b4:	add	x19, x19, x2
  4029b8:	add	x0, x0, x19, lsl #3
  4029bc:	ldr	w0, [x0, #16]
  4029c0:	add	x2, sp, #0x408
  4029c4:	str	x2, [sp, #48]
  4029c8:	add	x2, sp, #0x428
  4029cc:	str	x2, [sp, #40]
  4029d0:	str	w0, [sp, #32]
  4029d4:	str	w0, [sp, #24]
  4029d8:	add	x0, sp, #0x448
  4029dc:	str	x0, [sp, #16]
  4029e0:	str	w1, [sp, #8]
  4029e4:	str	w1, [sp]
  4029e8:	add	x7, sp, #0xe0
  4029ec:	ldr	w6, [x22, #8]
  4029f0:	add	x5, sp, #0x1e0
  4029f4:	add	x4, x23, #0x2c
  4029f8:	ldr	w3, [x22, #4]
  4029fc:	adrp	x2, 406000 <ferror@plt+0x4220>
  402a00:	add	x2, x2, #0xbd0
  402a04:	mov	x1, #0x200                 	// #512
  402a08:	add	x0, sp, #0x208
  402a0c:	bl	401a70 <snprintf@plt>
  402a10:	mov	w25, w0
  402a14:	ldrsb	w0, [sp, #520]
  402a18:	add	x1, sp, #0x208
  402a1c:	cbz	w0, 402b4c <ferror@plt+0xd6c>
  402a20:	mov	x19, x1
  402a24:	ldrsb	w0, [x19, #1]!
  402a28:	cbnz	w0, 402a24 <ferror@plt+0xc44>
  402a2c:	add	x20, sp, #0x208
  402a30:	b	402b20 <ferror@plt+0xd40>
  402a34:	adrp	x0, 407000 <ferror@plt+0x5220>
  402a38:	add	x0, x0, #0x458
  402a3c:	add	x0, x0, #0x8
  402a40:	mov	w2, w19
  402a44:	ubfiz	x19, x19, #1, #32
  402a48:	add	x1, x19, x2
  402a4c:	add	x1, x0, x1, lsl #3
  402a50:	ldr	w6, [x1, #8]
  402a54:	ldr	w0, [x1, #16]
  402a58:	add	x1, sp, #0xe0
  402a5c:	str	x1, [sp, #40]
  402a60:	add	x1, sp, #0x408
  402a64:	str	x1, [sp, #32]
  402a68:	add	x1, sp, #0x428
  402a6c:	str	x1, [sp, #24]
  402a70:	str	w0, [sp, #16]
  402a74:	str	w0, [sp, #8]
  402a78:	add	x0, sp, #0x448
  402a7c:	str	x0, [sp]
  402a80:	mov	w7, w6
  402a84:	add	x5, sp, #0x1e0
  402a88:	add	x4, x23, #0x2c
  402a8c:	ldr	w3, [x22, #4]
  402a90:	adrp	x2, 406000 <ferror@plt+0x4220>
  402a94:	add	x2, x2, #0xc00
  402a98:	mov	x1, #0x200                 	// #512
  402a9c:	add	x0, sp, #0x208
  402aa0:	bl	401a70 <snprintf@plt>
  402aa4:	mov	w25, w0
  402aa8:	b	402a14 <ferror@plt+0xc34>
  402aac:	adrp	x0, 407000 <ferror@plt+0x5220>
  402ab0:	add	x0, x0, #0x458
  402ab4:	add	x0, x0, #0x8
  402ab8:	mov	w2, w19
  402abc:	ubfiz	x19, x19, #1, #32
  402ac0:	add	x1, x19, x2
  402ac4:	add	x1, x0, x1, lsl #3
  402ac8:	ldr	w6, [x1, #8]
  402acc:	ldr	w0, [x1, #16]
  402ad0:	add	x1, sp, #0x408
  402ad4:	str	x1, [sp, #32]
  402ad8:	add	x1, sp, #0x428
  402adc:	str	x1, [sp, #24]
  402ae0:	str	w0, [sp, #16]
  402ae4:	str	w0, [sp, #8]
  402ae8:	add	x0, sp, #0x448
  402aec:	str	x0, [sp]
  402af0:	mov	w7, w6
  402af4:	add	x5, sp, #0x1e0
  402af8:	add	x4, x23, #0x2c
  402afc:	ldr	w3, [x22, #4]
  402b00:	adrp	x2, 406000 <ferror@plt+0x4220>
  402b04:	add	x2, x2, #0xc30
  402b08:	mov	x1, #0x200                 	// #512
  402b0c:	add	x0, sp, #0x208
  402b10:	bl	401a70 <snprintf@plt>
  402b14:	mov	w25, w0
  402b18:	b	402a14 <ferror@plt+0xc34>
  402b1c:	mov	x19, x1
  402b20:	cmp	x19, x20
  402b24:	b.ls	402b80 <ferror@plt+0xda0>  // b.plast
  402b28:	bl	401c60 <__ctype_b_loc@plt>
  402b2c:	sub	x1, x19, #0x1
  402b30:	ldursb	x2, [x19, #-1]
  402b34:	ldr	x0, [x0]
  402b38:	ldrh	w0, [x0, x2, lsl #1]
  402b3c:	tbnz	w0, #13, 402b1c <ferror@plt+0xd3c>
  402b40:	add	x0, sp, #0x208
  402b44:	cmp	x1, x0
  402b48:	csel	x1, x1, x19, ls  // ls = plast
  402b4c:	mov	w0, #0xa                   	// #10
  402b50:	strb	w0, [x1]
  402b54:	strb	wzr, [x1, #1]
  402b58:	ldrsb	w19, [sp, #520]
  402b5c:	cbz	w19, 402c0c <ferror@plt+0xe2c>
  402b60:	bl	401c60 <__ctype_b_loc@plt>
  402b64:	mov	x23, x0
  402b68:	add	x20, sp, #0x208
  402b6c:	adrp	x24, 419000 <ferror@plt+0x17220>
  402b70:	adrp	x26, 406000 <ferror@plt+0x4220>
  402b74:	add	x26, x26, #0xc58
  402b78:	mov	w27, #0x2a                  	// #42
  402b7c:	b	402b98 <ferror@plt+0xdb8>
  402b80:	mov	x1, x19
  402b84:	b	402b4c <ferror@plt+0xd6c>
  402b88:	mov	x1, x21
  402b8c:	bl	4019f0 <putc@plt>
  402b90:	ldrsb	w19, [x20, #1]!
  402b94:	cbz	w19, 402c0c <ferror@plt+0xe2c>
  402b98:	mov	w0, w19
  402b9c:	ldr	x21, [x24, #664]
  402ba0:	sxtb	x1, w19
  402ba4:	ldr	x2, [x23]
  402ba8:	ldrh	w1, [x2, x1, lsl #1]
  402bac:	tbnz	w1, #14, 402b88 <ferror@plt+0xda8>
  402bb0:	sub	w1, w19, #0x9
  402bb4:	and	w1, w1, #0xff
  402bb8:	cmp	w1, #0x1
  402bbc:	ccmp	w19, #0x7, #0x4, hi  // hi = pmore
  402bc0:	b.eq	402b88 <ferror@plt+0xda8>  // b.none
  402bc4:	cmp	w19, #0xd
  402bc8:	b.eq	402b88 <ferror@plt+0xda8>  // b.none
  402bcc:	cmp	w19, #0x7f
  402bd0:	b.hi	402bf8 <ferror@plt+0xe18>  // b.pmore
  402bd4:	mov	x1, x21
  402bd8:	mov	w0, w27
  402bdc:	bl	4019f0 <putc@plt>
  402be0:	cmn	w0, #0x1
  402be4:	b.eq	402b90 <ferror@plt+0xdb0>  // b.none
  402be8:	mov	x1, x21
  402bec:	eor	w0, w19, #0x40
  402bf0:	bl	4019f0 <putc@plt>
  402bf4:	b	402b90 <ferror@plt+0xdb0>
  402bf8:	and	w2, w19, #0xff
  402bfc:	mov	x1, x26
  402c00:	mov	x0, x21
  402c04:	bl	401db0 <fprintf@plt>
  402c08:	b	402b90 <ferror@plt+0xdb0>
  402c0c:	cmp	w25, #0x1ff
  402c10:	b.hi	402c58 <ferror@plt+0xe78>  // b.pmore
  402c14:	adrp	x1, 419000 <ferror@plt+0x17220>
  402c18:	add	x1, x1, #0x2b0
  402c1c:	ldr	w0, [x1, #40]
  402c20:	add	w0, w0, #0x1
  402c24:	str	w0, [x1, #40]
  402c28:	ldr	w1, [x22, #12]
  402c2c:	cmp	w1, #0x0
  402c30:	ccmp	w0, w1, #0x0, ne  // ne = any
  402c34:	cset	w0, cs  // cs = hs, nlast
  402c38:	ldp	x19, x20, [sp, #80]
  402c3c:	ldp	x21, x22, [sp, #96]
  402c40:	ldp	x23, x24, [sp, #112]
  402c44:	ldp	x25, x26, [sp, #128]
  402c48:	ldp	x27, x28, [sp, #144]
  402c4c:	ldp	x29, x30, [sp, #64]
  402c50:	add	sp, sp, #0x470
  402c54:	ret
  402c58:	adrp	x0, 419000 <ferror@plt+0x17220>
  402c5c:	ldr	x1, [x0, #664]
  402c60:	mov	w0, #0xa                   	// #10
  402c64:	bl	4019f0 <putc@plt>
  402c68:	b	402c14 <ferror@plt+0xe34>
  402c6c:	mov	w0, #0x0                   	// #0
  402c70:	b	402c38 <ferror@plt+0xe58>
  402c74:	mov	w0, #0x0                   	// #0
  402c78:	b	402c38 <ferror@plt+0xe58>
  402c7c:	mov	w0, #0x0                   	// #0
  402c80:	b	402c38 <ferror@plt+0xe58>
  402c84:	mov	w1, #0x2                   	// #2
  402c88:	strh	w1, [sp, #176]
  402c8c:	strh	wzr, [sp, #178]
  402c90:	str	w0, [sp, #180]
  402c94:	mov	w1, #0x10                  	// #16
  402c98:	add	x0, sp, #0xb0
  402c9c:	b	40295c <ferror@plt+0xb7c>
  402ca0:	stp	x29, x30, [sp, #-32]!
  402ca4:	mov	x29, sp
  402ca8:	stp	x19, x20, [sp, #16]
  402cac:	adrp	x0, 419000 <ferror@plt+0x17220>
  402cb0:	ldr	x20, [x0, #664]
  402cb4:	bl	401d90 <__errno_location@plt>
  402cb8:	mov	x19, x0
  402cbc:	str	wzr, [x0]
  402cc0:	mov	x0, x20
  402cc4:	bl	401de0 <ferror@plt>
  402cc8:	cbz	w0, 402d10 <ferror@plt+0xf30>
  402ccc:	ldr	w0, [x19]
  402cd0:	cmp	w0, #0x9
  402cd4:	b.eq	402ce0 <ferror@plt+0xf00>  // b.none
  402cd8:	cmp	w0, #0x20
  402cdc:	b.ne	402d3c <ferror@plt+0xf5c>  // b.any
  402ce0:	adrp	x0, 419000 <ferror@plt+0x17220>
  402ce4:	ldr	x20, [x0, #640]
  402ce8:	str	wzr, [x19]
  402cec:	mov	x0, x20
  402cf0:	bl	401de0 <ferror@plt>
  402cf4:	cbz	w0, 402d7c <ferror@plt+0xf9c>
  402cf8:	ldr	w0, [x19]
  402cfc:	cmp	w0, #0x9
  402d00:	b.ne	402da8 <ferror@plt+0xfc8>  // b.any
  402d04:	ldp	x19, x20, [sp, #16]
  402d08:	ldp	x29, x30, [sp], #32
  402d0c:	ret
  402d10:	mov	x0, x20
  402d14:	bl	401d10 <fflush@plt>
  402d18:	cbnz	w0, 402ccc <ferror@plt+0xeec>
  402d1c:	mov	x0, x20
  402d20:	bl	401a90 <fileno@plt>
  402d24:	tbnz	w0, #31, 402ccc <ferror@plt+0xeec>
  402d28:	bl	401980 <dup@plt>
  402d2c:	tbnz	w0, #31, 402ccc <ferror@plt+0xeec>
  402d30:	bl	401bc0 <close@plt>
  402d34:	cbz	w0, 402ce0 <ferror@plt+0xf00>
  402d38:	b	402ccc <ferror@plt+0xeec>
  402d3c:	cbz	w0, 402d60 <ferror@plt+0xf80>
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	adrp	x1, 406000 <ferror@plt+0x4220>
  402d48:	add	x1, x1, #0xc60
  402d4c:	mov	x0, #0x0                   	// #0
  402d50:	bl	401d40 <dcgettext@plt>
  402d54:	bl	401c50 <warn@plt>
  402d58:	mov	w0, #0x1                   	// #1
  402d5c:	bl	401930 <_exit@plt>
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	adrp	x1, 406000 <ferror@plt+0x4220>
  402d68:	add	x1, x1, #0xc60
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	bl	401d40 <dcgettext@plt>
  402d74:	bl	401d20 <warnx@plt>
  402d78:	b	402d58 <ferror@plt+0xf78>
  402d7c:	mov	x0, x20
  402d80:	bl	401d10 <fflush@plt>
  402d84:	cbnz	w0, 402cf8 <ferror@plt+0xf18>
  402d88:	mov	x0, x20
  402d8c:	bl	401a90 <fileno@plt>
  402d90:	tbnz	w0, #31, 402cf8 <ferror@plt+0xf18>
  402d94:	bl	401980 <dup@plt>
  402d98:	tbnz	w0, #31, 402cf8 <ferror@plt+0xf18>
  402d9c:	bl	401bc0 <close@plt>
  402da0:	cbz	w0, 402d04 <ferror@plt+0xf24>
  402da4:	b	402cf8 <ferror@plt+0xf18>
  402da8:	mov	w0, #0x1                   	// #1
  402dac:	bl	401930 <_exit@plt>
  402db0:	stp	x29, x30, [sp, #-32]!
  402db4:	mov	x29, sp
  402db8:	str	x19, [sp, #16]
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	adrp	x1, 406000 <ferror@plt+0x4220>
  402dc4:	add	x1, x1, #0xab0
  402dc8:	mov	x0, #0x0                   	// #0
  402dcc:	bl	401d40 <dcgettext@plt>
  402dd0:	mov	x19, x0
  402dd4:	adrp	x0, 419000 <ferror@plt+0x17220>
  402dd8:	add	x0, x0, #0x2b0
  402ddc:	bl	401a40 <ctime@plt>
  402de0:	mov	x2, x0
  402de4:	strb	wzr, [x0, #16]
  402de8:	mov	x1, x19
  402dec:	mov	w0, #0x1                   	// #1
  402df0:	bl	401d50 <errx@plt>
  402df4:	sub	sp, sp, #0x3d0
  402df8:	stp	x29, x30, [sp]
  402dfc:	mov	x29, sp
  402e00:	stp	x19, x20, [sp, #16]
  402e04:	stp	x21, x22, [sp, #32]
  402e08:	stp	x23, x24, [sp, #48]
  402e0c:	stp	x25, x26, [sp, #64]
  402e10:	stp	x27, x28, [sp, #80]
  402e14:	mov	w19, w0
  402e18:	mov	x21, x1
  402e1c:	add	x0, sp, #0x440
  402e20:	stp	xzr, xzr, [x0, #-184]
  402e24:	stp	xzr, xzr, [x0, #-168]
  402e28:	stp	xzr, xzr, [x0, #-152]
  402e2c:	stp	xzr, xzr, [x0, #-136]
  402e30:	str	xzr, [sp, #968]
  402e34:	mov	w0, #0x4                   	// #4
  402e38:	strb	w0, [sp, #904]
  402e3c:	mov	w0, #0x8                   	// #8
  402e40:	str	w0, [sp, #908]
  402e44:	mov	w0, #0x10                  	// #16
  402e48:	str	w0, [sp, #912]
  402e4c:	mov	w0, #0x1                   	// #1
  402e50:	str	w0, [sp, #968]
  402e54:	str	xzr, [sp, #888]
  402e58:	adrp	x1, 406000 <ferror@plt+0x4220>
  402e5c:	add	x1, x1, #0xd88
  402e60:	mov	w0, #0x6                   	// #6
  402e64:	bl	401dd0 <setlocale@plt>
  402e68:	adrp	x20, 406000 <ferror@plt+0x4220>
  402e6c:	add	x20, x20, #0xcd0
  402e70:	adrp	x1, 406000 <ferror@plt+0x4220>
  402e74:	add	x1, x1, #0xcb8
  402e78:	mov	x0, x20
  402e7c:	bl	401b30 <bindtextdomain@plt>
  402e80:	mov	x0, x20
  402e84:	bl	401c20 <textdomain@plt>
  402e88:	adrp	x0, 402000 <ferror@plt+0x220>
  402e8c:	add	x0, x0, #0xca0
  402e90:	bl	406a20 <ferror@plt+0x4c40>
  402e94:	adrp	x1, 406000 <ferror@plt+0x4220>
  402e98:	add	x1, x1, #0xce0
  402e9c:	adrp	x0, 419000 <ferror@plt+0x17220>
  402ea0:	ldr	x0, [x0, #672]
  402ea4:	bl	401c40 <strcmp@plt>
  402ea8:	cmp	w0, #0x0
  402eac:	cset	w1, eq  // eq = none
  402eb0:	ldrb	w0, [sp, #904]
  402eb4:	bfxil	w0, w1, #0, #1
  402eb8:	strb	w0, [sp, #904]
  402ebc:	sbfiz	x0, x19, #3, #32
  402ec0:	str	x0, [sp, #104]
  402ec4:	str	xzr, [sp, #112]
  402ec8:	str	xzr, [sp, #96]
  402ecc:	adrp	x20, 407000 <ferror@plt+0x5220>
  402ed0:	add	x20, x20, #0x458
  402ed4:	add	x23, x20, #0x68
  402ed8:	adrp	x22, 407000 <ferror@plt+0x5220>
  402edc:	add	x22, x22, #0x298
  402ee0:	adrp	x26, 419000 <ferror@plt+0x17220>
  402ee4:	mov	x27, #0x4240                	// #16960
  402ee8:	movk	x27, #0xf, lsl #16
  402eec:	mov	x4, #0x0                   	// #0
  402ef0:	mov	x3, x23
  402ef4:	mov	x2, x22
  402ef8:	mov	x1, x21
  402efc:	mov	w0, w19
  402f00:	bl	401c30 <getopt_long@plt>
  402f04:	cmn	w0, #0x1
  402f08:	b.eq	403654 <ferror@plt+0x1874>  // b.none
  402f0c:	cmp	w0, #0x45
  402f10:	b.le	403048 <ferror@plt+0x1268>
  402f14:	add	x2, sp, #0x378
  402f18:	add	x24, x20, #0x268
  402f1c:	b	402f4c <ferror@plt+0x116c>
  402f20:	ldr	w1, [x3, #4]!
  402f24:	cmp	w1, #0x0
  402f28:	ccmp	w0, w1, #0x1, ne  // ne = any
  402f2c:	b.ge	402f60 <ferror@plt+0x1180>  // b.tcont
  402f30:	b	402f38 <ferror@plt+0x1158>
  402f34:	str	w0, [x2]
  402f38:	ldr	w1, [x24, #64]!
  402f3c:	add	x2, x2, #0x4
  402f40:	cmp	w1, #0x0
  402f44:	ccmp	w0, w1, #0x1, ne  // ne = any
  402f48:	b.lt	403048 <ferror@plt+0x1268>  // b.tstop
  402f4c:	ldr	w1, [x24]
  402f50:	cmp	w1, #0x0
  402f54:	mov	x3, x24
  402f58:	ccmp	w0, w1, #0x1, ne  // ne = any
  402f5c:	b.lt	402f38 <ferror@plt+0x1158>  // b.tstop
  402f60:	cmp	w0, w1
  402f64:	b.ne	402f20 <ferror@plt+0x1140>  // b.any
  402f68:	ldr	w1, [x2]
  402f6c:	cbz	w1, 402f34 <ferror@plt+0x1154>
  402f70:	cmp	w0, w1
  402f74:	b.eq	402f38 <ferror@plt+0x1158>  // b.none
  402f78:	adrp	x0, 419000 <ferror@plt+0x17220>
  402f7c:	ldr	x19, [x0, #640]
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	adrp	x1, 406000 <ferror@plt+0x4220>
  402f88:	add	x1, x1, #0xce8
  402f8c:	mov	x0, #0x0                   	// #0
  402f90:	bl	401d40 <dcgettext@plt>
  402f94:	adrp	x1, 419000 <ferror@plt+0x17220>
  402f98:	ldr	x2, [x1, #672]
  402f9c:	mov	x1, x0
  402fa0:	mov	x0, x19
  402fa4:	bl	401db0 <fprintf@plt>
  402fa8:	mov	x19, #0x0                   	// #0
  402fac:	adrp	x21, 406000 <ferror@plt+0x4220>
  402fb0:	add	x21, x21, #0xc70
  402fb4:	adrp	x20, 407000 <ferror@plt+0x5220>
  402fb8:	add	x20, x20, #0x458
  402fbc:	adrp	x22, 406000 <ferror@plt+0x4220>
  402fc0:	b	402fe8 <ferror@plt+0x1208>
  402fc4:	cbz	x2, 40300c <ferror@plt+0x122c>
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4220>
  402fcc:	add	x1, x1, #0xd10
  402fd0:	adrp	x0, 419000 <ferror@plt+0x17220>
  402fd4:	ldr	x0, [x0, #640]
  402fd8:	bl	401db0 <fprintf@plt>
  402fdc:	add	x19, x19, #0x4
  402fe0:	cmp	x19, #0x3c
  402fe4:	b.eq	403030 <ferror@plt+0x1250>  // b.none
  402fe8:	ldr	w3, [x24, x19]
  402fec:	cbz	w3, 403030 <ferror@plt+0x1250>
  402ff0:	mov	x2, x21
  402ff4:	add	x0, x20, #0x68
  402ff8:	ldr	w1, [x0, #24]
  402ffc:	cmp	w3, w1
  403000:	b.eq	402fc4 <ferror@plt+0x11e4>  // b.none
  403004:	ldr	x2, [x0, #32]!
  403008:	cbnz	x2, 402ff8 <ferror@plt+0x1218>
  40300c:	sub	w0, w3, #0x21
  403010:	cmp	w0, #0x5d
  403014:	b.hi	402fdc <ferror@plt+0x11fc>  // b.pmore
  403018:	mov	w2, w3
  40301c:	add	x1, x22, #0xd18
  403020:	adrp	x0, 419000 <ferror@plt+0x17220>
  403024:	ldr	x0, [x0, #640]
  403028:	bl	401db0 <fprintf@plt>
  40302c:	b	402fdc <ferror@plt+0x11fc>
  403030:	adrp	x0, 419000 <ferror@plt+0x17220>
  403034:	ldr	x1, [x0, #640]
  403038:	mov	w0, #0xa                   	// #10
  40303c:	bl	401a20 <fputc@plt>
  403040:	mov	w0, #0x1                   	// #1
  403044:	bl	401970 <exit@plt>
  403048:	cmp	w0, #0x69
  40304c:	b.eq	403540 <ferror@plt+0x1760>  // b.none
  403050:	cmp	w0, #0x69
  403054:	b.gt	4033dc <ferror@plt+0x15fc>
  403058:	cmp	w0, #0x56
  40305c:	b.eq	4034e0 <ferror@plt+0x1700>  // b.none
  403060:	b.le	4030a8 <ferror@plt+0x12c8>
  403064:	cmp	w0, #0x64
  403068:	b.eq	403530 <ferror@plt+0x1750>  // b.none
  40306c:	cmp	w0, #0x64
  403070:	b.le	4030f4 <ferror@plt+0x1314>
  403074:	cmp	w0, #0x66
  403078:	b.ne	40310c <ferror@plt+0x132c>  // b.any
  40307c:	ldr	x0, [sp, #96]
  403080:	cbz	x0, 403520 <ferror@plt+0x1740>
  403084:	ldr	x0, [sp, #112]
  403088:	add	x25, x0, #0x1
  40308c:	lsl	x24, x0, #3
  403090:	ldr	x0, [x26, #648]
  403094:	bl	401f80 <ferror@plt+0x1a0>
  403098:	ldr	x1, [sp, #96]
  40309c:	str	x0, [x1, x24]
  4030a0:	str	x25, [sp, #112]
  4030a4:	b	402eec <ferror@plt+0x110c>
  4030a8:	cmp	w0, #0x46
  4030ac:	b.eq	403550 <ferror@plt+0x1770>  // b.none
  4030b0:	cmp	w0, #0x46
  4030b4:	b.le	4030d0 <ferror@plt+0x12f0>
  4030b8:	cmp	w0, #0x52
  4030bc:	b.ne	40361c <ferror@plt+0x183c>  // b.any
  4030c0:	ldrb	w0, [sp, #904]
  4030c4:	and	w0, w0, #0xfffffffb
  4030c8:	strb	w0, [sp, #904]
  4030cc:	b	402eec <ferror@plt+0x110c>
  4030d0:	sub	w1, w0, #0x30
  4030d4:	cmp	w1, #0x9
  4030d8:	b.hi	40361c <ferror@plt+0x183c>  // b.pmore
  4030dc:	ldr	w1, [sp, #916]
  4030e0:	mov	w2, #0xa                   	// #10
  4030e4:	madd	w0, w1, w2, w0
  4030e8:	sub	w0, w0, #0x30
  4030ec:	str	w0, [sp, #916]
  4030f0:	b	402eec <ferror@plt+0x110c>
  4030f4:	cmp	w0, #0x61
  4030f8:	b.ne	40361c <ferror@plt+0x183c>  // b.any
  4030fc:	ldrb	w0, [sp, #904]
  403100:	orr	w0, w0, #0x8
  403104:	strb	w0, [sp, #904]
  403108:	b	402eec <ferror@plt+0x110c>
  40310c:	cmp	w0, #0x68
  403110:	b.ne	40361c <ferror@plt+0x183c>  // b.any
  403114:	adrp	x0, 419000 <ferror@plt+0x17220>
  403118:	ldr	x19, [x0, #664]
  40311c:	mov	w2, #0x5                   	// #5
  403120:	adrp	x1, 406000 <ferror@plt+0x4220>
  403124:	add	x1, x1, #0xd20
  403128:	mov	x0, #0x0                   	// #0
  40312c:	bl	401d40 <dcgettext@plt>
  403130:	mov	x1, x19
  403134:	bl	401960 <fputs@plt>
  403138:	mov	w2, #0x5                   	// #5
  40313c:	adrp	x1, 406000 <ferror@plt+0x4220>
  403140:	add	x1, x1, #0xd30
  403144:	mov	x0, #0x0                   	// #0
  403148:	bl	401d40 <dcgettext@plt>
  40314c:	adrp	x1, 419000 <ferror@plt+0x17220>
  403150:	ldr	x2, [x1, #672]
  403154:	mov	x1, x0
  403158:	mov	x0, x19
  40315c:	bl	401db0 <fprintf@plt>
  403160:	mov	x1, x19
  403164:	mov	w0, #0xa                   	// #10
  403168:	bl	401a20 <fputc@plt>
  40316c:	mov	w2, #0x5                   	// #5
  403170:	adrp	x1, 406000 <ferror@plt+0x4220>
  403174:	add	x1, x1, #0xd60
  403178:	mov	x0, #0x0                   	// #0
  40317c:	bl	401d40 <dcgettext@plt>
  403180:	mov	x1, x19
  403184:	bl	401960 <fputs@plt>
  403188:	mov	w2, #0x5                   	// #5
  40318c:	adrp	x1, 406000 <ferror@plt+0x4220>
  403190:	add	x1, x1, #0xd90
  403194:	mov	x0, #0x0                   	// #0
  403198:	bl	401d40 <dcgettext@plt>
  40319c:	mov	x1, x19
  4031a0:	bl	401960 <fputs@plt>
  4031a4:	mov	w2, #0x5                   	// #5
  4031a8:	adrp	x1, 406000 <ferror@plt+0x4220>
  4031ac:	add	x1, x1, #0xda0
  4031b0:	mov	x0, #0x0                   	// #0
  4031b4:	bl	401d40 <dcgettext@plt>
  4031b8:	mov	x1, x19
  4031bc:	bl	401960 <fputs@plt>
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	adrp	x1, 406000 <ferror@plt+0x4220>
  4031c8:	add	x1, x1, #0xdd0
  4031cc:	mov	x0, #0x0                   	// #0
  4031d0:	bl	401d40 <dcgettext@plt>
  4031d4:	mov	x1, x19
  4031d8:	bl	401960 <fputs@plt>
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	adrp	x1, 406000 <ferror@plt+0x4220>
  4031e4:	add	x1, x1, #0xe10
  4031e8:	mov	x0, #0x0                   	// #0
  4031ec:	bl	401d40 <dcgettext@plt>
  4031f0:	mov	x1, x19
  4031f4:	bl	401960 <fputs@plt>
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	adrp	x1, 406000 <ferror@plt+0x4220>
  403200:	add	x1, x1, #0xe58
  403204:	mov	x0, #0x0                   	// #0
  403208:	bl	401d40 <dcgettext@plt>
  40320c:	ldrb	w1, [sp, #904]
  403210:	adrp	x2, 406000 <ferror@plt+0x4220>
  403214:	add	x2, x2, #0xc88
  403218:	adrp	x3, 406000 <ferror@plt+0x4220>
  40321c:	add	x3, x3, #0xc78
  403220:	tst	x1, #0x1
  403224:	csel	x2, x3, x2, ne  // ne = any
  403228:	mov	x1, x0
  40322c:	mov	x0, x19
  403230:	bl	401db0 <fprintf@plt>
  403234:	mov	w2, #0x5                   	// #5
  403238:	adrp	x1, 406000 <ferror@plt+0x4220>
  40323c:	add	x1, x1, #0xe98
  403240:	mov	x0, #0x0                   	// #0
  403244:	bl	401d40 <dcgettext@plt>
  403248:	mov	x1, x19
  40324c:	bl	401960 <fputs@plt>
  403250:	mov	w2, #0x5                   	// #5
  403254:	adrp	x1, 406000 <ferror@plt+0x4220>
  403258:	add	x1, x1, #0xee0
  40325c:	mov	x0, #0x0                   	// #0
  403260:	bl	401d40 <dcgettext@plt>
  403264:	mov	x1, x19
  403268:	bl	401960 <fputs@plt>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	adrp	x1, 406000 <ferror@plt+0x4220>
  403274:	add	x1, x1, #0xf28
  403278:	mov	x0, #0x0                   	// #0
  40327c:	bl	401d40 <dcgettext@plt>
  403280:	mov	x1, x19
  403284:	bl	401960 <fputs@plt>
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 406000 <ferror@plt+0x4220>
  403290:	add	x1, x1, #0xf58
  403294:	mov	x0, #0x0                   	// #0
  403298:	bl	401d40 <dcgettext@plt>
  40329c:	mov	x1, x19
  4032a0:	bl	401960 <fputs@plt>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	adrp	x1, 406000 <ferror@plt+0x4220>
  4032ac:	add	x1, x1, #0xf90
  4032b0:	mov	x0, #0x0                   	// #0
  4032b4:	bl	401d40 <dcgettext@plt>
  4032b8:	mov	x1, x19
  4032bc:	bl	401960 <fputs@plt>
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	adrp	x1, 406000 <ferror@plt+0x4220>
  4032c8:	add	x1, x1, #0xfd8
  4032cc:	mov	x0, #0x0                   	// #0
  4032d0:	bl	401d40 <dcgettext@plt>
  4032d4:	mov	x1, x19
  4032d8:	bl	401960 <fputs@plt>
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	adrp	x1, 407000 <ferror@plt+0x5220>
  4032e4:	add	x1, x1, #0x20
  4032e8:	mov	x0, #0x0                   	// #0
  4032ec:	bl	401d40 <dcgettext@plt>
  4032f0:	mov	x1, x19
  4032f4:	bl	401960 <fputs@plt>
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	adrp	x1, 407000 <ferror@plt+0x5220>
  403300:	add	x1, x1, #0x68
  403304:	mov	x0, #0x0                   	// #0
  403308:	bl	401d40 <dcgettext@plt>
  40330c:	mov	x1, x19
  403310:	bl	401960 <fputs@plt>
  403314:	mov	w2, #0x5                   	// #5
  403318:	adrp	x1, 407000 <ferror@plt+0x5220>
  40331c:	add	x1, x1, #0xa8
  403320:	mov	x0, #0x0                   	// #0
  403324:	bl	401d40 <dcgettext@plt>
  403328:	mov	x1, x19
  40332c:	bl	401960 <fputs@plt>
  403330:	mov	w2, #0x5                   	// #5
  403334:	adrp	x1, 407000 <ferror@plt+0x5220>
  403338:	add	x1, x1, #0xf8
  40333c:	mov	x0, #0x0                   	// #0
  403340:	bl	401d40 <dcgettext@plt>
  403344:	mov	x1, x19
  403348:	bl	401960 <fputs@plt>
  40334c:	mov	x1, x19
  403350:	mov	w0, #0xa                   	// #10
  403354:	bl	401a20 <fputc@plt>
  403358:	mov	w2, #0x5                   	// #5
  40335c:	adrp	x1, 407000 <ferror@plt+0x5220>
  403360:	add	x1, x1, #0x178
  403364:	mov	x0, #0x0                   	// #0
  403368:	bl	401d40 <dcgettext@plt>
  40336c:	mov	x20, x0
  403370:	mov	w2, #0x5                   	// #5
  403374:	adrp	x1, 407000 <ferror@plt+0x5220>
  403378:	add	x1, x1, #0x190
  40337c:	mov	x0, #0x0                   	// #0
  403380:	bl	401d40 <dcgettext@plt>
  403384:	mov	x4, x0
  403388:	adrp	x3, 407000 <ferror@plt+0x5220>
  40338c:	add	x3, x3, #0x1a0
  403390:	mov	x2, x20
  403394:	adrp	x1, 407000 <ferror@plt+0x5220>
  403398:	add	x1, x1, #0x1b0
  40339c:	adrp	x0, 407000 <ferror@plt+0x5220>
  4033a0:	add	x0, x0, #0x1c0
  4033a4:	bl	401d70 <printf@plt>
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	adrp	x1, 407000 <ferror@plt+0x5220>
  4033b0:	add	x1, x1, #0x1d8
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	bl	401d40 <dcgettext@plt>
  4033bc:	adrp	x1, 407000 <ferror@plt+0x5220>
  4033c0:	add	x1, x1, #0x1f8
  4033c4:	bl	401d70 <printf@plt>
  4033c8:	adrp	x0, 419000 <ferror@plt+0x17220>
  4033cc:	ldr	x0, [x0, #640]
  4033d0:	cmp	x0, x19
  4033d4:	cset	w0, eq  // eq = none
  4033d8:	bl	401970 <exit@plt>
  4033dc:	cmp	w0, #0x74
  4033e0:	b.eq	4035cc <ferror@plt+0x17ec>  // b.none
  4033e4:	b.le	403448 <ferror@plt+0x1668>
  4033e8:	cmp	w0, #0x78
  4033ec:	b.eq	403510 <ferror@plt+0x1730>  // b.none
  4033f0:	cmp	w0, #0x80
  4033f4:	b.ne	4034ac <ferror@plt+0x16cc>  // b.any
  4033f8:	ldr	x28, [x26, #648]
  4033fc:	add	x24, x20, #0x8
  403400:	mov	x25, #0x0                   	// #0
  403404:	mov	x1, x28
  403408:	ldr	x0, [x24]
  40340c:	bl	401c40 <strcmp@plt>
  403410:	cbz	w0, 403614 <ferror@plt+0x1834>
  403414:	add	x25, x25, #0x1
  403418:	add	x24, x24, #0x18
  40341c:	cmp	x25, #0x4
  403420:	b.ne	403404 <ferror@plt+0x1624>  // b.any
  403424:	mov	w2, #0x5                   	// #5
  403428:	adrp	x1, 407000 <ferror@plt+0x5220>
  40342c:	add	x1, x1, #0x258
  403430:	mov	x0, #0x0                   	// #0
  403434:	bl	401d40 <dcgettext@plt>
  403438:	mov	x2, x28
  40343c:	mov	x1, x0
  403440:	mov	w0, #0x1                   	// #1
  403444:	bl	401d50 <errx@plt>
  403448:	cmp	w0, #0x70
  40344c:	b.eq	40355c <ferror@plt+0x177c>  // b.none
  403450:	cmp	w0, #0x73
  403454:	b.ne	403478 <ferror@plt+0x1698>  // b.any
  403458:	add	x1, sp, #0x380
  40345c:	ldr	x0, [x26, #648]
  403460:	bl	405f24 <ferror@plt+0x4144>
  403464:	tbnz	w0, #31, 4035a4 <ferror@plt+0x17c4>
  403468:	ldr	x0, [sp, #896]
  40346c:	udiv	x0, x0, x27
  403470:	str	x0, [sp, #944]
  403474:	b	402eec <ferror@plt+0x110c>
  403478:	cmp	w0, #0x6e
  40347c:	b.ne	40361c <ferror@plt+0x183c>  // b.any
  403480:	ldr	x24, [x26, #648]
  403484:	mov	w2, #0x5                   	// #5
  403488:	adrp	x1, 407000 <ferror@plt+0x5220>
  40348c:	add	x1, x1, #0x228
  403490:	mov	x0, #0x0                   	// #0
  403494:	bl	401d40 <dcgettext@plt>
  403498:	mov	x1, x0
  40349c:	mov	x0, x24
  4034a0:	bl	404b30 <ferror@plt+0x2d50>
  4034a4:	str	w0, [sp, #916]
  4034a8:	b	402eec <ferror@plt+0x110c>
  4034ac:	cmp	w0, #0x77
  4034b0:	b.ne	40361c <ferror@plt+0x183c>  // b.any
  4034b4:	ldr	w0, [sp, #908]
  4034b8:	cmp	w0, #0x1f
  4034bc:	b.hi	4034c8 <ferror@plt+0x16e8>  // b.pmore
  4034c0:	mov	w0, #0x20                  	// #32
  4034c4:	str	w0, [sp, #908]
  4034c8:	ldr	w0, [sp, #912]
  4034cc:	cmp	w0, #0xff
  4034d0:	b.hi	402eec <ferror@plt+0x110c>  // b.pmore
  4034d4:	mov	w0, #0x100                 	// #256
  4034d8:	str	w0, [sp, #912]
  4034dc:	b	402eec <ferror@plt+0x110c>
  4034e0:	mov	w2, #0x5                   	// #5
  4034e4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4034e8:	add	x1, x1, #0x200
  4034ec:	mov	x0, #0x0                   	// #0
  4034f0:	bl	401d40 <dcgettext@plt>
  4034f4:	adrp	x2, 407000 <ferror@plt+0x5220>
  4034f8:	add	x2, x2, #0x210
  4034fc:	adrp	x1, 419000 <ferror@plt+0x17220>
  403500:	ldr	x1, [x1, #672]
  403504:	bl	401d70 <printf@plt>
  403508:	mov	w0, #0x0                   	// #0
  40350c:	bl	401970 <exit@plt>
  403510:	ldrb	w0, [sp, #904]
  403514:	orr	w0, w0, #0x2
  403518:	strb	w0, [sp, #904]
  40351c:	b	402eec <ferror@plt+0x110c>
  403520:	ldr	x0, [sp, #104]
  403524:	bl	401f40 <ferror@plt+0x160>
  403528:	str	x0, [sp, #96]
  40352c:	b	403084 <ferror@plt+0x12a4>
  403530:	ldrb	w0, [sp, #904]
  403534:	orr	w0, w0, #0x10
  403538:	strb	w0, [sp, #904]
  40353c:	b	402eec <ferror@plt+0x110c>
  403540:	ldrb	w0, [sp, #904]
  403544:	orr	w0, w0, #0x20
  403548:	strb	w0, [sp, #904]
  40354c:	b	402eec <ferror@plt+0x110c>
  403550:	mov	w0, #0x2                   	// #2
  403554:	str	w0, [sp, #968]
  403558:	b	402eec <ferror@plt+0x110c>
  40355c:	add	x1, sp, #0x380
  403560:	ldr	x0, [x26, #648]
  403564:	bl	405f24 <ferror@plt+0x4144>
  403568:	tbnz	w0, #31, 40357c <ferror@plt+0x179c>
  40356c:	ldr	x0, [sp, #896]
  403570:	udiv	x0, x0, x27
  403574:	str	x0, [sp, #960]
  403578:	b	402eec <ferror@plt+0x110c>
  40357c:	mov	w2, #0x5                   	// #5
  403580:	adrp	x1, 407000 <ferror@plt+0x5220>
  403584:	add	x1, x1, #0x240
  403588:	mov	x0, #0x0                   	// #0
  40358c:	bl	401d40 <dcgettext@plt>
  403590:	adrp	x1, 419000 <ferror@plt+0x17220>
  403594:	ldr	x2, [x1, #648]
  403598:	mov	x1, x0
  40359c:	mov	w0, #0x1                   	// #1
  4035a0:	bl	401d50 <errx@plt>
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	adrp	x1, 407000 <ferror@plt+0x5220>
  4035ac:	add	x1, x1, #0x240
  4035b0:	mov	x0, #0x0                   	// #0
  4035b4:	bl	401d40 <dcgettext@plt>
  4035b8:	adrp	x1, 419000 <ferror@plt+0x17220>
  4035bc:	ldr	x2, [x1, #648]
  4035c0:	mov	x1, x0
  4035c4:	mov	w0, #0x1                   	// #1
  4035c8:	bl	401d50 <errx@plt>
  4035cc:	add	x1, sp, #0x380
  4035d0:	ldr	x0, [x26, #648]
  4035d4:	bl	405f24 <ferror@plt+0x4144>
  4035d8:	tbnz	w0, #31, 4035ec <ferror@plt+0x180c>
  4035dc:	ldr	x0, [sp, #896]
  4035e0:	udiv	x0, x0, x27
  4035e4:	str	x0, [sp, #952]
  4035e8:	b	402eec <ferror@plt+0x110c>
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	adrp	x1, 407000 <ferror@plt+0x5220>
  4035f4:	add	x1, x1, #0x240
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	bl	401d40 <dcgettext@plt>
  403600:	adrp	x1, 419000 <ferror@plt+0x17220>
  403604:	ldr	x2, [x1, #648]
  403608:	mov	x1, x0
  40360c:	mov	w0, #0x1                   	// #1
  403610:	bl	401d50 <errx@plt>
  403614:	str	w25, [sp, #968]
  403618:	b	402eec <ferror@plt+0x110c>
  40361c:	adrp	x0, 419000 <ferror@plt+0x17220>
  403620:	ldr	x19, [x0, #640]
  403624:	mov	w2, #0x5                   	// #5
  403628:	adrp	x1, 407000 <ferror@plt+0x5220>
  40362c:	add	x1, x1, #0x270
  403630:	mov	x0, #0x0                   	// #0
  403634:	bl	401d40 <dcgettext@plt>
  403638:	adrp	x1, 419000 <ferror@plt+0x17220>
  40363c:	ldr	x2, [x1, #672]
  403640:	mov	x1, x0
  403644:	mov	x0, x19
  403648:	bl	401db0 <fprintf@plt>
  40364c:	mov	w0, #0x1                   	// #1
  403650:	bl	401970 <exit@plt>
  403654:	adrp	x0, 419000 <ferror@plt+0x17220>
  403658:	ldr	w0, [x0, #656]
  40365c:	cmp	w0, w19
  403660:	b.ge	40366c <ferror@plt+0x188c>  // b.tcont
  403664:	add	x0, x21, w0, sxtw #3
  403668:	str	x0, [sp, #920]
  40366c:	ldr	x0, [sp, #96]
  403670:	cbz	x0, 403698 <ferror@plt+0x18b8>
  403674:	ldr	x0, [sp, #112]
  403678:	cbz	x0, 403ea8 <ferror@plt+0x20c8>
  40367c:	mov	x27, #0x0                   	// #0
  403680:	add	x0, sp, #0x3a0
  403684:	str	x0, [sp, #152]
  403688:	add	x0, sp, #0x1f0
  40368c:	str	x0, [sp, #136]
  403690:	mov	x25, x0
  403694:	b	403d58 <ferror@plt+0x1f78>
  403698:	mov	x0, #0x8                   	// #8
  40369c:	bl	401f40 <ferror@plt+0x160>
  4036a0:	mov	x21, x0
  4036a4:	str	x0, [sp, #96]
  4036a8:	ldrb	w2, [sp, #904]
  4036ac:	adrp	x0, 406000 <ferror@plt+0x4220>
  4036b0:	add	x0, x0, #0xc88
  4036b4:	adrp	x1, 406000 <ferror@plt+0x4220>
  4036b8:	add	x1, x1, #0xc78
  4036bc:	tst	x2, #0x1
  4036c0:	ldr	x2, [sp, #112]
  4036c4:	add	x19, x2, #0x1
  4036c8:	lsl	x20, x2, #3
  4036cc:	csel	x0, x1, x0, ne  // ne = any
  4036d0:	bl	401f80 <ferror@plt+0x1a0>
  4036d4:	str	x0, [x21, x20]
  4036d8:	str	x19, [sp, #112]
  4036dc:	b	403674 <ferror@plt+0x1894>
  4036e0:	mov	w2, #0x5                   	// #5
  4036e4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4036e8:	add	x1, x1, #0x2c0
  4036ec:	mov	x0, #0x0                   	// #0
  4036f0:	bl	401d40 <dcgettext@plt>
  4036f4:	mov	x2, x22
  4036f8:	mov	x1, x0
  4036fc:	mov	w0, #0x1                   	// #1
  403700:	bl	401dc0 <err@plt>
  403704:	mov	x0, x21
  403708:	bl	401a90 <fileno@plt>
  40370c:	add	x2, sp, #0xe8
  403710:	mov	w1, w0
  403714:	mov	w0, #0x0                   	// #0
  403718:	bl	401d30 <__fxstat@plt>
  40371c:	cbnz	w0, 403734 <ferror@plt+0x1954>
  403720:	ldr	x0, [sp, #336]
  403724:	str	x0, [sp, #176]
  403728:	mov	w0, #0x1                   	// #1
  40372c:	str	w0, [sp, #164]
  403730:	b	403df4 <ferror@plt+0x2014>
  403734:	mov	w2, #0x5                   	// #5
  403738:	adrp	x1, 407000 <ferror@plt+0x5220>
  40373c:	add	x1, x1, #0x2d0
  403740:	mov	x0, #0x0                   	// #0
  403744:	bl	401d40 <dcgettext@plt>
  403748:	mov	x2, x22
  40374c:	mov	x1, x0
  403750:	mov	w0, #0x1                   	// #1
  403754:	bl	401dc0 <err@plt>
  403758:	mov	w3, #0x3                   	// #3
  40375c:	add	x1, sp, #0x1e8
  403760:	add	x0, sp, #0x388
  403764:	bl	4023d8 <ferror@plt+0x5f8>
  403768:	str	w0, [sp, #164]
  40376c:	b	403958 <ferror@plt+0x1b78>
  403770:	mov	x2, #0x8                   	// #8
  403774:	adrp	x1, 407000 <ferror@plt+0x5220>
  403778:	add	x1, x1, #0x2e8
  40377c:	add	x0, sp, #0x214
  403780:	bl	401b20 <strncmp@plt>
  403784:	cbnz	w0, 4037d0 <ferror@plt+0x19f0>
  403788:	mov	w0, #0xfe                  	// #254
  40378c:	strh	w0, [sp, #488]
  403790:	tbnz	w24, #1, 403a5c <ferror@plt+0x1c7c>
  403794:	ldr	x26, [sp, #832]
  403798:	str	x26, [sp, #168]
  40379c:	ldr	x0, [sp, #832]
  4037a0:	str	x0, [sp, #104]
  4037a4:	ldrsh	w0, [sp, #488]
  4037a8:	cmp	w0, #0xfe
  4037ac:	mov	w0, #0x2                   	// #2
  4037b0:	csel	w0, w20, w0, ne  // ne = any
  4037b4:	str	w0, [sp, #124]
  4037b8:	cbz	x19, 403958 <ferror@plt+0x1b78>
  4037bc:	mov	x0, x19
  4037c0:	ldr	x19, [x19, #400]
  4037c4:	bl	401ca0 <free@plt>
  4037c8:	cbnz	x19, 4037bc <ferror@plt+0x19dc>
  4037cc:	b	403958 <ferror@plt+0x1b78>
  4037d0:	mov	x2, #0x6                   	// #6
  4037d4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4037d8:	add	x1, x1, #0x2f8
  4037dc:	add	x0, sp, #0x214
  4037e0:	bl	401b20 <strncmp@plt>
  4037e4:	cbnz	w0, 4037f4 <ferror@plt+0x1a14>
  4037e8:	mov	w0, #0x2                   	// #2
  4037ec:	strh	w0, [sp, #488]
  4037f0:	b	40391c <ferror@plt+0x1b3c>
  4037f4:	mov	x2, #0x8                   	// #8
  4037f8:	adrp	x1, 407000 <ferror@plt+0x5220>
  4037fc:	add	x1, x1, #0x300
  403800:	add	x0, sp, #0x214
  403804:	bl	401b20 <strncmp@plt>
  403808:	cbnz	w0, 40387c <ferror@plt+0x1a9c>
  40380c:	mov	w0, #0x1                   	// #1
  403810:	strh	w0, [sp, #488]
  403814:	ldrb	w23, [sp, #492]
  403818:	tbnz	w24, #1, 403a94 <ferror@plt+0x1cb4>
  40381c:	cmp	w23, #0x30
  403820:	mov	w0, #0x36                  	// #54
  403824:	ccmp	w23, w0, #0x4, ne  // ne = any
  403828:	b.ne	403ac0 <ferror@plt+0x1ce0>  // b.any
  40382c:	ldr	x0, [sp, #832]
  403830:	str	x0, [sp, #168]
  403834:	mov	w0, #0xfe                  	// #254
  403838:	strh	w0, [sp, #488]
  40383c:	mov	w0, w20
  403840:	ldr	x26, [sp, #832]
  403844:	cbnz	w0, 40379c <ferror@plt+0x19bc>
  403848:	b	403958 <ferror@plt+0x1b78>
  40384c:	adrp	x1, 407000 <ferror@plt+0x5220>
  403850:	add	x1, x1, #0x310
  403854:	add	x0, sp, #0x214
  403858:	bl	401c40 <strcmp@plt>
  40385c:	cbz	w0, 403868 <ferror@plt+0x1a88>
  403860:	mov	w0, #0x7                   	// #7
  403864:	strh	w0, [sp, #488]
  403868:	adrp	x1, 407000 <ferror@plt+0x5220>
  40386c:	add	x1, x1, #0x318
  403870:	add	x0, sp, #0x214
  403874:	bl	401c40 <strcmp@plt>
  403878:	cbz	w0, 403a08 <ferror@plt+0x1c28>
  40387c:	ldrsh	w1, [sp, #488]
  403880:	cmp	w1, #0x6
  403884:	b.le	403900 <ferror@plt+0x1b20>
  403888:	cmp	w1, #0x7
  40388c:	b.ne	403a34 <ferror@plt+0x1c54>  // b.any
  403890:	cbz	x19, 403b50 <ferror@plt+0x1d70>
  403894:	str	x19, [sp, #128]
  403898:	mov	w23, w28
  40389c:	mov	x24, #0x20                  	// #32
  4038a0:	str	w20, [sp, #120]
  4038a4:	b	403b10 <ferror@plt+0x1d30>
  4038a8:	mov	w0, #0x4                   	// #4
  4038ac:	strh	w0, [sp, #488]
  4038b0:	mov	w1, #0x4                   	// #4
  4038b4:	tbz	w24, #1, 403958 <ferror@plt+0x1b78>
  4038b8:	adrp	x0, 406000 <ferror@plt+0x4220>
  4038bc:	add	x2, x0, #0xca8
  4038c0:	adrp	x0, 406000 <ferror@plt+0x4220>
  4038c4:	add	x0, x0, #0xc98
  4038c8:	cmp	w1, #0x3
  4038cc:	csel	x0, x0, x2, eq  // eq = none
  4038d0:	ldr	x1, [x0]
  4038d4:	ldr	x2, [sp, #136]
  4038d8:	str	x1, [x2]
  4038dc:	ldrb	w0, [x0, #8]
  4038e0:	strb	w0, [x2, #8]
  4038e4:	mov	w3, #0x7                   	// #7
  4038e8:	ldr	x2, [sp, #168]
  4038ec:	add	x1, sp, #0x1e8
  4038f0:	add	x0, sp, #0x388
  4038f4:	bl	4023d8 <ferror@plt+0x5f8>
  4038f8:	str	w0, [sp, #164]
  4038fc:	b	403958 <ferror@plt+0x1b78>
  403900:	cmp	w1, #0x4
  403904:	b.gt	403958 <ferror@plt+0x1b78>
  403908:	cmp	w1, #0x1
  40390c:	b.eq	403814 <ferror@plt+0x1a34>  // b.none
  403910:	b.le	403954 <ferror@plt+0x1b74>
  403914:	cmp	w1, #0x2
  403918:	b.ne	4038b4 <ferror@plt+0x1ad4>  // b.any
  40391c:	adrp	x0, 407000 <ferror@plt+0x5220>
  403920:	add	x0, x0, #0x330
  403924:	ldr	x1, [x0]
  403928:	ldr	x2, [sp, #136]
  40392c:	str	x1, [x2]
  403930:	ldr	w0, [x0, #8]
  403934:	str	w0, [x2, #8]
  403938:	mov	w3, #0x5                   	// #5
  40393c:	ldr	x2, [sp, #168]
  403940:	add	x1, sp, #0x1e8
  403944:	add	x0, sp, #0x388
  403948:	bl	4023d8 <ferror@plt+0x5f8>
  40394c:	str	w0, [sp, #164]
  403950:	b	40379c <ferror@plt+0x19bc>
  403954:	cbnz	w1, 403a4c <ferror@plt+0x1c6c>
  403958:	ldr	w0, [sp, #164]
  40395c:	cbnz	w0, 403ca4 <ferror@plt+0x1ec4>
  403960:	mov	x3, x22
  403964:	add	x2, sp, #0xa4
  403968:	add	x1, sp, #0x1e8
  40396c:	mov	x0, x21
  403970:	bl	402028 <ferror@plt+0x248>
  403974:	mov	w20, w0
  403978:	cmp	w0, #0x1
  40397c:	b.ne	403ca4 <ferror@plt+0x1ec4>  // b.any
  403980:	ldr	x0, [sp, #944]
  403984:	cbz	x0, 403994 <ferror@plt+0x1bb4>
  403988:	ldr	x1, [sp, #832]
  40398c:	cmp	x0, x1
  403990:	b.gt	403958 <ferror@plt+0x1b78>
  403994:	ldr	x0, [sp, #952]
  403998:	cbz	x0, 4039a8 <ferror@plt+0x1bc8>
  40399c:	ldr	x1, [sp, #832]
  4039a0:	cmp	x0, x1
  4039a4:	b.lt	403958 <ferror@plt+0x1b78>  // b.tstop
  4039a8:	ldr	x2, [sp, #832]
  4039ac:	adrp	x0, 419000 <ferror@plt+0x17220>
  4039b0:	str	x2, [x0, #688]
  4039b4:	ldrb	w24, [sp, #904]
  4039b8:	tbnz	w24, #0, 403758 <ferror@plt+0x1978>
  4039bc:	ldrb	w23, [sp, #496]
  4039c0:	cmp	w23, #0x7e
  4039c4:	b.eq	403770 <ferror@plt+0x1990>  // b.none
  4039c8:	ldrsh	w0, [sp, #488]
  4039cc:	cmp	w0, #0x8
  4039d0:	b.eq	4039e4 <ferror@plt+0x1c04>  // b.none
  4039d4:	ldrsb	w0, [sp, #532]
  4039d8:	cmp	w0, #0x0
  4039dc:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  4039e0:	b.ne	40384c <ferror@plt+0x1a6c>  // b.any
  4039e4:	ldrsb	w0, [sp, #532]
  4039e8:	cbnz	w0, 403868 <ferror@plt+0x1a88>
  4039ec:	mov	w0, #0x8                   	// #8
  4039f0:	strh	w0, [sp, #488]
  4039f4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4039f8:	add	x1, x1, #0x318
  4039fc:	add	x0, sp, #0x214
  403a00:	bl	401c40 <strcmp@plt>
  403a04:	cbnz	w0, 403b70 <ferror@plt+0x1d90>
  403a08:	sxtb	w23, w23
  403a0c:	cmp	w23, #0x7c
  403a10:	b.eq	4038a8 <ferror@plt+0x1ac8>  // b.none
  403a14:	cmp	w23, #0x7b
  403a18:	b.ne	40387c <ferror@plt+0x1a9c>  // b.any
  403a1c:	mov	w0, #0x3                   	// #3
  403a20:	strh	w0, [sp, #488]
  403a24:	tbz	w24, #1, 403958 <ferror@plt+0x1b78>
  403a28:	adrp	x0, 406000 <ferror@plt+0x4220>
  403a2c:	add	x0, x0, #0xc98
  403a30:	b	4038d0 <ferror@plt+0x1af0>
  403a34:	cmp	w1, #0x9
  403a38:	b.eq	403958 <ferror@plt+0x1b78>  // b.none
  403a3c:	cmp	w1, #0xfe
  403a40:	b.eq	403790 <ferror@plt+0x19b0>  // b.none
  403a44:	cmp	w1, #0x8
  403a48:	b.eq	403b70 <ferror@plt+0x1d90>  // b.none
  403a4c:	adrp	x0, 407000 <ferror@plt+0x5220>
  403a50:	add	x0, x0, #0x378
  403a54:	bl	401d20 <warnx@plt>
  403a58:	b	403958 <ferror@plt+0x1b78>
  403a5c:	adrp	x0, 407000 <ferror@plt+0x5220>
  403a60:	add	x0, x0, #0x320
  403a64:	ldr	x1, [x0]
  403a68:	ldr	x2, [sp, #136]
  403a6c:	str	x1, [x2]
  403a70:	ldr	w0, [x0, #8]
  403a74:	str	w0, [x2, #8]
  403a78:	mov	w3, #0x3                   	// #3
  403a7c:	ldr	x2, [sp, #104]
  403a80:	add	x1, sp, #0x1e8
  403a84:	add	x0, sp, #0x388
  403a88:	bl	4023d8 <ferror@plt+0x5f8>
  403a8c:	str	w0, [sp, #164]
  403a90:	b	403794 <ferror@plt+0x19b4>
  403a94:	mov	w2, w23
  403a98:	ldr	x1, [sp, #144]
  403a9c:	mov	x0, x25
  403aa0:	bl	4019e0 <sprintf@plt>
  403aa4:	mov	w3, #0x3                   	// #3
  403aa8:	mov	x2, x26
  403aac:	add	x1, sp, #0x1e8
  403ab0:	add	x0, sp, #0x388
  403ab4:	bl	4023d8 <ferror@plt+0x5f8>
  403ab8:	str	w0, [sp, #164]
  403abc:	b	40381c <ferror@plt+0x1a3c>
  403ac0:	mov	w0, w28
  403ac4:	b	403840 <ferror@plt+0x1a60>
  403ac8:	mov	w3, #0x3                   	// #3
  403acc:	ldr	x2, [x20, #344]
  403ad0:	add	x1, sp, #0x1e8
  403ad4:	add	x0, sp, #0x388
  403ad8:	bl	4023d8 <ferror@plt+0x5f8>
  403adc:	str	w0, [sp, #164]
  403ae0:	ldr	x0, [x20, #400]
  403ae4:	cbz	x0, 403af0 <ferror@plt+0x1d10>
  403ae8:	ldr	x1, [x20, #408]
  403aec:	str	x1, [x0, #408]
  403af0:	ldr	x0, [x20, #408]
  403af4:	cbz	x0, 403b34 <ferror@plt+0x1d54>
  403af8:	ldr	x1, [x20, #400]
  403afc:	str	x1, [x0, #400]
  403b00:	mov	x0, x20
  403b04:	bl	401ca0 <free@plt>
  403b08:	ldr	w23, [sp, #120]
  403b0c:	cbz	x19, 403b40 <ferror@plt+0x1d60>
  403b10:	mov	x20, x19
  403b14:	ldr	x19, [x19, #400]
  403b18:	mov	x2, x24
  403b1c:	mov	x1, x25
  403b20:	add	x0, x20, #0x8
  403b24:	bl	401b20 <strncmp@plt>
  403b28:	cbnz	w0, 403b0c <ferror@plt+0x1d2c>
  403b2c:	cbnz	w23, 403ae0 <ferror@plt+0x1d00>
  403b30:	b	403ac8 <ferror@plt+0x1ce8>
  403b34:	ldr	x0, [x20, #400]
  403b38:	str	x0, [sp, #128]
  403b3c:	b	403b00 <ferror@plt+0x1d20>
  403b40:	cbz	w23, 403b4c <ferror@plt+0x1d6c>
  403b44:	ldr	x19, [sp, #128]
  403b48:	b	403b70 <ferror@plt+0x1d90>
  403b4c:	ldr	x19, [sp, #128]
  403b50:	ldr	x0, [sp, #104]
  403b54:	cbz	x0, 403bac <ferror@plt+0x1dcc>
  403b58:	ldr	w3, [sp, #124]
  403b5c:	ldr	x2, [sp, #104]
  403b60:	add	x1, sp, #0x1e8
  403b64:	add	x0, sp, #0x388
  403b68:	bl	4023d8 <ferror@plt+0x5f8>
  403b6c:	str	w0, [sp, #164]
  403b70:	ldrsb	w0, [sp, #496]
  403b74:	cbz	w0, 403958 <ferror@plt+0x1b78>
  403b78:	mov	x0, #0x1a0                 	// #416
  403b7c:	bl	401af0 <malloc@plt>
  403b80:	mov	x20, x0
  403b84:	cbz	x0, 403c90 <ferror@plt+0x1eb0>
  403b88:	mov	x2, #0x190                 	// #400
  403b8c:	add	x1, sp, #0x1e8
  403b90:	bl	401920 <memcpy@plt>
  403b94:	str	x19, [x20, #400]
  403b98:	str	xzr, [x20, #408]
  403b9c:	cbz	x19, 403e98 <ferror@plt+0x20b8>
  403ba0:	str	x20, [x19, #408]
  403ba4:	mov	x19, x20
  403ba8:	b	403958 <ferror@plt+0x1b78>
  403bac:	ldr	x1, [sp, #832]
  403bb0:	ldr	x0, [sp, #928]
  403bb4:	cmp	x1, x0
  403bb8:	b.ge	403bc4 <ferror@plt+0x1de4>  // b.tcont
  403bbc:	mov	w3, #0x6                   	// #6
  403bc0:	b	403b5c <ferror@plt+0x1d7c>
  403bc4:	strb	wzr, [sp, #563]
  403bc8:	add	x0, sp, #0x214
  403bcc:	bl	401b70 <getpwnam@plt>
  403bd0:	mov	x23, x0
  403bd4:	cbz	x0, 403bbc <ferror@plt+0x1ddc>
  403bd8:	ldr	w2, [sp, #492]
  403bdc:	adrp	x1, 407000 <ferror@plt+0x5220>
  403be0:	add	x1, x1, #0x350
  403be4:	add	x0, sp, #0xb8
  403be8:	bl	4019e0 <sprintf@plt>
  403bec:	mov	w1, #0x4                   	// #4
  403bf0:	add	x0, sp, #0xb8
  403bf4:	bl	401c00 <access@plt>
  403bf8:	cbnz	w0, 403c50 <ferror@plt+0x1e70>
  403bfc:	adrp	x1, 407000 <ferror@plt+0x5220>
  403c00:	add	x1, x1, #0x2b8
  403c04:	add	x0, sp, #0xb8
  403c08:	bl	401ad0 <fopen@plt>
  403c0c:	mov	x24, x0
  403c10:	cbz	x0, 403bbc <ferror@plt+0x1ddc>
  403c14:	add	x2, sp, #0x168
  403c18:	adrp	x1, 407000 <ferror@plt+0x5220>
  403c1c:	add	x1, x1, #0x368
  403c20:	bl	401b00 <__isoc99_fscanf@plt>
  403c24:	mov	w20, w0
  403c28:	mov	x0, x24
  403c2c:	bl	401ac0 <fclose@plt>
  403c30:	cmp	w20, #0x1
  403c34:	b.ne	403ea0 <ferror@plt+0x20c0>  // b.any
  403c38:	ldr	w1, [x23, #16]
  403c3c:	ldr	w0, [sp, #360]
  403c40:	cmp	w1, w0
  403c44:	b.ne	403bbc <ferror@plt+0x1ddc>  // b.any
  403c48:	mov	w3, #0x4                   	// #4
  403c4c:	b	403b5c <ferror@plt+0x1d7c>
  403c50:	mov	x2, x25
  403c54:	adrp	x1, 407000 <ferror@plt+0x5220>
  403c58:	add	x1, x1, #0x370
  403c5c:	add	x0, sp, #0xb8
  403c60:	bl	4019e0 <sprintf@plt>
  403c64:	add	x2, sp, #0x168
  403c68:	add	x1, sp, #0xb8
  403c6c:	mov	w0, #0x0                   	// #0
  403c70:	bl	401da0 <__xstat@plt>
  403c74:	cbnz	w0, 403bbc <ferror@plt+0x1ddc>
  403c78:	ldr	w1, [x23, #16]
  403c7c:	ldr	w0, [sp, #384]
  403c80:	cmp	w1, w0
  403c84:	b.ne	403bbc <ferror@plt+0x1ddc>  // b.any
  403c88:	mov	w3, #0x4                   	// #4
  403c8c:	b	403b5c <ferror@plt+0x1d7c>
  403c90:	mov	x2, #0x1a0                 	// #416
  403c94:	adrp	x1, 406000 <ferror@plt+0x4220>
  403c98:	add	x1, x1, #0xa58
  403c9c:	mov	w0, #0x1                   	// #1
  403ca0:	bl	401dc0 <err@plt>
  403ca4:	ldr	w20, [sp, #968]
  403ca8:	cbz	w20, 403d24 <ferror@plt+0x1f44>
  403cac:	cbz	x22, 403e34 <ferror@plt+0x2054>
  403cb0:	mov	x0, x22
  403cb4:	bl	401bb0 <strdup@plt>
  403cb8:	mov	x23, x0
  403cbc:	cbz	x0, 403e54 <ferror@plt+0x2074>
  403cc0:	mov	w20, w20
  403cc4:	adrp	x0, 407000 <ferror@plt+0x5220>
  403cc8:	add	x0, x0, #0x458
  403ccc:	mov	x1, #0x18                  	// #24
  403cd0:	madd	x20, x20, x1, x0
  403cd4:	add	x3, sp, #0xb0
  403cd8:	mov	x2, #0x20                  	// #32
  403cdc:	add	x1, sp, #0x168
  403ce0:	ldr	w0, [x20, #20]
  403ce4:	bl	4022d4 <ferror@plt+0x4f4>
  403ce8:	tbnz	w0, #31, 403e64 <ferror@plt+0x2084>
  403cec:	mov	w2, #0x5                   	// #5
  403cf0:	adrp	x1, 407000 <ferror@plt+0x5220>
  403cf4:	add	x1, x1, #0x398
  403cf8:	mov	x0, #0x0                   	// #0
  403cfc:	bl	401d40 <dcgettext@plt>
  403d00:	mov	x20, x0
  403d04:	mov	x0, x23
  403d08:	bl	401ba0 <__xpg_basename@plt>
  403d0c:	add	x2, sp, #0x168
  403d10:	mov	x1, x0
  403d14:	mov	x0, x20
  403d18:	bl	401d70 <printf@plt>
  403d1c:	mov	x0, x23
  403d20:	bl	401ca0 <free@plt>
  403d24:	mov	x0, x21
  403d28:	bl	401ac0 <fclose@plt>
  403d2c:	cbz	x19, 403d40 <ferror@plt+0x1f60>
  403d30:	mov	x0, x19
  403d34:	ldr	x19, [x19, #400]
  403d38:	bl	401ca0 <free@plt>
  403d3c:	cbnz	x19, 403d30 <ferror@plt+0x1f50>
  403d40:	mov	x0, x22
  403d44:	bl	401ca0 <free@plt>
  403d48:	add	x27, x27, #0x1
  403d4c:	ldr	x0, [sp, #112]
  403d50:	cmp	x0, x27
  403d54:	b.eq	403ea8 <ferror@plt+0x20c8>  // b.none
  403d58:	ldr	x0, [sp, #152]
  403d5c:	bl	403ed4 <ferror@plt+0x20f4>
  403d60:	ldr	x0, [sp, #96]
  403d64:	ldr	x22, [x0, x27, lsl #3]
  403d68:	str	wzr, [sp, #164]
  403d6c:	add	x0, sp, #0xa8
  403d70:	bl	401ae0 <time@plt>
  403d74:	ldr	x26, [sp, #168]
  403d78:	adrp	x0, 419000 <ferror@plt+0x17220>
  403d7c:	add	x1, x0, #0x2b0
  403d80:	str	x26, [x1, #32]
  403d84:	str	x26, [x0, #688]
  403d88:	adrp	x1, 402000 <ferror@plt+0x220>
  403d8c:	add	x1, x1, #0xdb0
  403d90:	mov	w0, #0x2                   	// #2
  403d94:	bl	401ab0 <signal@plt>
  403d98:	adrp	x1, 401000 <memcpy@plt-0x920>
  403d9c:	add	x1, x1, #0xfcc
  403da0:	mov	w0, #0x3                   	// #3
  403da4:	bl	401ab0 <signal@plt>
  403da8:	adrp	x1, 407000 <ferror@plt+0x5220>
  403dac:	add	x1, x1, #0x2b8
  403db0:	mov	x0, x22
  403db4:	bl	401ad0 <fopen@plt>
  403db8:	mov	x21, x0
  403dbc:	cbz	x0, 4036e0 <ferror@plt+0x1900>
  403dc0:	mov	x3, #0x4000                	// #16384
  403dc4:	mov	w2, #0x0                   	// #0
  403dc8:	mov	x1, #0x0                   	// #0
  403dcc:	bl	401a50 <setvbuf@plt>
  403dd0:	mov	x3, x22
  403dd4:	mov	x2, #0x0                   	// #0
  403dd8:	add	x1, sp, #0x1e8
  403ddc:	mov	x0, x21
  403de0:	bl	402028 <ferror@plt+0x248>
  403de4:	cmp	w0, #0x1
  403de8:	b.ne	403704 <ferror@plt+0x1924>  // b.any
  403dec:	ldr	x0, [sp, #832]
  403df0:	str	x0, [sp, #176]
  403df4:	mov	x3, x22
  403df8:	mov	x2, #0x0                   	// #0
  403dfc:	mov	x1, #0x0                   	// #0
  403e00:	mov	x0, x21
  403e04:	bl	402028 <ferror@plt+0x248>
  403e08:	ldr	w28, [sp, #164]
  403e0c:	cbnz	w28, 403e84 <ferror@plt+0x20a4>
  403e10:	str	w28, [sp, #124]
  403e14:	mov	x19, #0x0                   	// #0
  403e18:	str	xzr, [sp, #104]
  403e1c:	adrp	x0, 407000 <ferror@plt+0x5220>
  403e20:	add	x0, x0, #0x340
  403e24:	str	x0, [sp, #144]
  403e28:	b	403960 <ferror@plt+0x1b80>
  403e2c:	mov	x19, #0x0                   	// #0
  403e30:	b	403cac <ferror@plt+0x1ecc>
  403e34:	adrp	x3, 407000 <ferror@plt+0x5220>
  403e38:	add	x3, x3, #0x458
  403e3c:	mov	w2, #0x4a                  	// #74
  403e40:	adrp	x1, 406000 <ferror@plt+0x4220>
  403e44:	add	x1, x1, #0xa78
  403e48:	adrp	x0, 406000 <ferror@plt+0x4220>
  403e4c:	add	x0, x0, #0xa90
  403e50:	bl	401d80 <__assert_fail@plt>
  403e54:	adrp	x1, 406000 <ferror@plt+0x4220>
  403e58:	add	x1, x1, #0xa98
  403e5c:	mov	w0, #0x1                   	// #1
  403e60:	bl	401dc0 <err@plt>
  403e64:	mov	w2, #0x5                   	// #5
  403e68:	adrp	x1, 406000 <ferror@plt+0x4220>
  403e6c:	add	x1, x1, #0xb18
  403e70:	mov	x0, #0x0                   	// #0
  403e74:	bl	401d40 <dcgettext@plt>
  403e78:	mov	x1, x0
  403e7c:	mov	w0, #0x1                   	// #1
  403e80:	bl	401d50 <errx@plt>
  403e84:	ldr	w20, [sp, #968]
  403e88:	cbnz	w20, 403e2c <ferror@plt+0x204c>
  403e8c:	mov	x0, x21
  403e90:	bl	401ac0 <fclose@plt>
  403e94:	b	403d40 <ferror@plt+0x1f60>
  403e98:	mov	x19, x20
  403e9c:	b	403958 <ferror@plt+0x1b78>
  403ea0:	mov	w3, #0x6                   	// #6
  403ea4:	b	403b5c <ferror@plt+0x1d7c>
  403ea8:	ldr	x0, [sp, #96]
  403eac:	bl	401ca0 <free@plt>
  403eb0:	mov	w0, #0x0                   	// #0
  403eb4:	ldp	x19, x20, [sp, #16]
  403eb8:	ldp	x21, x22, [sp, #32]
  403ebc:	ldp	x23, x24, [sp, #48]
  403ec0:	ldp	x25, x26, [sp, #64]
  403ec4:	ldp	x27, x28, [sp, #80]
  403ec8:	ldp	x29, x30, [sp]
  403ecc:	add	sp, sp, #0x3d0
  403ed0:	ret
  403ed4:	stp	x29, x30, [sp, #-176]!
  403ed8:	mov	x29, sp
  403edc:	str	x19, [sp, #16]
  403ee0:	mov	x19, x0
  403ee4:	mov	x1, #0x0                   	// #0
  403ee8:	add	x0, sp, #0x90
  403eec:	bl	401b60 <gettimeofday@plt>
  403ef0:	cbz	w0, 403f0c <ferror@plt+0x212c>
  403ef4:	bl	401d90 <__errno_location@plt>
  403ef8:	ldr	w0, [x0]
  403efc:	neg	w0, w0
  403f00:	ldr	x19, [sp, #16]
  403f04:	ldp	x29, x30, [sp], #176
  403f08:	ret
  403f0c:	add	x1, sp, #0xa0
  403f10:	mov	w0, #0x7                   	// #7
  403f14:	bl	401a30 <clock_gettime@plt>
  403f18:	cbnz	w0, 403f74 <ferror@plt+0x2194>
  403f1c:	ldr	x2, [sp, #168]
  403f20:	mov	x1, #0xf7cf                	// #63439
  403f24:	movk	x1, #0xe353, lsl #16
  403f28:	movk	x1, #0x9ba5, lsl #32
  403f2c:	movk	x1, #0x20c4, lsl #48
  403f30:	smulh	x1, x2, x1
  403f34:	asr	x1, x1, #7
  403f38:	sub	x3, x1, x2, asr #63
  403f3c:	ldr	x2, [sp, #144]
  403f40:	ldr	x1, [sp, #160]
  403f44:	sub	x2, x2, x1
  403f48:	str	x2, [x19]
  403f4c:	ldr	x1, [sp, #152]
  403f50:	sub	x1, x1, x3
  403f54:	str	x1, [x19, #8]
  403f58:	tbz	x1, #63, 403f00 <ferror@plt+0x2120>
  403f5c:	sub	x2, x2, #0x1
  403f60:	str	x2, [x19]
  403f64:	add	x1, x1, #0xf4, lsl #12
  403f68:	add	x1, x1, #0x240
  403f6c:	str	x1, [x19, #8]
  403f70:	b	403f00 <ferror@plt+0x2120>
  403f74:	add	x0, sp, #0x20
  403f78:	bl	4019c0 <sysinfo@plt>
  403f7c:	cbnz	w0, 403f98 <ferror@plt+0x21b8>
  403f80:	ldr	x1, [sp, #144]
  403f84:	ldr	x2, [sp, #32]
  403f88:	sub	x1, x1, x2
  403f8c:	str	x1, [x19]
  403f90:	str	xzr, [x19, #8]
  403f94:	b	403f00 <ferror@plt+0x2120>
  403f98:	bl	401d90 <__errno_location@plt>
  403f9c:	ldr	w0, [x0]
  403fa0:	neg	w0, w0
  403fa4:	b	403f00 <ferror@plt+0x2120>
  403fa8:	stp	x29, x30, [sp, #-48]!
  403fac:	mov	x29, sp
  403fb0:	str	x19, [sp, #16]
  403fb4:	mov	x19, x0
  403fb8:	add	x1, sp, #0x20
  403fbc:	mov	w0, #0x4                   	// #4
  403fc0:	bl	401a30 <clock_gettime@plt>
  403fc4:	cbnz	w0, 403ff4 <ferror@plt+0x2214>
  403fc8:	ldr	x1, [sp, #32]
  403fcc:	str	x1, [x19]
  403fd0:	ldr	x2, [sp, #40]
  403fd4:	mov	x1, #0xf7cf                	// #63439
  403fd8:	movk	x1, #0xe353, lsl #16
  403fdc:	movk	x1, #0x9ba5, lsl #32
  403fe0:	movk	x1, #0x20c4, lsl #48
  403fe4:	smulh	x1, x2, x1
  403fe8:	asr	x1, x1, #7
  403fec:	sub	x1, x1, x2, asr #63
  403ff0:	str	x1, [x19, #8]
  403ff4:	ldr	x19, [sp, #16]
  403ff8:	ldp	x29, x30, [sp], #48
  403ffc:	ret
  404000:	str	xzr, [x1]
  404004:	cbnz	x0, 404010 <ferror@plt+0x2230>
  404008:	b	404068 <ferror@plt+0x2288>
  40400c:	add	x0, x0, #0x1
  404010:	ldrsb	w2, [x0]
  404014:	cmp	w2, #0x2f
  404018:	b.ne	404028 <ferror@plt+0x2248>  // b.any
  40401c:	ldrsb	w2, [x0, #1]
  404020:	cmp	w2, #0x2f
  404024:	b.eq	40400c <ferror@plt+0x222c>  // b.none
  404028:	ldrsb	w2, [x0]
  40402c:	cbz	w2, 40406c <ferror@plt+0x228c>
  404030:	mov	x2, #0x1                   	// #1
  404034:	str	x2, [x1]
  404038:	add	x3, x0, x2
  40403c:	ldrsb	w2, [x0, #1]
  404040:	cmp	w2, #0x2f
  404044:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404048:	b.eq	404068 <ferror@plt+0x2288>  // b.none
  40404c:	ldr	x2, [x1]
  404050:	add	x2, x2, #0x1
  404054:	str	x2, [x1]
  404058:	ldrsb	w2, [x3, #1]!
  40405c:	cmp	w2, #0x2f
  404060:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404064:	b.ne	40404c <ferror@plt+0x226c>  // b.any
  404068:	ret
  40406c:	mov	x0, #0x0                   	// #0
  404070:	b	404068 <ferror@plt+0x2288>
  404074:	stp	x29, x30, [sp, #-80]!
  404078:	mov	x29, sp
  40407c:	stp	x19, x20, [sp, #16]
  404080:	stp	x21, x22, [sp, #32]
  404084:	stp	x23, x24, [sp, #48]
  404088:	mov	x24, x1
  40408c:	ldrsb	w1, [x0]
  404090:	cbz	w1, 404110 <ferror@plt+0x2330>
  404094:	str	x25, [sp, #64]
  404098:	mov	x19, #0x1                   	// #1
  40409c:	mov	w21, #0x0                   	// #0
  4040a0:	mov	w23, #0x0                   	// #0
  4040a4:	mov	w25, #0x1                   	// #1
  4040a8:	sub	x22, x0, #0x1
  4040ac:	b	4040c4 <ferror@plt+0x22e4>
  4040b0:	mov	w21, w23
  4040b4:	mov	w20, w19
  4040b8:	add	x19, x19, #0x1
  4040bc:	ldrsb	w1, [x22, x19]
  4040c0:	cbz	w1, 4040f0 <ferror@plt+0x2310>
  4040c4:	sub	w20, w19, #0x1
  4040c8:	cbnz	w21, 4040b0 <ferror@plt+0x22d0>
  4040cc:	cmp	w1, #0x5c
  4040d0:	b.eq	4040e8 <ferror@plt+0x2308>  // b.none
  4040d4:	mov	x0, x24
  4040d8:	bl	401cf0 <strchr@plt>
  4040dc:	cbz	x0, 4040b4 <ferror@plt+0x22d4>
  4040e0:	ldr	x25, [sp, #64]
  4040e4:	b	4040f4 <ferror@plt+0x2314>
  4040e8:	mov	w21, w25
  4040ec:	b	4040b4 <ferror@plt+0x22d4>
  4040f0:	ldr	x25, [sp, #64]
  4040f4:	sub	w0, w20, w21
  4040f8:	sxtw	x0, w0
  4040fc:	ldp	x19, x20, [sp, #16]
  404100:	ldp	x21, x22, [sp, #32]
  404104:	ldp	x23, x24, [sp, #48]
  404108:	ldp	x29, x30, [sp], #80
  40410c:	ret
  404110:	mov	w20, #0x0                   	// #0
  404114:	mov	w21, #0x0                   	// #0
  404118:	b	4040f4 <ferror@plt+0x2314>
  40411c:	stp	x29, x30, [sp, #-64]!
  404120:	mov	x29, sp
  404124:	stp	x19, x20, [sp, #16]
  404128:	stp	x21, x22, [sp, #32]
  40412c:	mov	x19, x0
  404130:	mov	x22, x1
  404134:	mov	w21, w2
  404138:	str	xzr, [sp, #56]
  40413c:	bl	401d90 <__errno_location@plt>
  404140:	str	wzr, [x0]
  404144:	cbz	x19, 404154 <ferror@plt+0x2374>
  404148:	mov	x20, x0
  40414c:	ldrsb	w0, [x19]
  404150:	cbnz	w0, 404170 <ferror@plt+0x2390>
  404154:	mov	x3, x19
  404158:	mov	x2, x22
  40415c:	adrp	x1, 407000 <ferror@plt+0x5220>
  404160:	add	x1, x1, #0x740
  404164:	adrp	x0, 419000 <ferror@plt+0x17220>
  404168:	ldr	w0, [x0, #632]
  40416c:	bl	401d50 <errx@plt>
  404170:	mov	w3, #0x0                   	// #0
  404174:	mov	w2, w21
  404178:	add	x1, sp, #0x38
  40417c:	mov	x0, x19
  404180:	bl	401b90 <__strtoul_internal@plt>
  404184:	ldr	w1, [x20]
  404188:	cbnz	w1, 4041b4 <ferror@plt+0x23d4>
  40418c:	ldr	x1, [sp, #56]
  404190:	cmp	x1, x19
  404194:	b.eq	404154 <ferror@plt+0x2374>  // b.none
  404198:	cbz	x1, 4041a4 <ferror@plt+0x23c4>
  40419c:	ldrsb	w1, [x1]
  4041a0:	cbnz	w1, 404154 <ferror@plt+0x2374>
  4041a4:	ldp	x19, x20, [sp, #16]
  4041a8:	ldp	x21, x22, [sp, #32]
  4041ac:	ldp	x29, x30, [sp], #64
  4041b0:	ret
  4041b4:	cmp	w1, #0x22
  4041b8:	b.ne	404154 <ferror@plt+0x2374>  // b.any
  4041bc:	mov	x3, x19
  4041c0:	mov	x2, x22
  4041c4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4041c8:	add	x1, x1, #0x740
  4041cc:	adrp	x0, 419000 <ferror@plt+0x17220>
  4041d0:	ldr	w0, [x0, #632]
  4041d4:	bl	401dc0 <err@plt>
  4041d8:	stp	x29, x30, [sp, #-32]!
  4041dc:	mov	x29, sp
  4041e0:	stp	x19, x20, [sp, #16]
  4041e4:	mov	x20, x0
  4041e8:	mov	x19, x1
  4041ec:	bl	40411c <ferror@plt+0x233c>
  4041f0:	mov	x1, #0xffffffff            	// #4294967295
  4041f4:	cmp	x0, x1
  4041f8:	b.hi	404208 <ferror@plt+0x2428>  // b.pmore
  4041fc:	ldp	x19, x20, [sp, #16]
  404200:	ldp	x29, x30, [sp], #32
  404204:	ret
  404208:	bl	401d90 <__errno_location@plt>
  40420c:	mov	w1, #0x22                  	// #34
  404210:	str	w1, [x0]
  404214:	mov	x3, x20
  404218:	mov	x2, x19
  40421c:	adrp	x1, 407000 <ferror@plt+0x5220>
  404220:	add	x1, x1, #0x740
  404224:	adrp	x0, 419000 <ferror@plt+0x17220>
  404228:	ldr	w0, [x0, #632]
  40422c:	bl	401dc0 <err@plt>
  404230:	stp	x29, x30, [sp, #-32]!
  404234:	mov	x29, sp
  404238:	stp	x19, x20, [sp, #16]
  40423c:	mov	x20, x0
  404240:	mov	x19, x1
  404244:	bl	4041d8 <ferror@plt+0x23f8>
  404248:	mov	w1, #0xffff                	// #65535
  40424c:	cmp	w0, w1
  404250:	b.hi	404260 <ferror@plt+0x2480>  // b.pmore
  404254:	ldp	x19, x20, [sp, #16]
  404258:	ldp	x29, x30, [sp], #32
  40425c:	ret
  404260:	bl	401d90 <__errno_location@plt>
  404264:	mov	w1, #0x22                  	// #34
  404268:	str	w1, [x0]
  40426c:	mov	x3, x20
  404270:	mov	x2, x19
  404274:	adrp	x1, 407000 <ferror@plt+0x5220>
  404278:	add	x1, x1, #0x740
  40427c:	adrp	x0, 419000 <ferror@plt+0x17220>
  404280:	ldr	w0, [x0, #632]
  404284:	bl	401dc0 <err@plt>
  404288:	adrp	x1, 419000 <ferror@plt+0x17220>
  40428c:	str	w0, [x1, #632]
  404290:	ret
  404294:	stp	x29, x30, [sp, #-128]!
  404298:	mov	x29, sp
  40429c:	stp	x19, x20, [sp, #16]
  4042a0:	str	xzr, [x1]
  4042a4:	cbz	x0, 4046b4 <ferror@plt+0x28d4>
  4042a8:	stp	x21, x22, [sp, #32]
  4042ac:	mov	x19, x0
  4042b0:	mov	x21, x1
  4042b4:	mov	x22, x2
  4042b8:	ldrsb	w0, [x0]
  4042bc:	cbz	w0, 4046bc <ferror@plt+0x28dc>
  4042c0:	stp	x23, x24, [sp, #48]
  4042c4:	bl	401c60 <__ctype_b_loc@plt>
  4042c8:	mov	x24, x0
  4042cc:	ldr	x4, [x0]
  4042d0:	mov	x1, x19
  4042d4:	ldrsb	w2, [x1]
  4042d8:	and	x0, x2, #0xff
  4042dc:	ldrh	w3, [x4, x0, lsl #1]
  4042e0:	tbz	w3, #13, 4042ec <ferror@plt+0x250c>
  4042e4:	add	x1, x1, #0x1
  4042e8:	b	4042d4 <ferror@plt+0x24f4>
  4042ec:	cmp	w2, #0x2d
  4042f0:	b.eq	4046e0 <ferror@plt+0x2900>  // b.none
  4042f4:	stp	x25, x26, [sp, #64]
  4042f8:	bl	401d90 <__errno_location@plt>
  4042fc:	mov	x25, x0
  404300:	str	wzr, [x0]
  404304:	str	xzr, [sp, #120]
  404308:	mov	w3, #0x0                   	// #0
  40430c:	mov	w2, #0x0                   	// #0
  404310:	add	x1, sp, #0x78
  404314:	mov	x0, x19
  404318:	bl	401b90 <__strtoul_internal@plt>
  40431c:	mov	x26, x0
  404320:	ldr	x20, [sp, #120]
  404324:	cmp	x20, x19
  404328:	b.eq	404364 <ferror@plt+0x2584>  // b.none
  40432c:	ldr	w0, [x25]
  404330:	cbz	w0, 404340 <ferror@plt+0x2560>
  404334:	sub	x1, x26, #0x1
  404338:	cmn	x1, #0x3
  40433c:	b.hi	404380 <ferror@plt+0x25a0>  // b.pmore
  404340:	cbz	x20, 404680 <ferror@plt+0x28a0>
  404344:	ldrsb	w0, [x20]
  404348:	cbz	w0, 404688 <ferror@plt+0x28a8>
  40434c:	stp	x27, x28, [sp, #80]
  404350:	mov	w19, #0x0                   	// #0
  404354:	mov	x27, #0x0                   	// #0
  404358:	add	x0, sp, #0x78
  40435c:	str	x0, [sp, #104]
  404360:	b	40446c <ferror@plt+0x268c>
  404364:	ldr	w0, [x25]
  404368:	mov	w20, #0xffffffea            	// #-22
  40436c:	cbnz	w0, 404380 <ferror@plt+0x25a0>
  404370:	ldp	x21, x22, [sp, #32]
  404374:	ldp	x23, x24, [sp, #48]
  404378:	ldp	x25, x26, [sp, #64]
  40437c:	b	4046c4 <ferror@plt+0x28e4>
  404380:	neg	w20, w0
  404384:	b	404690 <ferror@plt+0x28b0>
  404388:	ldrsb	w0, [x20, #2]
  40438c:	and	w0, w0, #0xffffffdf
  404390:	cmp	w0, #0x42
  404394:	b.ne	40448c <ferror@plt+0x26ac>  // b.any
  404398:	ldrsb	w0, [x20, #3]
  40439c:	cbnz	w0, 40448c <ferror@plt+0x26ac>
  4043a0:	mov	w23, #0x400                 	// #1024
  4043a4:	b	4043b0 <ferror@plt+0x25d0>
  4043a8:	cbnz	w0, 40448c <ferror@plt+0x26ac>
  4043ac:	mov	w23, #0x400                 	// #1024
  4043b0:	ldrsb	w20, [x20]
  4043b4:	mov	w1, w20
  4043b8:	adrp	x0, 407000 <ferror@plt+0x5220>
  4043bc:	add	x0, x0, #0x750
  4043c0:	bl	401cf0 <strchr@plt>
  4043c4:	cbz	x0, 404568 <ferror@plt+0x2788>
  4043c8:	adrp	x2, 407000 <ferror@plt+0x5220>
  4043cc:	add	x2, x2, #0x750
  4043d0:	sub	x0, x0, x2
  4043d4:	add	w2, w0, #0x1
  4043d8:	cbz	w2, 404780 <ferror@plt+0x29a0>
  4043dc:	sxtw	x3, w23
  4043e0:	umulh	x0, x26, x3
  4043e4:	cbnz	x0, 4045b0 <ferror@plt+0x27d0>
  4043e8:	sub	w1, w2, #0x2
  4043ec:	mul	x26, x26, x3
  4043f0:	cmn	w1, #0x1
  4043f4:	b.eq	404590 <ferror@plt+0x27b0>  // b.none
  4043f8:	umulh	x0, x26, x3
  4043fc:	sub	w1, w1, #0x1
  404400:	cbz	x0, 4043ec <ferror@plt+0x260c>
  404404:	mov	w20, #0xffffffde            	// #-34
  404408:	b	404594 <ferror@plt+0x27b4>
  40440c:	ldrsb	w0, [x20]
  404410:	cbz	w0, 404720 <ferror@plt+0x2940>
  404414:	mov	x2, x23
  404418:	mov	x1, x20
  40441c:	mov	x0, x28
  404420:	bl	401b20 <strncmp@plt>
  404424:	cbnz	w0, 404738 <ferror@plt+0x2958>
  404428:	add	x1, x20, x23
  40442c:	ldrsb	w0, [x20, x23]
  404430:	cmp	w0, #0x30
  404434:	b.ne	4044c4 <ferror@plt+0x26e4>  // b.any
  404438:	mov	x20, x1
  40443c:	add	w2, w19, #0x1
  404440:	sub	w19, w20, w1
  404444:	add	w19, w19, w2
  404448:	ldrsb	w0, [x20, #1]!
  40444c:	cmp	w0, #0x30
  404450:	b.eq	404440 <ferror@plt+0x2660>  // b.none
  404454:	sxtb	x0, w0
  404458:	ldr	x1, [x24]
  40445c:	ldrh	w0, [x1, x0, lsl #1]
  404460:	tbnz	w0, #11, 4044cc <ferror@plt+0x26ec>
  404464:	str	x20, [sp, #120]
  404468:	ldr	x20, [sp, #120]
  40446c:	ldrsb	w0, [x20, #1]
  404470:	cmp	w0, #0x69
  404474:	b.eq	404388 <ferror@plt+0x25a8>  // b.none
  404478:	and	w1, w0, #0xffffffdf
  40447c:	cmp	w1, #0x42
  404480:	b.ne	4043a8 <ferror@plt+0x25c8>  // b.any
  404484:	ldrsb	w0, [x20, #2]
  404488:	cbz	w0, 404560 <ferror@plt+0x2780>
  40448c:	bl	401a80 <localeconv@plt>
  404490:	cbz	x0, 4046f0 <ferror@plt+0x2910>
  404494:	ldr	x28, [x0]
  404498:	cbz	x28, 404708 <ferror@plt+0x2928>
  40449c:	mov	x0, x28
  4044a0:	bl	401950 <strlen@plt>
  4044a4:	mov	x23, x0
  4044a8:	cbz	x27, 40440c <ferror@plt+0x262c>
  4044ac:	mov	w20, #0xffffffea            	// #-22
  4044b0:	ldp	x21, x22, [sp, #32]
  4044b4:	ldp	x23, x24, [sp, #48]
  4044b8:	ldp	x25, x26, [sp, #64]
  4044bc:	ldp	x27, x28, [sp, #80]
  4044c0:	b	4046c4 <ferror@plt+0x28e4>
  4044c4:	mov	x20, x1
  4044c8:	b	404454 <ferror@plt+0x2674>
  4044cc:	str	wzr, [x25]
  4044d0:	str	xzr, [sp, #120]
  4044d4:	mov	w3, #0x0                   	// #0
  4044d8:	mov	w2, #0x0                   	// #0
  4044dc:	ldr	x1, [sp, #104]
  4044e0:	mov	x0, x20
  4044e4:	bl	401b90 <__strtoul_internal@plt>
  4044e8:	mov	x27, x0
  4044ec:	ldr	x0, [sp, #120]
  4044f0:	cmp	x0, x20
  4044f4:	b.eq	404534 <ferror@plt+0x2754>  // b.none
  4044f8:	ldr	w1, [x25]
  4044fc:	cbz	w1, 40450c <ferror@plt+0x272c>
  404500:	sub	x2, x27, #0x1
  404504:	cmn	x2, #0x3
  404508:	b.hi	404554 <ferror@plt+0x2774>  // b.pmore
  40450c:	cbz	x27, 404468 <ferror@plt+0x2688>
  404510:	cbz	x0, 404750 <ferror@plt+0x2970>
  404514:	ldrsb	w0, [x0]
  404518:	cbnz	w0, 404468 <ferror@plt+0x2688>
  40451c:	mov	w20, #0xffffffea            	// #-22
  404520:	ldp	x21, x22, [sp, #32]
  404524:	ldp	x23, x24, [sp, #48]
  404528:	ldp	x25, x26, [sp, #64]
  40452c:	ldp	x27, x28, [sp, #80]
  404530:	b	4046c4 <ferror@plt+0x28e4>
  404534:	ldr	w1, [x25]
  404538:	mov	w20, #0xffffffea            	// #-22
  40453c:	cbnz	w1, 404554 <ferror@plt+0x2774>
  404540:	ldp	x21, x22, [sp, #32]
  404544:	ldp	x23, x24, [sp, #48]
  404548:	ldp	x25, x26, [sp, #64]
  40454c:	ldp	x27, x28, [sp, #80]
  404550:	b	4046c4 <ferror@plt+0x28e4>
  404554:	neg	w20, w1
  404558:	ldp	x27, x28, [sp, #80]
  40455c:	b	404690 <ferror@plt+0x28b0>
  404560:	mov	w23, #0x3e8                 	// #1000
  404564:	b	4043b0 <ferror@plt+0x25d0>
  404568:	mov	w1, w20
  40456c:	adrp	x0, 407000 <ferror@plt+0x5220>
  404570:	add	x0, x0, #0x760
  404574:	bl	401cf0 <strchr@plt>
  404578:	cbz	x0, 404768 <ferror@plt+0x2988>
  40457c:	adrp	x2, 407000 <ferror@plt+0x5220>
  404580:	add	x2, x2, #0x760
  404584:	sub	x0, x0, x2
  404588:	add	w2, w0, #0x1
  40458c:	b	4043d8 <ferror@plt+0x25f8>
  404590:	mov	w20, #0x0                   	// #0
  404594:	cbz	x22, 40459c <ferror@plt+0x27bc>
  404598:	str	w2, [x22]
  40459c:	cmp	x27, #0x0
  4045a0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4045a4:	b.ne	4045b8 <ferror@plt+0x27d8>  // b.any
  4045a8:	ldp	x27, x28, [sp, #80]
  4045ac:	b	40468c <ferror@plt+0x28ac>
  4045b0:	mov	w20, #0xffffffde            	// #-34
  4045b4:	b	404594 <ferror@plt+0x27b4>
  4045b8:	sxtw	x23, w23
  4045bc:	sub	w0, w2, #0x2
  4045c0:	mov	x4, #0x1                   	// #1
  4045c4:	mul	x4, x4, x23
  4045c8:	cmn	w0, #0x1
  4045cc:	b.eq	4045dc <ferror@plt+0x27fc>  // b.none
  4045d0:	umulh	x1, x4, x23
  4045d4:	sub	w0, w0, #0x1
  4045d8:	cbz	x1, 4045c4 <ferror@plt+0x27e4>
  4045dc:	cmp	x27, #0xa
  4045e0:	b.ls	40462c <ferror@plt+0x284c>  // b.plast
  4045e4:	mov	x0, #0xa                   	// #10
  4045e8:	add	x0, x0, x0, lsl #2
  4045ec:	lsl	x1, x0, #1
  4045f0:	mov	x0, x1
  4045f4:	cmp	x27, x1
  4045f8:	b.hi	4045e8 <ferror@plt+0x2808>  // b.pmore
  4045fc:	cmp	w19, #0x0
  404600:	b.le	40461c <ferror@plt+0x283c>
  404604:	mov	w1, #0x0                   	// #0
  404608:	add	x0, x0, x0, lsl #2
  40460c:	lsl	x0, x0, #1
  404610:	add	w1, w1, #0x1
  404614:	cmp	w19, w1
  404618:	b.ne	404608 <ferror@plt+0x2828>  // b.any
  40461c:	mov	x2, #0x1                   	// #1
  404620:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404624:	movk	x6, #0xcccd
  404628:	b	40463c <ferror@plt+0x285c>
  40462c:	mov	x0, #0xa                   	// #10
  404630:	b	4045fc <ferror@plt+0x281c>
  404634:	cmp	x5, #0x9
  404638:	b.ls	404678 <ferror@plt+0x2898>  // b.plast
  40463c:	umulh	x3, x27, x6
  404640:	lsr	x1, x3, #3
  404644:	add	x1, x1, x1, lsl #2
  404648:	sub	x1, x27, x1, lsl #1
  40464c:	mov	x5, x27
  404650:	lsr	x27, x3, #3
  404654:	mov	x3, x2
  404658:	add	x2, x2, x2, lsl #2
  40465c:	lsl	x2, x2, #1
  404660:	cbz	w1, 404634 <ferror@plt+0x2854>
  404664:	udiv	x3, x0, x3
  404668:	udiv	x1, x3, x1
  40466c:	udiv	x1, x4, x1
  404670:	add	x26, x26, x1
  404674:	b	404634 <ferror@plt+0x2854>
  404678:	ldp	x27, x28, [sp, #80]
  40467c:	b	40468c <ferror@plt+0x28ac>
  404680:	mov	w20, #0x0                   	// #0
  404684:	b	40468c <ferror@plt+0x28ac>
  404688:	mov	w20, #0x0                   	// #0
  40468c:	str	x26, [x21]
  404690:	tbnz	w20, #31, 4046a4 <ferror@plt+0x28c4>
  404694:	ldp	x21, x22, [sp, #32]
  404698:	ldp	x23, x24, [sp, #48]
  40469c:	ldp	x25, x26, [sp, #64]
  4046a0:	b	4046d0 <ferror@plt+0x28f0>
  4046a4:	ldp	x21, x22, [sp, #32]
  4046a8:	ldp	x23, x24, [sp, #48]
  4046ac:	ldp	x25, x26, [sp, #64]
  4046b0:	b	4046c4 <ferror@plt+0x28e4>
  4046b4:	mov	w20, #0xffffffea            	// #-22
  4046b8:	b	4046c4 <ferror@plt+0x28e4>
  4046bc:	mov	w20, #0xffffffea            	// #-22
  4046c0:	ldp	x21, x22, [sp, #32]
  4046c4:	bl	401d90 <__errno_location@plt>
  4046c8:	neg	w1, w20
  4046cc:	str	w1, [x0]
  4046d0:	mov	w0, w20
  4046d4:	ldp	x19, x20, [sp, #16]
  4046d8:	ldp	x29, x30, [sp], #128
  4046dc:	ret
  4046e0:	mov	w20, #0xffffffea            	// #-22
  4046e4:	ldp	x21, x22, [sp, #32]
  4046e8:	ldp	x23, x24, [sp, #48]
  4046ec:	b	4046c4 <ferror@plt+0x28e4>
  4046f0:	mov	w20, #0xffffffea            	// #-22
  4046f4:	ldp	x21, x22, [sp, #32]
  4046f8:	ldp	x23, x24, [sp, #48]
  4046fc:	ldp	x25, x26, [sp, #64]
  404700:	ldp	x27, x28, [sp, #80]
  404704:	b	4046c4 <ferror@plt+0x28e4>
  404708:	mov	w20, #0xffffffea            	// #-22
  40470c:	ldp	x21, x22, [sp, #32]
  404710:	ldp	x23, x24, [sp, #48]
  404714:	ldp	x25, x26, [sp, #64]
  404718:	ldp	x27, x28, [sp, #80]
  40471c:	b	4046c4 <ferror@plt+0x28e4>
  404720:	mov	w20, #0xffffffea            	// #-22
  404724:	ldp	x21, x22, [sp, #32]
  404728:	ldp	x23, x24, [sp, #48]
  40472c:	ldp	x25, x26, [sp, #64]
  404730:	ldp	x27, x28, [sp, #80]
  404734:	b	4046c4 <ferror@plt+0x28e4>
  404738:	mov	w20, #0xffffffea            	// #-22
  40473c:	ldp	x21, x22, [sp, #32]
  404740:	ldp	x23, x24, [sp, #48]
  404744:	ldp	x25, x26, [sp, #64]
  404748:	ldp	x27, x28, [sp, #80]
  40474c:	b	4046c4 <ferror@plt+0x28e4>
  404750:	mov	w20, #0xffffffea            	// #-22
  404754:	ldp	x21, x22, [sp, #32]
  404758:	ldp	x23, x24, [sp, #48]
  40475c:	ldp	x25, x26, [sp, #64]
  404760:	ldp	x27, x28, [sp, #80]
  404764:	b	4046c4 <ferror@plt+0x28e4>
  404768:	mov	w20, #0xffffffea            	// #-22
  40476c:	ldp	x21, x22, [sp, #32]
  404770:	ldp	x23, x24, [sp, #48]
  404774:	ldp	x25, x26, [sp, #64]
  404778:	ldp	x27, x28, [sp, #80]
  40477c:	b	4046c4 <ferror@plt+0x28e4>
  404780:	mov	w20, w2
  404784:	cbnz	x22, 404598 <ferror@plt+0x27b8>
  404788:	ldp	x27, x28, [sp, #80]
  40478c:	b	40468c <ferror@plt+0x28ac>
  404790:	stp	x29, x30, [sp, #-16]!
  404794:	mov	x29, sp
  404798:	mov	x2, #0x0                   	// #0
  40479c:	bl	404294 <ferror@plt+0x24b4>
  4047a0:	ldp	x29, x30, [sp], #16
  4047a4:	ret
  4047a8:	stp	x29, x30, [sp, #-48]!
  4047ac:	mov	x29, sp
  4047b0:	stp	x19, x20, [sp, #16]
  4047b4:	stp	x21, x22, [sp, #32]
  4047b8:	mov	x21, x0
  4047bc:	mov	x22, x1
  4047c0:	mov	x20, x0
  4047c4:	cbnz	x0, 4047d8 <ferror@plt+0x29f8>
  4047c8:	cbnz	x1, 4047f8 <ferror@plt+0x2a18>
  4047cc:	mov	w0, #0x0                   	// #0
  4047d0:	b	404818 <ferror@plt+0x2a38>
  4047d4:	add	x20, x20, #0x1
  4047d8:	ldrsb	w19, [x20]
  4047dc:	cbz	w19, 4047f4 <ferror@plt+0x2a14>
  4047e0:	bl	401c60 <__ctype_b_loc@plt>
  4047e4:	and	x19, x19, #0xff
  4047e8:	ldr	x2, [x0]
  4047ec:	ldrh	w2, [x2, x19, lsl #1]
  4047f0:	tbnz	w2, #11, 4047d4 <ferror@plt+0x29f4>
  4047f4:	cbz	x22, 4047fc <ferror@plt+0x2a1c>
  4047f8:	str	x20, [x22]
  4047fc:	cmp	x20, #0x0
  404800:	mov	w0, #0x0                   	// #0
  404804:	ccmp	x21, x20, #0x2, ne  // ne = any
  404808:	b.cs	404818 <ferror@plt+0x2a38>  // b.hs, b.nlast
  40480c:	ldrsb	w0, [x20]
  404810:	cmp	w0, #0x0
  404814:	cset	w0, eq  // eq = none
  404818:	ldp	x19, x20, [sp, #16]
  40481c:	ldp	x21, x22, [sp, #32]
  404820:	ldp	x29, x30, [sp], #48
  404824:	ret
  404828:	stp	x29, x30, [sp, #-48]!
  40482c:	mov	x29, sp
  404830:	stp	x19, x20, [sp, #16]
  404834:	stp	x21, x22, [sp, #32]
  404838:	mov	x21, x0
  40483c:	mov	x22, x1
  404840:	mov	x20, x0
  404844:	cbnz	x0, 404858 <ferror@plt+0x2a78>
  404848:	cbnz	x1, 404878 <ferror@plt+0x2a98>
  40484c:	mov	w0, #0x0                   	// #0
  404850:	b	404898 <ferror@plt+0x2ab8>
  404854:	add	x20, x20, #0x1
  404858:	ldrsb	w19, [x20]
  40485c:	cbz	w19, 404874 <ferror@plt+0x2a94>
  404860:	bl	401c60 <__ctype_b_loc@plt>
  404864:	and	x19, x19, #0xff
  404868:	ldr	x2, [x0]
  40486c:	ldrh	w2, [x2, x19, lsl #1]
  404870:	tbnz	w2, #12, 404854 <ferror@plt+0x2a74>
  404874:	cbz	x22, 40487c <ferror@plt+0x2a9c>
  404878:	str	x20, [x22]
  40487c:	cmp	x20, #0x0
  404880:	mov	w0, #0x0                   	// #0
  404884:	ccmp	x21, x20, #0x2, ne  // ne = any
  404888:	b.cs	404898 <ferror@plt+0x2ab8>  // b.hs, b.nlast
  40488c:	ldrsb	w0, [x20]
  404890:	cmp	w0, #0x0
  404894:	cset	w0, eq  // eq = none
  404898:	ldp	x19, x20, [sp, #16]
  40489c:	ldp	x21, x22, [sp, #32]
  4048a0:	ldp	x29, x30, [sp], #48
  4048a4:	ret
  4048a8:	stp	x29, x30, [sp, #-128]!
  4048ac:	mov	x29, sp
  4048b0:	stp	x19, x20, [sp, #16]
  4048b4:	stp	x21, x22, [sp, #32]
  4048b8:	mov	x20, x0
  4048bc:	mov	x22, x1
  4048c0:	str	x2, [sp, #80]
  4048c4:	str	x3, [sp, #88]
  4048c8:	str	x4, [sp, #96]
  4048cc:	str	x5, [sp, #104]
  4048d0:	str	x6, [sp, #112]
  4048d4:	str	x7, [sp, #120]
  4048d8:	add	x0, sp, #0x80
  4048dc:	str	x0, [sp, #48]
  4048e0:	str	x0, [sp, #56]
  4048e4:	add	x0, sp, #0x50
  4048e8:	str	x0, [sp, #64]
  4048ec:	mov	w0, #0xffffffd0            	// #-48
  4048f0:	str	w0, [sp, #72]
  4048f4:	str	wzr, [sp, #76]
  4048f8:	add	x21, sp, #0x80
  4048fc:	b	40499c <ferror@plt+0x2bbc>
  404900:	add	w0, w3, #0x8
  404904:	str	w0, [sp, #72]
  404908:	cmp	w0, #0x0
  40490c:	b.le	404920 <ferror@plt+0x2b40>
  404910:	add	x0, x2, #0xf
  404914:	and	x0, x0, #0xfffffffffffffff8
  404918:	str	x0, [sp, #48]
  40491c:	b	4049b4 <ferror@plt+0x2bd4>
  404920:	ldr	x1, [x21, w3, sxtw]
  404924:	cbz	x1, 4049bc <ferror@plt+0x2bdc>
  404928:	cbz	w0, 40496c <ferror@plt+0x2b8c>
  40492c:	add	w3, w3, #0x10
  404930:	str	w3, [sp, #72]
  404934:	cmp	w3, #0x0
  404938:	b.le	40494c <ferror@plt+0x2b6c>
  40493c:	add	x0, x2, #0xf
  404940:	and	x0, x0, #0xfffffffffffffff8
  404944:	str	x0, [sp, #48]
  404948:	b	404978 <ferror@plt+0x2b98>
  40494c:	add	x2, x21, w0, sxtw
  404950:	b	404978 <ferror@plt+0x2b98>
  404954:	mov	w0, #0x1                   	// #1
  404958:	ldp	x19, x20, [sp, #16]
  40495c:	ldp	x21, x22, [sp, #32]
  404960:	ldp	x29, x30, [sp], #128
  404964:	ret
  404968:	ldr	x2, [sp, #48]
  40496c:	add	x0, x2, #0xf
  404970:	and	x0, x0, #0xfffffffffffffff8
  404974:	str	x0, [sp, #48]
  404978:	ldr	x19, [x2]
  40497c:	cbz	x19, 4049bc <ferror@plt+0x2bdc>
  404980:	mov	x0, x20
  404984:	bl	401c40 <strcmp@plt>
  404988:	cbz	w0, 404954 <ferror@plt+0x2b74>
  40498c:	mov	x1, x19
  404990:	mov	x0, x20
  404994:	bl	401c40 <strcmp@plt>
  404998:	cbz	w0, 404958 <ferror@plt+0x2b78>
  40499c:	ldr	w3, [sp, #72]
  4049a0:	ldr	x2, [sp, #48]
  4049a4:	tbnz	w3, #31, 404900 <ferror@plt+0x2b20>
  4049a8:	add	x0, x2, #0xf
  4049ac:	and	x0, x0, #0xfffffffffffffff8
  4049b0:	str	x0, [sp, #48]
  4049b4:	ldr	x1, [x2]
  4049b8:	cbnz	x1, 404968 <ferror@plt+0x2b88>
  4049bc:	mov	x3, x20
  4049c0:	mov	x2, x22
  4049c4:	adrp	x1, 407000 <ferror@plt+0x5220>
  4049c8:	add	x1, x1, #0x740
  4049cc:	adrp	x0, 419000 <ferror@plt+0x17220>
  4049d0:	ldr	w0, [x0, #632]
  4049d4:	bl	401d50 <errx@plt>
  4049d8:	cbz	x1, 404a10 <ferror@plt+0x2c30>
  4049dc:	add	x3, x0, x1
  4049e0:	sxtb	w2, w2
  4049e4:	ldrsb	w1, [x0]
  4049e8:	cbz	w1, 404a08 <ferror@plt+0x2c28>
  4049ec:	cmp	w2, w1
  4049f0:	b.eq	404a0c <ferror@plt+0x2c2c>  // b.none
  4049f4:	add	x0, x0, #0x1
  4049f8:	cmp	x3, x0
  4049fc:	b.ne	4049e4 <ferror@plt+0x2c04>  // b.any
  404a00:	mov	x0, #0x0                   	// #0
  404a04:	b	404a0c <ferror@plt+0x2c2c>
  404a08:	mov	x0, #0x0                   	// #0
  404a0c:	ret
  404a10:	mov	x0, #0x0                   	// #0
  404a14:	b	404a0c <ferror@plt+0x2c2c>
  404a18:	stp	x29, x30, [sp, #-16]!
  404a1c:	mov	x29, sp
  404a20:	mov	w2, #0xa                   	// #10
  404a24:	bl	404230 <ferror@plt+0x2450>
  404a28:	ldp	x29, x30, [sp], #16
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-16]!
  404a34:	mov	x29, sp
  404a38:	mov	w2, #0x10                  	// #16
  404a3c:	bl	404230 <ferror@plt+0x2450>
  404a40:	ldp	x29, x30, [sp], #16
  404a44:	ret
  404a48:	stp	x29, x30, [sp, #-16]!
  404a4c:	mov	x29, sp
  404a50:	mov	w2, #0xa                   	// #10
  404a54:	bl	4041d8 <ferror@plt+0x23f8>
  404a58:	ldp	x29, x30, [sp], #16
  404a5c:	ret
  404a60:	stp	x29, x30, [sp, #-16]!
  404a64:	mov	x29, sp
  404a68:	mov	w2, #0x10                  	// #16
  404a6c:	bl	4041d8 <ferror@plt+0x23f8>
  404a70:	ldp	x29, x30, [sp], #16
  404a74:	ret
  404a78:	stp	x29, x30, [sp, #-64]!
  404a7c:	mov	x29, sp
  404a80:	stp	x19, x20, [sp, #16]
  404a84:	str	x21, [sp, #32]
  404a88:	mov	x19, x0
  404a8c:	mov	x21, x1
  404a90:	str	xzr, [sp, #56]
  404a94:	bl	401d90 <__errno_location@plt>
  404a98:	str	wzr, [x0]
  404a9c:	cbz	x19, 404aac <ferror@plt+0x2ccc>
  404aa0:	mov	x20, x0
  404aa4:	ldrsb	w0, [x19]
  404aa8:	cbnz	w0, 404ac8 <ferror@plt+0x2ce8>
  404aac:	mov	x3, x19
  404ab0:	mov	x2, x21
  404ab4:	adrp	x1, 407000 <ferror@plt+0x5220>
  404ab8:	add	x1, x1, #0x740
  404abc:	adrp	x0, 419000 <ferror@plt+0x17220>
  404ac0:	ldr	w0, [x0, #632]
  404ac4:	bl	401d50 <errx@plt>
  404ac8:	mov	w3, #0x0                   	// #0
  404acc:	mov	w2, #0xa                   	// #10
  404ad0:	add	x1, sp, #0x38
  404ad4:	mov	x0, x19
  404ad8:	bl	401b10 <__strtol_internal@plt>
  404adc:	ldr	w1, [x20]
  404ae0:	cbnz	w1, 404b0c <ferror@plt+0x2d2c>
  404ae4:	ldr	x1, [sp, #56]
  404ae8:	cmp	x1, x19
  404aec:	b.eq	404aac <ferror@plt+0x2ccc>  // b.none
  404af0:	cbz	x1, 404afc <ferror@plt+0x2d1c>
  404af4:	ldrsb	w1, [x1]
  404af8:	cbnz	w1, 404aac <ferror@plt+0x2ccc>
  404afc:	ldp	x19, x20, [sp, #16]
  404b00:	ldr	x21, [sp, #32]
  404b04:	ldp	x29, x30, [sp], #64
  404b08:	ret
  404b0c:	cmp	w1, #0x22
  404b10:	b.ne	404aac <ferror@plt+0x2ccc>  // b.any
  404b14:	mov	x3, x19
  404b18:	mov	x2, x21
  404b1c:	adrp	x1, 407000 <ferror@plt+0x5220>
  404b20:	add	x1, x1, #0x740
  404b24:	adrp	x0, 419000 <ferror@plt+0x17220>
  404b28:	ldr	w0, [x0, #632]
  404b2c:	bl	401dc0 <err@plt>
  404b30:	stp	x29, x30, [sp, #-32]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	mov	x20, x0
  404b40:	mov	x19, x1
  404b44:	bl	404a78 <ferror@plt+0x2c98>
  404b48:	mov	x2, #0x80000000            	// #2147483648
  404b4c:	add	x2, x0, x2
  404b50:	mov	x1, #0xffffffff            	// #4294967295
  404b54:	cmp	x2, x1
  404b58:	b.hi	404b68 <ferror@plt+0x2d88>  // b.pmore
  404b5c:	ldp	x19, x20, [sp, #16]
  404b60:	ldp	x29, x30, [sp], #32
  404b64:	ret
  404b68:	bl	401d90 <__errno_location@plt>
  404b6c:	mov	w1, #0x22                  	// #34
  404b70:	str	w1, [x0]
  404b74:	mov	x3, x20
  404b78:	mov	x2, x19
  404b7c:	adrp	x1, 407000 <ferror@plt+0x5220>
  404b80:	add	x1, x1, #0x740
  404b84:	adrp	x0, 419000 <ferror@plt+0x17220>
  404b88:	ldr	w0, [x0, #632]
  404b8c:	bl	401dc0 <err@plt>
  404b90:	stp	x29, x30, [sp, #-32]!
  404b94:	mov	x29, sp
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	mov	x20, x0
  404ba0:	mov	x19, x1
  404ba4:	bl	404b30 <ferror@plt+0x2d50>
  404ba8:	add	w2, w0, #0x8, lsl #12
  404bac:	mov	w1, #0xffff                	// #65535
  404bb0:	cmp	w2, w1
  404bb4:	b.hi	404bc4 <ferror@plt+0x2de4>  // b.pmore
  404bb8:	ldp	x19, x20, [sp, #16]
  404bbc:	ldp	x29, x30, [sp], #32
  404bc0:	ret
  404bc4:	bl	401d90 <__errno_location@plt>
  404bc8:	mov	w1, #0x22                  	// #34
  404bcc:	str	w1, [x0]
  404bd0:	mov	x3, x20
  404bd4:	mov	x2, x19
  404bd8:	adrp	x1, 407000 <ferror@plt+0x5220>
  404bdc:	add	x1, x1, #0x740
  404be0:	adrp	x0, 419000 <ferror@plt+0x17220>
  404be4:	ldr	w0, [x0, #632]
  404be8:	bl	401dc0 <err@plt>
  404bec:	stp	x29, x30, [sp, #-16]!
  404bf0:	mov	x29, sp
  404bf4:	mov	w2, #0xa                   	// #10
  404bf8:	bl	40411c <ferror@plt+0x233c>
  404bfc:	ldp	x29, x30, [sp], #16
  404c00:	ret
  404c04:	stp	x29, x30, [sp, #-16]!
  404c08:	mov	x29, sp
  404c0c:	mov	w2, #0x10                  	// #16
  404c10:	bl	40411c <ferror@plt+0x233c>
  404c14:	ldp	x29, x30, [sp], #16
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-64]!
  404c20:	mov	x29, sp
  404c24:	stp	x19, x20, [sp, #16]
  404c28:	str	x21, [sp, #32]
  404c2c:	mov	x19, x0
  404c30:	mov	x21, x1
  404c34:	str	xzr, [sp, #56]
  404c38:	bl	401d90 <__errno_location@plt>
  404c3c:	str	wzr, [x0]
  404c40:	cbz	x19, 404c50 <ferror@plt+0x2e70>
  404c44:	mov	x20, x0
  404c48:	ldrsb	w0, [x19]
  404c4c:	cbnz	w0, 404c6c <ferror@plt+0x2e8c>
  404c50:	mov	x3, x19
  404c54:	mov	x2, x21
  404c58:	adrp	x1, 407000 <ferror@plt+0x5220>
  404c5c:	add	x1, x1, #0x740
  404c60:	adrp	x0, 419000 <ferror@plt+0x17220>
  404c64:	ldr	w0, [x0, #632]
  404c68:	bl	401d50 <errx@plt>
  404c6c:	add	x1, sp, #0x38
  404c70:	mov	x0, x19
  404c74:	bl	4019b0 <strtod@plt>
  404c78:	ldr	w0, [x20]
  404c7c:	cbnz	w0, 404ca8 <ferror@plt+0x2ec8>
  404c80:	ldr	x0, [sp, #56]
  404c84:	cmp	x0, x19
  404c88:	b.eq	404c50 <ferror@plt+0x2e70>  // b.none
  404c8c:	cbz	x0, 404c98 <ferror@plt+0x2eb8>
  404c90:	ldrsb	w0, [x0]
  404c94:	cbnz	w0, 404c50 <ferror@plt+0x2e70>
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldr	x21, [sp, #32]
  404ca0:	ldp	x29, x30, [sp], #64
  404ca4:	ret
  404ca8:	cmp	w0, #0x22
  404cac:	b.ne	404c50 <ferror@plt+0x2e70>  // b.any
  404cb0:	mov	x3, x19
  404cb4:	mov	x2, x21
  404cb8:	adrp	x1, 407000 <ferror@plt+0x5220>
  404cbc:	add	x1, x1, #0x740
  404cc0:	adrp	x0, 419000 <ferror@plt+0x17220>
  404cc4:	ldr	w0, [x0, #632]
  404cc8:	bl	401dc0 <err@plt>
  404ccc:	stp	x29, x30, [sp, #-64]!
  404cd0:	mov	x29, sp
  404cd4:	stp	x19, x20, [sp, #16]
  404cd8:	str	x21, [sp, #32]
  404cdc:	mov	x19, x0
  404ce0:	mov	x21, x1
  404ce4:	str	xzr, [sp, #56]
  404ce8:	bl	401d90 <__errno_location@plt>
  404cec:	str	wzr, [x0]
  404cf0:	cbz	x19, 404d00 <ferror@plt+0x2f20>
  404cf4:	mov	x20, x0
  404cf8:	ldrsb	w0, [x19]
  404cfc:	cbnz	w0, 404d1c <ferror@plt+0x2f3c>
  404d00:	mov	x3, x19
  404d04:	mov	x2, x21
  404d08:	adrp	x1, 407000 <ferror@plt+0x5220>
  404d0c:	add	x1, x1, #0x740
  404d10:	adrp	x0, 419000 <ferror@plt+0x17220>
  404d14:	ldr	w0, [x0, #632]
  404d18:	bl	401d50 <errx@plt>
  404d1c:	mov	w2, #0xa                   	// #10
  404d20:	add	x1, sp, #0x38
  404d24:	mov	x0, x19
  404d28:	bl	401c70 <strtol@plt>
  404d2c:	ldr	w1, [x20]
  404d30:	cbnz	w1, 404d5c <ferror@plt+0x2f7c>
  404d34:	ldr	x1, [sp, #56]
  404d38:	cmp	x1, x19
  404d3c:	b.eq	404d00 <ferror@plt+0x2f20>  // b.none
  404d40:	cbz	x1, 404d4c <ferror@plt+0x2f6c>
  404d44:	ldrsb	w1, [x1]
  404d48:	cbnz	w1, 404d00 <ferror@plt+0x2f20>
  404d4c:	ldp	x19, x20, [sp, #16]
  404d50:	ldr	x21, [sp, #32]
  404d54:	ldp	x29, x30, [sp], #64
  404d58:	ret
  404d5c:	cmp	w1, #0x22
  404d60:	b.ne	404d00 <ferror@plt+0x2f20>  // b.any
  404d64:	mov	x3, x19
  404d68:	mov	x2, x21
  404d6c:	adrp	x1, 407000 <ferror@plt+0x5220>
  404d70:	add	x1, x1, #0x740
  404d74:	adrp	x0, 419000 <ferror@plt+0x17220>
  404d78:	ldr	w0, [x0, #632]
  404d7c:	bl	401dc0 <err@plt>
  404d80:	stp	x29, x30, [sp, #-64]!
  404d84:	mov	x29, sp
  404d88:	stp	x19, x20, [sp, #16]
  404d8c:	str	x21, [sp, #32]
  404d90:	mov	x19, x0
  404d94:	mov	x21, x1
  404d98:	str	xzr, [sp, #56]
  404d9c:	bl	401d90 <__errno_location@plt>
  404da0:	str	wzr, [x0]
  404da4:	cbz	x19, 404db4 <ferror@plt+0x2fd4>
  404da8:	mov	x20, x0
  404dac:	ldrsb	w0, [x19]
  404db0:	cbnz	w0, 404dd0 <ferror@plt+0x2ff0>
  404db4:	mov	x3, x19
  404db8:	mov	x2, x21
  404dbc:	adrp	x1, 407000 <ferror@plt+0x5220>
  404dc0:	add	x1, x1, #0x740
  404dc4:	adrp	x0, 419000 <ferror@plt+0x17220>
  404dc8:	ldr	w0, [x0, #632]
  404dcc:	bl	401d50 <errx@plt>
  404dd0:	mov	w2, #0xa                   	// #10
  404dd4:	add	x1, sp, #0x38
  404dd8:	mov	x0, x19
  404ddc:	bl	401940 <strtoul@plt>
  404de0:	ldr	w1, [x20]
  404de4:	cbnz	w1, 404e10 <ferror@plt+0x3030>
  404de8:	ldr	x1, [sp, #56]
  404dec:	cmp	x1, x19
  404df0:	b.eq	404db4 <ferror@plt+0x2fd4>  // b.none
  404df4:	cbz	x1, 404e00 <ferror@plt+0x3020>
  404df8:	ldrsb	w1, [x1]
  404dfc:	cbnz	w1, 404db4 <ferror@plt+0x2fd4>
  404e00:	ldp	x19, x20, [sp, #16]
  404e04:	ldr	x21, [sp, #32]
  404e08:	ldp	x29, x30, [sp], #64
  404e0c:	ret
  404e10:	cmp	w1, #0x22
  404e14:	b.ne	404db4 <ferror@plt+0x2fd4>  // b.any
  404e18:	mov	x3, x19
  404e1c:	mov	x2, x21
  404e20:	adrp	x1, 407000 <ferror@plt+0x5220>
  404e24:	add	x1, x1, #0x740
  404e28:	adrp	x0, 419000 <ferror@plt+0x17220>
  404e2c:	ldr	w0, [x0, #632]
  404e30:	bl	401dc0 <err@plt>
  404e34:	stp	x29, x30, [sp, #-48]!
  404e38:	mov	x29, sp
  404e3c:	stp	x19, x20, [sp, #16]
  404e40:	mov	x20, x0
  404e44:	mov	x19, x1
  404e48:	add	x1, sp, #0x28
  404e4c:	bl	404790 <ferror@plt+0x29b0>
  404e50:	cbz	w0, 404e7c <ferror@plt+0x309c>
  404e54:	bl	401d90 <__errno_location@plt>
  404e58:	ldr	w0, [x0]
  404e5c:	cbz	w0, 404e8c <ferror@plt+0x30ac>
  404e60:	mov	x3, x20
  404e64:	mov	x2, x19
  404e68:	adrp	x1, 407000 <ferror@plt+0x5220>
  404e6c:	add	x1, x1, #0x740
  404e70:	adrp	x0, 419000 <ferror@plt+0x17220>
  404e74:	ldr	w0, [x0, #632]
  404e78:	bl	401dc0 <err@plt>
  404e7c:	ldr	x0, [sp, #40]
  404e80:	ldp	x19, x20, [sp, #16]
  404e84:	ldp	x29, x30, [sp], #48
  404e88:	ret
  404e8c:	mov	x3, x20
  404e90:	mov	x2, x19
  404e94:	adrp	x1, 407000 <ferror@plt+0x5220>
  404e98:	add	x1, x1, #0x740
  404e9c:	adrp	x0, 419000 <ferror@plt+0x17220>
  404ea0:	ldr	w0, [x0, #632]
  404ea4:	bl	401d50 <errx@plt>
  404ea8:	stp	x29, x30, [sp, #-32]!
  404eac:	mov	x29, sp
  404eb0:	str	x19, [sp, #16]
  404eb4:	mov	x19, x1
  404eb8:	mov	x1, x2
  404ebc:	bl	404c1c <ferror@plt+0x2e3c>
  404ec0:	fcvtzs	d1, d0
  404ec4:	str	d1, [x19]
  404ec8:	scvtf	d1, d1
  404ecc:	fsub	d0, d0, d1
  404ed0:	mov	x0, #0x848000000000        	// #145685290680320
  404ed4:	movk	x0, #0x412e, lsl #48
  404ed8:	fmov	d1, x0
  404edc:	fmul	d0, d0, d1
  404ee0:	fcvtzs	d0, d0
  404ee4:	str	d0, [x19, #8]
  404ee8:	ldr	x19, [sp, #16]
  404eec:	ldp	x29, x30, [sp], #32
  404ef0:	ret
  404ef4:	mov	w2, w0
  404ef8:	mov	x0, x1
  404efc:	and	w1, w2, #0xf000
  404f00:	cmp	w1, #0x4, lsl #12
  404f04:	b.eq	404f4c <ferror@plt+0x316c>  // b.none
  404f08:	cmp	w1, #0xa, lsl #12
  404f0c:	b.eq	405078 <ferror@plt+0x3298>  // b.none
  404f10:	cmp	w1, #0x2, lsl #12
  404f14:	b.eq	405088 <ferror@plt+0x32a8>  // b.none
  404f18:	cmp	w1, #0x6, lsl #12
  404f1c:	b.eq	405098 <ferror@plt+0x32b8>  // b.none
  404f20:	cmp	w1, #0xc, lsl #12
  404f24:	b.eq	4050a8 <ferror@plt+0x32c8>  // b.none
  404f28:	cmp	w1, #0x1, lsl #12
  404f2c:	b.eq	4050b8 <ferror@plt+0x32d8>  // b.none
  404f30:	mov	w3, #0x0                   	// #0
  404f34:	cmp	w1, #0x8, lsl #12
  404f38:	b.ne	404f58 <ferror@plt+0x3178>  // b.any
  404f3c:	mov	w1, #0x2d                  	// #45
  404f40:	strb	w1, [x0]
  404f44:	mov	w3, #0x1                   	// #1
  404f48:	b	404f58 <ferror@plt+0x3178>
  404f4c:	mov	w1, #0x64                  	// #100
  404f50:	strb	w1, [x0]
  404f54:	mov	w3, #0x1                   	// #1
  404f58:	tst	x2, #0x100
  404f5c:	mov	w1, #0x72                  	// #114
  404f60:	mov	w4, #0x2d                  	// #45
  404f64:	csel	w1, w1, w4, ne  // ne = any
  404f68:	add	w4, w3, #0x1
  404f6c:	and	x5, x3, #0xffff
  404f70:	strb	w1, [x0, x5]
  404f74:	tst	x2, #0x80
  404f78:	mov	w5, #0x77                  	// #119
  404f7c:	mov	w1, #0x2d                  	// #45
  404f80:	csel	w5, w5, w1, ne  // ne = any
  404f84:	add	w1, w3, #0x2
  404f88:	and	w1, w1, #0xffff
  404f8c:	and	x4, x4, #0x3
  404f90:	strb	w5, [x0, x4]
  404f94:	tbz	w2, #11, 4050c8 <ferror@plt+0x32e8>
  404f98:	tst	x2, #0x40
  404f9c:	mov	w5, #0x73                  	// #115
  404fa0:	mov	w4, #0x53                  	// #83
  404fa4:	csel	w5, w5, w4, ne  // ne = any
  404fa8:	add	w4, w3, #0x3
  404fac:	and	x1, x1, #0xffff
  404fb0:	strb	w5, [x0, x1]
  404fb4:	tst	x2, #0x20
  404fb8:	mov	w5, #0x72                  	// #114
  404fbc:	mov	w1, #0x2d                  	// #45
  404fc0:	csel	w5, w5, w1, ne  // ne = any
  404fc4:	add	w1, w3, #0x4
  404fc8:	and	x4, x4, #0x7
  404fcc:	strb	w5, [x0, x4]
  404fd0:	tst	x2, #0x10
  404fd4:	mov	w5, #0x77                  	// #119
  404fd8:	mov	w4, #0x2d                  	// #45
  404fdc:	csel	w5, w5, w4, ne  // ne = any
  404fe0:	add	w4, w3, #0x5
  404fe4:	and	w4, w4, #0xffff
  404fe8:	and	x1, x1, #0xf
  404fec:	strb	w5, [x0, x1]
  404ff0:	tbz	w2, #10, 4050dc <ferror@plt+0x32fc>
  404ff4:	tst	x2, #0x8
  404ff8:	mov	w5, #0x73                  	// #115
  404ffc:	mov	w1, #0x53                  	// #83
  405000:	csel	w5, w5, w1, ne  // ne = any
  405004:	add	w1, w3, #0x6
  405008:	and	x4, x4, #0xffff
  40500c:	strb	w5, [x0, x4]
  405010:	tst	x2, #0x4
  405014:	mov	w5, #0x72                  	// #114
  405018:	mov	w4, #0x2d                  	// #45
  40501c:	csel	w5, w5, w4, ne  // ne = any
  405020:	add	w4, w3, #0x7
  405024:	and	x1, x1, #0xf
  405028:	strb	w5, [x0, x1]
  40502c:	tst	x2, #0x2
  405030:	mov	w5, #0x77                  	// #119
  405034:	mov	w1, #0x2d                  	// #45
  405038:	csel	w5, w5, w1, ne  // ne = any
  40503c:	add	w1, w3, #0x8
  405040:	and	w1, w1, #0xffff
  405044:	and	x4, x4, #0xf
  405048:	strb	w5, [x0, x4]
  40504c:	tbz	w2, #9, 4050f0 <ferror@plt+0x3310>
  405050:	tst	x2, #0x1
  405054:	mov	w2, #0x74                  	// #116
  405058:	mov	w4, #0x54                  	// #84
  40505c:	csel	w2, w2, w4, ne  // ne = any
  405060:	and	x1, x1, #0xffff
  405064:	strb	w2, [x0, x1]
  405068:	add	w3, w3, #0x9
  40506c:	and	x3, x3, #0xffff
  405070:	strb	wzr, [x0, x3]
  405074:	ret
  405078:	mov	w1, #0x6c                  	// #108
  40507c:	strb	w1, [x0]
  405080:	mov	w3, #0x1                   	// #1
  405084:	b	404f58 <ferror@plt+0x3178>
  405088:	mov	w1, #0x63                  	// #99
  40508c:	strb	w1, [x0]
  405090:	mov	w3, #0x1                   	// #1
  405094:	b	404f58 <ferror@plt+0x3178>
  405098:	mov	w1, #0x62                  	// #98
  40509c:	strb	w1, [x0]
  4050a0:	mov	w3, #0x1                   	// #1
  4050a4:	b	404f58 <ferror@plt+0x3178>
  4050a8:	mov	w1, #0x73                  	// #115
  4050ac:	strb	w1, [x0]
  4050b0:	mov	w3, #0x1                   	// #1
  4050b4:	b	404f58 <ferror@plt+0x3178>
  4050b8:	mov	w1, #0x70                  	// #112
  4050bc:	strb	w1, [x0]
  4050c0:	mov	w3, #0x1                   	// #1
  4050c4:	b	404f58 <ferror@plt+0x3178>
  4050c8:	tst	x2, #0x40
  4050cc:	mov	w5, #0x78                  	// #120
  4050d0:	mov	w4, #0x2d                  	// #45
  4050d4:	csel	w5, w5, w4, ne  // ne = any
  4050d8:	b	404fa8 <ferror@plt+0x31c8>
  4050dc:	tst	x2, #0x8
  4050e0:	mov	w5, #0x78                  	// #120
  4050e4:	mov	w1, #0x2d                  	// #45
  4050e8:	csel	w5, w5, w1, ne  // ne = any
  4050ec:	b	405004 <ferror@plt+0x3224>
  4050f0:	tst	x2, #0x1
  4050f4:	mov	w2, #0x78                  	// #120
  4050f8:	mov	w4, #0x2d                  	// #45
  4050fc:	csel	w2, w2, w4, ne  // ne = any
  405100:	b	405060 <ferror@plt+0x3280>
  405104:	stp	x29, x30, [sp, #-80]!
  405108:	mov	x29, sp
  40510c:	stp	x19, x20, [sp, #16]
  405110:	add	x5, sp, #0x28
  405114:	tbz	w0, #1, 405124 <ferror@plt+0x3344>
  405118:	mov	w2, #0x20                  	// #32
  40511c:	strb	w2, [sp, #40]
  405120:	add	x5, sp, #0x29
  405124:	cmp	x1, #0x3ff
  405128:	b.ls	4052b8 <ferror@plt+0x34d8>  // b.plast
  40512c:	mov	x2, #0xfffff               	// #1048575
  405130:	cmp	x1, x2
  405134:	b.ls	4051d0 <ferror@plt+0x33f0>  // b.plast
  405138:	mov	x2, #0x3fffffff            	// #1073741823
  40513c:	cmp	x1, x2
  405140:	b.ls	4051d8 <ferror@plt+0x33f8>  // b.plast
  405144:	mov	x2, #0xffffffffff          	// #1099511627775
  405148:	cmp	x1, x2
  40514c:	b.ls	4051e0 <ferror@plt+0x3400>  // b.plast
  405150:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405154:	cmp	x1, x2
  405158:	b.ls	4051e8 <ferror@plt+0x3408>  // b.plast
  40515c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405160:	cmp	x1, x2
  405164:	mov	w19, #0x3c                  	// #60
  405168:	mov	w2, #0x46                  	// #70
  40516c:	csel	w19, w19, w2, ls  // ls = plast
  405170:	sub	w4, w19, #0xa
  405174:	mov	w3, #0x6667                	// #26215
  405178:	movk	w3, #0x6666, lsl #16
  40517c:	smull	x3, w4, w3
  405180:	asr	x3, x3, #34
  405184:	sub	w3, w3, w4, asr #31
  405188:	adrp	x2, 407000 <ferror@plt+0x5220>
  40518c:	add	x2, x2, #0x770
  405190:	ldrsb	w3, [x2, w3, sxtw]
  405194:	lsr	x20, x1, x4
  405198:	mov	x2, #0xffffffffffffffff    	// #-1
  40519c:	lsl	x2, x2, x4
  4051a0:	bic	x1, x1, x2
  4051a4:	strb	w3, [x5]
  4051a8:	and	w2, w0, #0x1
  4051ac:	cmp	w3, #0x42
  4051b0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4051b4:	b.eq	4052cc <ferror@plt+0x34ec>  // b.none
  4051b8:	mov	w2, #0x69                  	// #105
  4051bc:	strb	w2, [x5, #1]
  4051c0:	add	x2, x5, #0x3
  4051c4:	mov	w3, #0x42                  	// #66
  4051c8:	strb	w3, [x5, #2]
  4051cc:	b	4052d0 <ferror@plt+0x34f0>
  4051d0:	mov	w19, #0x14                  	// #20
  4051d4:	b	405170 <ferror@plt+0x3390>
  4051d8:	mov	w19, #0x1e                  	// #30
  4051dc:	b	405170 <ferror@plt+0x3390>
  4051e0:	mov	w19, #0x28                  	// #40
  4051e4:	b	405170 <ferror@plt+0x3390>
  4051e8:	mov	w19, #0x32                  	// #50
  4051ec:	b	405170 <ferror@plt+0x3390>
  4051f0:	sub	w19, w19, #0x14
  4051f4:	lsr	x19, x1, x19
  4051f8:	add	x19, x19, #0x32
  4051fc:	lsr	x19, x19, #2
  405200:	mov	x0, #0xf5c3                	// #62915
  405204:	movk	x0, #0x5c28, lsl #16
  405208:	movk	x0, #0xc28f, lsl #32
  40520c:	movk	x0, #0x28f5, lsl #48
  405210:	umulh	x19, x19, x0
  405214:	lsr	x19, x19, #2
  405218:	cmp	x19, #0xa
  40521c:	b.eq	40526c <ferror@plt+0x348c>  // b.none
  405220:	cbz	x19, 405270 <ferror@plt+0x3490>
  405224:	bl	401a80 <localeconv@plt>
  405228:	cbz	x0, 4052a0 <ferror@plt+0x34c0>
  40522c:	ldr	x4, [x0]
  405230:	cbz	x4, 4052ac <ferror@plt+0x34cc>
  405234:	ldrsb	w1, [x4]
  405238:	adrp	x0, 407000 <ferror@plt+0x5220>
  40523c:	add	x0, x0, #0x920
  405240:	cmp	w1, #0x0
  405244:	csel	x4, x0, x4, eq  // eq = none
  405248:	add	x6, sp, #0x28
  40524c:	mov	x5, x19
  405250:	mov	w3, w20
  405254:	adrp	x2, 407000 <ferror@plt+0x5220>
  405258:	add	x2, x2, #0x778
  40525c:	mov	x1, #0x20                  	// #32
  405260:	add	x0, sp, #0x30
  405264:	bl	401a70 <snprintf@plt>
  405268:	b	40528c <ferror@plt+0x34ac>
  40526c:	add	w20, w20, #0x1
  405270:	add	x4, sp, #0x28
  405274:	mov	w3, w20
  405278:	adrp	x2, 407000 <ferror@plt+0x5220>
  40527c:	add	x2, x2, #0x788
  405280:	mov	x1, #0x20                  	// #32
  405284:	add	x0, sp, #0x30
  405288:	bl	401a70 <snprintf@plt>
  40528c:	add	x0, sp, #0x30
  405290:	bl	401bb0 <strdup@plt>
  405294:	ldp	x19, x20, [sp, #16]
  405298:	ldp	x29, x30, [sp], #80
  40529c:	ret
  4052a0:	adrp	x4, 407000 <ferror@plt+0x5220>
  4052a4:	add	x4, x4, #0x920
  4052a8:	b	405248 <ferror@plt+0x3468>
  4052ac:	adrp	x4, 407000 <ferror@plt+0x5220>
  4052b0:	add	x4, x4, #0x920
  4052b4:	b	405248 <ferror@plt+0x3468>
  4052b8:	mov	w20, w1
  4052bc:	mov	w1, #0x42                  	// #66
  4052c0:	strb	w1, [x5]
  4052c4:	mov	w19, #0xa                   	// #10
  4052c8:	mov	x1, #0x0                   	// #0
  4052cc:	add	x2, x5, #0x1
  4052d0:	strb	wzr, [x2]
  4052d4:	cbz	x1, 405270 <ferror@plt+0x3490>
  4052d8:	tbz	w0, #2, 4051f0 <ferror@plt+0x3410>
  4052dc:	sub	w19, w19, #0x14
  4052e0:	lsr	x19, x1, x19
  4052e4:	add	x19, x19, #0x5
  4052e8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4052ec:	movk	x0, #0xcccd
  4052f0:	umulh	x19, x19, x0
  4052f4:	lsr	x19, x19, #3
  4052f8:	umulh	x0, x19, x0
  4052fc:	lsr	x0, x0, #3
  405300:	add	x0, x0, x0, lsl #2
  405304:	cmp	x19, x0, lsl #1
  405308:	b.ne	405220 <ferror@plt+0x3440>  // b.any
  40530c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405310:	movk	x0, #0xcccd
  405314:	umulh	x19, x19, x0
  405318:	lsr	x19, x19, #3
  40531c:	b	405220 <ferror@plt+0x3440>
  405320:	cbz	x0, 405400 <ferror@plt+0x3620>
  405324:	stp	x29, x30, [sp, #-64]!
  405328:	mov	x29, sp
  40532c:	stp	x19, x20, [sp, #16]
  405330:	stp	x21, x22, [sp, #32]
  405334:	stp	x23, x24, [sp, #48]
  405338:	mov	x19, x0
  40533c:	mov	x24, x1
  405340:	mov	x22, x2
  405344:	mov	x23, x3
  405348:	ldrsb	w4, [x0]
  40534c:	cbz	w4, 405408 <ferror@plt+0x3628>
  405350:	cmp	x1, #0x0
  405354:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405358:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40535c:	b.eq	405410 <ferror@plt+0x3630>  // b.none
  405360:	mov	x21, #0x0                   	// #0
  405364:	mov	x0, #0x0                   	// #0
  405368:	b	4053c0 <ferror@plt+0x35e0>
  40536c:	ldrsb	w1, [x19, #1]
  405370:	mov	x20, x19
  405374:	cbnz	w1, 40537c <ferror@plt+0x359c>
  405378:	add	x20, x19, #0x1
  40537c:	cmp	x0, #0x0
  405380:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405384:	b.eq	4053b8 <ferror@plt+0x35d8>  // b.none
  405388:	cmp	x0, x20
  40538c:	b.cs	405420 <ferror@plt+0x3640>  // b.hs, b.nlast
  405390:	sub	x1, x20, x0
  405394:	blr	x23
  405398:	cmn	w0, #0x1
  40539c:	b.eq	4053ec <ferror@plt+0x360c>  // b.none
  4053a0:	add	x1, x21, #0x1
  4053a4:	str	w0, [x24, x21, lsl #2]
  4053a8:	ldrsb	w0, [x20]
  4053ac:	cbz	w0, 4053e4 <ferror@plt+0x3604>
  4053b0:	mov	x21, x1
  4053b4:	mov	x0, #0x0                   	// #0
  4053b8:	ldrsb	w4, [x19, #1]!
  4053bc:	cbz	w4, 4053e8 <ferror@plt+0x3608>
  4053c0:	cmp	x22, x21
  4053c4:	b.ls	405418 <ferror@plt+0x3638>  // b.plast
  4053c8:	cmp	x0, #0x0
  4053cc:	csel	x0, x0, x19, ne  // ne = any
  4053d0:	cmp	w4, #0x2c
  4053d4:	b.eq	40536c <ferror@plt+0x358c>  // b.none
  4053d8:	ldrsb	w1, [x19, #1]
  4053dc:	cbz	w1, 405378 <ferror@plt+0x3598>
  4053e0:	b	4053b8 <ferror@plt+0x35d8>
  4053e4:	mov	x21, x1
  4053e8:	mov	w0, w21
  4053ec:	ldp	x19, x20, [sp, #16]
  4053f0:	ldp	x21, x22, [sp, #32]
  4053f4:	ldp	x23, x24, [sp, #48]
  4053f8:	ldp	x29, x30, [sp], #64
  4053fc:	ret
  405400:	mov	w0, #0xffffffff            	// #-1
  405404:	ret
  405408:	mov	w0, #0xffffffff            	// #-1
  40540c:	b	4053ec <ferror@plt+0x360c>
  405410:	mov	w0, #0xffffffff            	// #-1
  405414:	b	4053ec <ferror@plt+0x360c>
  405418:	mov	w0, #0xfffffffe            	// #-2
  40541c:	b	4053ec <ferror@plt+0x360c>
  405420:	mov	w0, #0xffffffff            	// #-1
  405424:	b	4053ec <ferror@plt+0x360c>
  405428:	cbz	x0, 4054a0 <ferror@plt+0x36c0>
  40542c:	stp	x29, x30, [sp, #-32]!
  405430:	mov	x29, sp
  405434:	str	x19, [sp, #16]
  405438:	mov	x19, x3
  40543c:	mov	x3, x4
  405440:	ldrsb	w4, [x0]
  405444:	cmp	x19, #0x0
  405448:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40544c:	b.eq	4054a8 <ferror@plt+0x36c8>  // b.none
  405450:	ldr	x5, [x19]
  405454:	cmp	x5, x2
  405458:	b.hi	4054b0 <ferror@plt+0x36d0>  // b.pmore
  40545c:	cmp	w4, #0x2b
  405460:	b.eq	405498 <ferror@plt+0x36b8>  // b.none
  405464:	str	xzr, [x19]
  405468:	ldr	x4, [x19]
  40546c:	sub	x2, x2, x4
  405470:	add	x1, x1, x4, lsl #2
  405474:	bl	405320 <ferror@plt+0x3540>
  405478:	cmp	w0, #0x0
  40547c:	b.le	40548c <ferror@plt+0x36ac>
  405480:	ldr	x1, [x19]
  405484:	add	x1, x1, w0, sxtw
  405488:	str	x1, [x19]
  40548c:	ldr	x19, [sp, #16]
  405490:	ldp	x29, x30, [sp], #32
  405494:	ret
  405498:	add	x0, x0, #0x1
  40549c:	b	405468 <ferror@plt+0x3688>
  4054a0:	mov	w0, #0xffffffff            	// #-1
  4054a4:	ret
  4054a8:	mov	w0, #0xffffffff            	// #-1
  4054ac:	b	40548c <ferror@plt+0x36ac>
  4054b0:	mov	w0, #0xffffffff            	// #-1
  4054b4:	b	40548c <ferror@plt+0x36ac>
  4054b8:	cmp	x2, #0x0
  4054bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4054c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4054c4:	b.eq	4055a0 <ferror@plt+0x37c0>  // b.none
  4054c8:	stp	x29, x30, [sp, #-64]!
  4054cc:	mov	x29, sp
  4054d0:	stp	x19, x20, [sp, #16]
  4054d4:	stp	x21, x22, [sp, #32]
  4054d8:	str	x23, [sp, #48]
  4054dc:	mov	x19, x0
  4054e0:	mov	x21, x1
  4054e4:	mov	x22, x2
  4054e8:	mov	x0, #0x0                   	// #0
  4054ec:	mov	w23, #0x1                   	// #1
  4054f0:	b	405564 <ferror@plt+0x3784>
  4054f4:	ldrsb	w1, [x19, #1]
  4054f8:	mov	x20, x19
  4054fc:	cbnz	w1, 405504 <ferror@plt+0x3724>
  405500:	add	x20, x19, #0x1
  405504:	cmp	x0, #0x0
  405508:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40550c:	b.eq	405560 <ferror@plt+0x3780>  // b.none
  405510:	cmp	x0, x20
  405514:	b.cs	4055a8 <ferror@plt+0x37c8>  // b.hs, b.nlast
  405518:	sub	x1, x20, x0
  40551c:	blr	x22
  405520:	tbnz	w0, #31, 40558c <ferror@plt+0x37ac>
  405524:	add	w1, w0, #0x7
  405528:	cmp	w0, #0x0
  40552c:	csel	w1, w1, w0, lt  // lt = tstop
  405530:	asr	w1, w1, #3
  405534:	negs	w3, w0
  405538:	and	w0, w0, #0x7
  40553c:	and	w3, w3, #0x7
  405540:	csneg	w0, w0, w3, mi  // mi = first
  405544:	lsl	w3, w23, w0
  405548:	ldrb	w0, [x21, w1, sxtw]
  40554c:	orr	w3, w3, w0
  405550:	strb	w3, [x21, w1, sxtw]
  405554:	ldrsb	w0, [x20]
  405558:	cbz	w0, 4055b0 <ferror@plt+0x37d0>
  40555c:	mov	x0, #0x0                   	// #0
  405560:	add	x19, x19, #0x1
  405564:	ldrsb	w1, [x19]
  405568:	cbz	w1, 405588 <ferror@plt+0x37a8>
  40556c:	cmp	x0, #0x0
  405570:	csel	x0, x0, x19, ne  // ne = any
  405574:	cmp	w1, #0x2c
  405578:	b.eq	4054f4 <ferror@plt+0x3714>  // b.none
  40557c:	ldrsb	w1, [x19, #1]
  405580:	cbz	w1, 405500 <ferror@plt+0x3720>
  405584:	b	405560 <ferror@plt+0x3780>
  405588:	mov	w0, #0x0                   	// #0
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldp	x21, x22, [sp, #32]
  405594:	ldr	x23, [sp, #48]
  405598:	ldp	x29, x30, [sp], #64
  40559c:	ret
  4055a0:	mov	w0, #0xffffffea            	// #-22
  4055a4:	ret
  4055a8:	mov	w0, #0xffffffff            	// #-1
  4055ac:	b	40558c <ferror@plt+0x37ac>
  4055b0:	mov	w0, #0x0                   	// #0
  4055b4:	b	40558c <ferror@plt+0x37ac>
  4055b8:	cmp	x2, #0x0
  4055bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4055c0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4055c4:	b.eq	405670 <ferror@plt+0x3890>  // b.none
  4055c8:	stp	x29, x30, [sp, #-48]!
  4055cc:	mov	x29, sp
  4055d0:	stp	x19, x20, [sp, #16]
  4055d4:	stp	x21, x22, [sp, #32]
  4055d8:	mov	x19, x0
  4055dc:	mov	x21, x1
  4055e0:	mov	x22, x2
  4055e4:	mov	x0, #0x0                   	// #0
  4055e8:	b	405638 <ferror@plt+0x3858>
  4055ec:	ldrsb	w1, [x19, #1]
  4055f0:	mov	x20, x19
  4055f4:	cbnz	w1, 4055fc <ferror@plt+0x381c>
  4055f8:	add	x20, x19, #0x1
  4055fc:	cmp	x0, #0x0
  405600:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405604:	b.eq	405634 <ferror@plt+0x3854>  // b.none
  405608:	cmp	x0, x20
  40560c:	b.cs	405678 <ferror@plt+0x3898>  // b.hs, b.nlast
  405610:	sub	x1, x20, x0
  405614:	blr	x22
  405618:	tbnz	x0, #63, 405660 <ferror@plt+0x3880>
  40561c:	ldr	x3, [x21]
  405620:	orr	x0, x3, x0
  405624:	str	x0, [x21]
  405628:	ldrsb	w0, [x20]
  40562c:	cbz	w0, 405680 <ferror@plt+0x38a0>
  405630:	mov	x0, #0x0                   	// #0
  405634:	add	x19, x19, #0x1
  405638:	ldrsb	w3, [x19]
  40563c:	cbz	w3, 40565c <ferror@plt+0x387c>
  405640:	cmp	x0, #0x0
  405644:	csel	x0, x0, x19, ne  // ne = any
  405648:	cmp	w3, #0x2c
  40564c:	b.eq	4055ec <ferror@plt+0x380c>  // b.none
  405650:	ldrsb	w1, [x19, #1]
  405654:	cbz	w1, 4055f8 <ferror@plt+0x3818>
  405658:	b	405634 <ferror@plt+0x3854>
  40565c:	mov	w0, #0x0                   	// #0
  405660:	ldp	x19, x20, [sp, #16]
  405664:	ldp	x21, x22, [sp, #32]
  405668:	ldp	x29, x30, [sp], #48
  40566c:	ret
  405670:	mov	w0, #0xffffffea            	// #-22
  405674:	ret
  405678:	mov	w0, #0xffffffff            	// #-1
  40567c:	b	405660 <ferror@plt+0x3880>
  405680:	mov	w0, #0x0                   	// #0
  405684:	b	405660 <ferror@plt+0x3880>
  405688:	stp	x29, x30, [sp, #-80]!
  40568c:	mov	x29, sp
  405690:	str	xzr, [sp, #72]
  405694:	cbz	x0, 4057e0 <ferror@plt+0x3a00>
  405698:	stp	x19, x20, [sp, #16]
  40569c:	stp	x21, x22, [sp, #32]
  4056a0:	str	x23, [sp, #48]
  4056a4:	mov	x19, x0
  4056a8:	mov	x23, x1
  4056ac:	mov	x20, x2
  4056b0:	mov	w21, w3
  4056b4:	str	w3, [x1]
  4056b8:	str	w3, [x2]
  4056bc:	bl	401d90 <__errno_location@plt>
  4056c0:	mov	x22, x0
  4056c4:	str	wzr, [x0]
  4056c8:	ldrsb	w0, [x19]
  4056cc:	cmp	w0, #0x3a
  4056d0:	b.eq	40572c <ferror@plt+0x394c>  // b.none
  4056d4:	mov	w2, #0xa                   	// #10
  4056d8:	add	x1, sp, #0x48
  4056dc:	mov	x0, x19
  4056e0:	bl	401c70 <strtol@plt>
  4056e4:	str	w0, [x23]
  4056e8:	str	w0, [x20]
  4056ec:	ldr	w0, [x22]
  4056f0:	cbnz	w0, 405810 <ferror@plt+0x3a30>
  4056f4:	ldr	x1, [sp, #72]
  4056f8:	cmp	x1, #0x0
  4056fc:	ccmp	x1, x19, #0x4, ne  // ne = any
  405700:	b.eq	405824 <ferror@plt+0x3a44>  // b.none
  405704:	ldrsb	w2, [x1]
  405708:	cmp	w2, #0x3a
  40570c:	b.eq	405774 <ferror@plt+0x3994>  // b.none
  405710:	cmp	w2, #0x2d
  405714:	b.eq	405790 <ferror@plt+0x39b0>  // b.none
  405718:	ldp	x19, x20, [sp, #16]
  40571c:	ldp	x21, x22, [sp, #32]
  405720:	ldr	x23, [sp, #48]
  405724:	ldp	x29, x30, [sp], #80
  405728:	ret
  40572c:	add	x19, x19, #0x1
  405730:	mov	w2, #0xa                   	// #10
  405734:	add	x1, sp, #0x48
  405738:	mov	x0, x19
  40573c:	bl	401c70 <strtol@plt>
  405740:	str	w0, [x20]
  405744:	ldr	w0, [x22]
  405748:	cbnz	w0, 4057e8 <ferror@plt+0x3a08>
  40574c:	ldr	x0, [sp, #72]
  405750:	cbz	x0, 4057fc <ferror@plt+0x3a1c>
  405754:	ldrsb	w1, [x0]
  405758:	cmp	w1, #0x0
  40575c:	ccmp	x0, x19, #0x4, eq  // eq = none
  405760:	csetm	w0, eq  // eq = none
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x21, x22, [sp, #32]
  40576c:	ldr	x23, [sp, #48]
  405770:	b	405724 <ferror@plt+0x3944>
  405774:	ldrsb	w2, [x1, #1]
  405778:	cbnz	w2, 405790 <ferror@plt+0x39b0>
  40577c:	str	w21, [x20]
  405780:	ldp	x19, x20, [sp, #16]
  405784:	ldp	x21, x22, [sp, #32]
  405788:	ldr	x23, [sp, #48]
  40578c:	b	405724 <ferror@plt+0x3944>
  405790:	add	x19, x1, #0x1
  405794:	str	xzr, [sp, #72]
  405798:	str	wzr, [x22]
  40579c:	mov	w2, #0xa                   	// #10
  4057a0:	add	x1, sp, #0x48
  4057a4:	mov	x0, x19
  4057a8:	bl	401c70 <strtol@plt>
  4057ac:	str	w0, [x20]
  4057b0:	ldr	w0, [x22]
  4057b4:	cbnz	w0, 405838 <ferror@plt+0x3a58>
  4057b8:	ldr	x0, [sp, #72]
  4057bc:	cbz	x0, 40584c <ferror@plt+0x3a6c>
  4057c0:	ldrsb	w1, [x0]
  4057c4:	cmp	w1, #0x0
  4057c8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4057cc:	csetm	w0, eq  // eq = none
  4057d0:	ldp	x19, x20, [sp, #16]
  4057d4:	ldp	x21, x22, [sp, #32]
  4057d8:	ldr	x23, [sp, #48]
  4057dc:	b	405724 <ferror@plt+0x3944>
  4057e0:	mov	w0, #0x0                   	// #0
  4057e4:	b	405724 <ferror@plt+0x3944>
  4057e8:	mov	w0, #0xffffffff            	// #-1
  4057ec:	ldp	x19, x20, [sp, #16]
  4057f0:	ldp	x21, x22, [sp, #32]
  4057f4:	ldr	x23, [sp, #48]
  4057f8:	b	405724 <ferror@plt+0x3944>
  4057fc:	mov	w0, #0xffffffff            	// #-1
  405800:	ldp	x19, x20, [sp, #16]
  405804:	ldp	x21, x22, [sp, #32]
  405808:	ldr	x23, [sp, #48]
  40580c:	b	405724 <ferror@plt+0x3944>
  405810:	mov	w0, #0xffffffff            	// #-1
  405814:	ldp	x19, x20, [sp, #16]
  405818:	ldp	x21, x22, [sp, #32]
  40581c:	ldr	x23, [sp, #48]
  405820:	b	405724 <ferror@plt+0x3944>
  405824:	mov	w0, #0xffffffff            	// #-1
  405828:	ldp	x19, x20, [sp, #16]
  40582c:	ldp	x21, x22, [sp, #32]
  405830:	ldr	x23, [sp, #48]
  405834:	b	405724 <ferror@plt+0x3944>
  405838:	mov	w0, #0xffffffff            	// #-1
  40583c:	ldp	x19, x20, [sp, #16]
  405840:	ldp	x21, x22, [sp, #32]
  405844:	ldr	x23, [sp, #48]
  405848:	b	405724 <ferror@plt+0x3944>
  40584c:	mov	w0, #0xffffffff            	// #-1
  405850:	ldp	x19, x20, [sp, #16]
  405854:	ldp	x21, x22, [sp, #32]
  405858:	ldr	x23, [sp, #48]
  40585c:	b	405724 <ferror@plt+0x3944>
  405860:	cmp	x0, #0x0
  405864:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405868:	b.eq	405930 <ferror@plt+0x3b50>  // b.none
  40586c:	stp	x29, x30, [sp, #-80]!
  405870:	mov	x29, sp
  405874:	stp	x19, x20, [sp, #16]
  405878:	stp	x21, x22, [sp, #32]
  40587c:	stp	x23, x24, [sp, #48]
  405880:	mov	x20, x1
  405884:	add	x24, sp, #0x40
  405888:	add	x23, sp, #0x48
  40588c:	b	4058bc <ferror@plt+0x3adc>
  405890:	cmp	x19, #0x0
  405894:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405898:	ccmp	x21, x22, #0x0, ne  // ne = any
  40589c:	b.ne	405918 <ferror@plt+0x3b38>  // b.any
  4058a0:	mov	x2, x21
  4058a4:	mov	x1, x20
  4058a8:	mov	x0, x19
  4058ac:	bl	401b20 <strncmp@plt>
  4058b0:	cbnz	w0, 405918 <ferror@plt+0x3b38>
  4058b4:	add	x0, x19, x21
  4058b8:	add	x20, x20, x22
  4058bc:	mov	x1, x24
  4058c0:	bl	404000 <ferror@plt+0x2220>
  4058c4:	mov	x19, x0
  4058c8:	mov	x1, x23
  4058cc:	mov	x0, x20
  4058d0:	bl	404000 <ferror@plt+0x2220>
  4058d4:	mov	x20, x0
  4058d8:	ldr	x21, [sp, #64]
  4058dc:	ldr	x22, [sp, #72]
  4058e0:	adds	x0, x21, x22
  4058e4:	b.eq	405910 <ferror@plt+0x3b30>  // b.none
  4058e8:	cmp	x0, #0x1
  4058ec:	b.ne	405890 <ferror@plt+0x3ab0>  // b.any
  4058f0:	cbz	x19, 405900 <ferror@plt+0x3b20>
  4058f4:	ldrsb	w0, [x19]
  4058f8:	cmp	w0, #0x2f
  4058fc:	b.eq	405910 <ferror@plt+0x3b30>  // b.none
  405900:	cbz	x20, 405918 <ferror@plt+0x3b38>
  405904:	ldrsb	w0, [x20]
  405908:	cmp	w0, #0x2f
  40590c:	b.ne	405890 <ferror@plt+0x3ab0>  // b.any
  405910:	mov	w0, #0x1                   	// #1
  405914:	b	40591c <ferror@plt+0x3b3c>
  405918:	mov	w0, #0x0                   	// #0
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	ldp	x21, x22, [sp, #32]
  405924:	ldp	x23, x24, [sp, #48]
  405928:	ldp	x29, x30, [sp], #80
  40592c:	ret
  405930:	mov	w0, #0x0                   	// #0
  405934:	ret
  405938:	stp	x29, x30, [sp, #-64]!
  40593c:	mov	x29, sp
  405940:	stp	x19, x20, [sp, #16]
  405944:	mov	x19, x0
  405948:	orr	x0, x0, x1
  40594c:	cbz	x0, 4059d0 <ferror@plt+0x3bf0>
  405950:	stp	x21, x22, [sp, #32]
  405954:	mov	x21, x1
  405958:	mov	x22, x2
  40595c:	cbz	x19, 4059e4 <ferror@plt+0x3c04>
  405960:	cbz	x1, 4059fc <ferror@plt+0x3c1c>
  405964:	stp	x23, x24, [sp, #48]
  405968:	mov	x0, x19
  40596c:	bl	401950 <strlen@plt>
  405970:	mov	x23, x0
  405974:	mvn	x0, x0
  405978:	mov	x20, #0x0                   	// #0
  40597c:	cmp	x0, x22
  405980:	b.cc	405a10 <ferror@plt+0x3c30>  // b.lo, b.ul, b.last
  405984:	add	x24, x23, x22
  405988:	add	x0, x24, #0x1
  40598c:	bl	401af0 <malloc@plt>
  405990:	mov	x20, x0
  405994:	cbz	x0, 405a1c <ferror@plt+0x3c3c>
  405998:	mov	x2, x23
  40599c:	mov	x1, x19
  4059a0:	bl	401920 <memcpy@plt>
  4059a4:	mov	x2, x22
  4059a8:	mov	x1, x21
  4059ac:	add	x0, x20, x23
  4059b0:	bl	401920 <memcpy@plt>
  4059b4:	strb	wzr, [x20, x24]
  4059b8:	ldp	x21, x22, [sp, #32]
  4059bc:	ldp	x23, x24, [sp, #48]
  4059c0:	mov	x0, x20
  4059c4:	ldp	x19, x20, [sp, #16]
  4059c8:	ldp	x29, x30, [sp], #64
  4059cc:	ret
  4059d0:	adrp	x0, 406000 <ferror@plt+0x4220>
  4059d4:	add	x0, x0, #0xd88
  4059d8:	bl	401bb0 <strdup@plt>
  4059dc:	mov	x20, x0
  4059e0:	b	4059c0 <ferror@plt+0x3be0>
  4059e4:	mov	x1, x2
  4059e8:	mov	x0, x21
  4059ec:	bl	401cd0 <strndup@plt>
  4059f0:	mov	x20, x0
  4059f4:	ldp	x21, x22, [sp, #32]
  4059f8:	b	4059c0 <ferror@plt+0x3be0>
  4059fc:	mov	x0, x19
  405a00:	bl	401bb0 <strdup@plt>
  405a04:	mov	x20, x0
  405a08:	ldp	x21, x22, [sp, #32]
  405a0c:	b	4059c0 <ferror@plt+0x3be0>
  405a10:	ldp	x21, x22, [sp, #32]
  405a14:	ldp	x23, x24, [sp, #48]
  405a18:	b	4059c0 <ferror@plt+0x3be0>
  405a1c:	ldp	x21, x22, [sp, #32]
  405a20:	ldp	x23, x24, [sp, #48]
  405a24:	b	4059c0 <ferror@plt+0x3be0>
  405a28:	stp	x29, x30, [sp, #-32]!
  405a2c:	mov	x29, sp
  405a30:	stp	x19, x20, [sp, #16]
  405a34:	mov	x20, x0
  405a38:	mov	x19, x1
  405a3c:	mov	x2, #0x0                   	// #0
  405a40:	cbz	x1, 405a50 <ferror@plt+0x3c70>
  405a44:	mov	x0, x1
  405a48:	bl	401950 <strlen@plt>
  405a4c:	mov	x2, x0
  405a50:	mov	x1, x19
  405a54:	mov	x0, x20
  405a58:	bl	405938 <ferror@plt+0x3b58>
  405a5c:	ldp	x19, x20, [sp, #16]
  405a60:	ldp	x29, x30, [sp], #32
  405a64:	ret
  405a68:	stp	x29, x30, [sp, #-288]!
  405a6c:	mov	x29, sp
  405a70:	str	x19, [sp, #16]
  405a74:	mov	x19, x0
  405a78:	str	x2, [sp, #240]
  405a7c:	str	x3, [sp, #248]
  405a80:	str	x4, [sp, #256]
  405a84:	str	x5, [sp, #264]
  405a88:	str	x6, [sp, #272]
  405a8c:	str	x7, [sp, #280]
  405a90:	str	q0, [sp, #112]
  405a94:	str	q1, [sp, #128]
  405a98:	str	q2, [sp, #144]
  405a9c:	str	q3, [sp, #160]
  405aa0:	str	q4, [sp, #176]
  405aa4:	str	q5, [sp, #192]
  405aa8:	str	q6, [sp, #208]
  405aac:	str	q7, [sp, #224]
  405ab0:	add	x0, sp, #0x120
  405ab4:	str	x0, [sp, #80]
  405ab8:	str	x0, [sp, #88]
  405abc:	add	x0, sp, #0xf0
  405ac0:	str	x0, [sp, #96]
  405ac4:	mov	w0, #0xffffffd0            	// #-48
  405ac8:	str	w0, [sp, #104]
  405acc:	mov	w0, #0xffffff80            	// #-128
  405ad0:	str	w0, [sp, #108]
  405ad4:	ldp	x2, x3, [sp, #80]
  405ad8:	stp	x2, x3, [sp, #32]
  405adc:	ldp	x2, x3, [sp, #96]
  405ae0:	stp	x2, x3, [sp, #48]
  405ae4:	add	x2, sp, #0x20
  405ae8:	add	x0, sp, #0x48
  405aec:	bl	401cc0 <vasprintf@plt>
  405af0:	tbnz	w0, #31, 405b20 <ferror@plt+0x3d40>
  405af4:	sxtw	x2, w0
  405af8:	ldr	x1, [sp, #72]
  405afc:	mov	x0, x19
  405b00:	bl	405938 <ferror@plt+0x3b58>
  405b04:	mov	x19, x0
  405b08:	ldr	x0, [sp, #72]
  405b0c:	bl	401ca0 <free@plt>
  405b10:	mov	x0, x19
  405b14:	ldr	x19, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #288
  405b1c:	ret
  405b20:	mov	x19, #0x0                   	// #0
  405b24:	b	405b10 <ferror@plt+0x3d30>
  405b28:	stp	x29, x30, [sp, #-80]!
  405b2c:	mov	x29, sp
  405b30:	stp	x19, x20, [sp, #16]
  405b34:	stp	x21, x22, [sp, #32]
  405b38:	mov	x19, x0
  405b3c:	ldr	x21, [x0]
  405b40:	ldrsb	w0, [x21]
  405b44:	cbz	w0, 405c78 <ferror@plt+0x3e98>
  405b48:	stp	x23, x24, [sp, #48]
  405b4c:	mov	x24, x1
  405b50:	mov	x22, x2
  405b54:	mov	w23, w3
  405b58:	mov	x1, x2
  405b5c:	mov	x0, x21
  405b60:	bl	401ce0 <strspn@plt>
  405b64:	add	x20, x21, x0
  405b68:	ldrsb	w21, [x21, x0]
  405b6c:	cbz	w21, 405be4 <ferror@plt+0x3e04>
  405b70:	cbz	w23, 405c48 <ferror@plt+0x3e68>
  405b74:	mov	w1, w21
  405b78:	adrp	x0, 407000 <ferror@plt+0x5220>
  405b7c:	add	x0, x0, #0x790
  405b80:	bl	401cf0 <strchr@plt>
  405b84:	cbz	x0, 405c04 <ferror@plt+0x3e24>
  405b88:	strb	w21, [sp, #72]
  405b8c:	strb	wzr, [sp, #73]
  405b90:	add	x23, x20, #0x1
  405b94:	add	x1, sp, #0x48
  405b98:	mov	x0, x23
  405b9c:	bl	404074 <ferror@plt+0x2294>
  405ba0:	str	x0, [x24]
  405ba4:	add	x1, x20, x0
  405ba8:	ldrsb	w1, [x1, #1]
  405bac:	cmp	w1, #0x0
  405bb0:	ccmp	w21, w1, #0x0, ne  // ne = any
  405bb4:	b.ne	405bf4 <ferror@plt+0x3e14>  // b.any
  405bb8:	add	x0, x0, #0x2
  405bbc:	add	x21, x20, x0
  405bc0:	ldrsb	w1, [x20, x0]
  405bc4:	cbz	w1, 405bd4 <ferror@plt+0x3df4>
  405bc8:	mov	x0, x22
  405bcc:	bl	401cf0 <strchr@plt>
  405bd0:	cbz	x0, 405bf4 <ferror@plt+0x3e14>
  405bd4:	str	x21, [x19]
  405bd8:	mov	x20, x23
  405bdc:	ldp	x23, x24, [sp, #48]
  405be0:	b	405c64 <ferror@plt+0x3e84>
  405be4:	str	x20, [x19]
  405be8:	mov	x20, #0x0                   	// #0
  405bec:	ldp	x23, x24, [sp, #48]
  405bf0:	b	405c64 <ferror@plt+0x3e84>
  405bf4:	str	x20, [x19]
  405bf8:	mov	x20, #0x0                   	// #0
  405bfc:	ldp	x23, x24, [sp, #48]
  405c00:	b	405c64 <ferror@plt+0x3e84>
  405c04:	mov	x1, x22
  405c08:	mov	x0, x20
  405c0c:	bl	404074 <ferror@plt+0x2294>
  405c10:	str	x0, [x24]
  405c14:	add	x21, x20, x0
  405c18:	ldrsb	w1, [x20, x0]
  405c1c:	cbz	w1, 405c2c <ferror@plt+0x3e4c>
  405c20:	mov	x0, x22
  405c24:	bl	401cf0 <strchr@plt>
  405c28:	cbz	x0, 405c38 <ferror@plt+0x3e58>
  405c2c:	str	x21, [x19]
  405c30:	ldp	x23, x24, [sp, #48]
  405c34:	b	405c64 <ferror@plt+0x3e84>
  405c38:	str	x20, [x19]
  405c3c:	mov	x20, x0
  405c40:	ldp	x23, x24, [sp, #48]
  405c44:	b	405c64 <ferror@plt+0x3e84>
  405c48:	mov	x1, x22
  405c4c:	mov	x0, x20
  405c50:	bl	401d60 <strcspn@plt>
  405c54:	str	x0, [x24]
  405c58:	add	x0, x20, x0
  405c5c:	str	x0, [x19]
  405c60:	ldp	x23, x24, [sp, #48]
  405c64:	mov	x0, x20
  405c68:	ldp	x19, x20, [sp, #16]
  405c6c:	ldp	x21, x22, [sp, #32]
  405c70:	ldp	x29, x30, [sp], #80
  405c74:	ret
  405c78:	mov	x20, #0x0                   	// #0
  405c7c:	b	405c64 <ferror@plt+0x3e84>
  405c80:	stp	x29, x30, [sp, #-32]!
  405c84:	mov	x29, sp
  405c88:	str	x19, [sp, #16]
  405c8c:	mov	x19, x0
  405c90:	mov	x0, x19
  405c94:	bl	401b50 <fgetc@plt>
  405c98:	cmn	w0, #0x1
  405c9c:	b.eq	405cb0 <ferror@plt+0x3ed0>  // b.none
  405ca0:	cmp	w0, #0xa
  405ca4:	b.ne	405c90 <ferror@plt+0x3eb0>  // b.any
  405ca8:	mov	w0, #0x0                   	// #0
  405cac:	b	405cb4 <ferror@plt+0x3ed4>
  405cb0:	mov	w0, #0x1                   	// #1
  405cb4:	ldr	x19, [sp, #16]
  405cb8:	ldp	x29, x30, [sp], #32
  405cbc:	ret
  405cc0:	stp	x29, x30, [sp, #-144]!
  405cc4:	mov	x29, sp
  405cc8:	stp	x19, x20, [sp, #16]
  405ccc:	stp	x21, x22, [sp, #32]
  405cd0:	stp	x23, x24, [sp, #48]
  405cd4:	stp	x25, x26, [sp, #64]
  405cd8:	stp	x27, x28, [sp, #80]
  405cdc:	str	x1, [sp, #120]
  405ce0:	cbz	x0, 405d20 <ferror@plt+0x3f40>
  405ce4:	mov	x19, x0
  405ce8:	ldr	x0, [sp, #120]
  405cec:	cbz	x0, 405d40 <ferror@plt+0x3f60>
  405cf0:	mov	w20, #0x0                   	// #0
  405cf4:	str	xzr, [sp, #104]
  405cf8:	adrp	x0, 407000 <ferror@plt+0x5220>
  405cfc:	add	x0, x0, #0x7b0
  405d00:	str	x0, [sp, #96]
  405d04:	add	x0, sp, #0x88
  405d08:	str	x0, [sp, #112]
  405d0c:	adrp	x0, 418000 <ferror@plt+0x16220>
  405d10:	add	x28, x0, #0xb48
  405d14:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  405d18:	movk	x27, #0xcccd
  405d1c:	b	405e74 <ferror@plt+0x4094>
  405d20:	adrp	x3, 407000 <ferror@plt+0x5220>
  405d24:	add	x3, x3, #0xa88
  405d28:	mov	w2, #0x4d                  	// #77
  405d2c:	adrp	x1, 407000 <ferror@plt+0x5220>
  405d30:	add	x1, x1, #0x798
  405d34:	adrp	x0, 406000 <ferror@plt+0x4220>
  405d38:	add	x0, x0, #0xbc8
  405d3c:	bl	401d80 <__assert_fail@plt>
  405d40:	adrp	x3, 407000 <ferror@plt+0x5220>
  405d44:	add	x3, x3, #0xa88
  405d48:	mov	w2, #0x4e                  	// #78
  405d4c:	adrp	x1, 407000 <ferror@plt+0x5220>
  405d50:	add	x1, x1, #0x798
  405d54:	adrp	x0, 407000 <ferror@plt+0x5220>
  405d58:	add	x0, x0, #0x7a8
  405d5c:	bl	401d80 <__assert_fail@plt>
  405d60:	mov	w0, #0xffffffea            	// #-22
  405d64:	cbz	w20, 405f08 <ferror@plt+0x4128>
  405d68:	ldr	x0, [sp, #120]
  405d6c:	ldr	x1, [sp, #104]
  405d70:	str	x1, [x0]
  405d74:	mov	w0, #0x0                   	// #0
  405d78:	b	405f08 <ferror@plt+0x4128>
  405d7c:	neg	w0, w0
  405d80:	b	405f08 <ferror@plt+0x4128>
  405d84:	add	x20, x20, #0x1
  405d88:	str	wzr, [x19]
  405d8c:	mov	w2, #0xa                   	// #10
  405d90:	ldr	x1, [sp, #112]
  405d94:	mov	x0, x20
  405d98:	bl	401990 <strtoll@plt>
  405d9c:	mov	x23, x0
  405da0:	ldr	w0, [x19]
  405da4:	cmp	w0, #0x0
  405da8:	b.gt	405dc4 <ferror@plt+0x3fe4>
  405dac:	tbnz	x23, #63, 405dd4 <ferror@plt+0x3ff4>
  405db0:	ldr	x24, [sp, #136]
  405db4:	cmp	x24, x20
  405db8:	b.eq	405ddc <ferror@plt+0x3ffc>  // b.none
  405dbc:	sub	w24, w24, w20
  405dc0:	b	405edc <ferror@plt+0x40fc>
  405dc4:	neg	w0, w0
  405dc8:	b	405f08 <ferror@plt+0x4128>
  405dcc:	mov	w0, #0xffffffde            	// #-34
  405dd0:	b	405f08 <ferror@plt+0x4128>
  405dd4:	mov	w0, #0xffffffde            	// #-34
  405dd8:	b	405f08 <ferror@plt+0x4128>
  405ddc:	mov	w0, #0xffffffea            	// #-22
  405de0:	b	405f08 <ferror@plt+0x4128>
  405de4:	mov	w0, #0xffffffea            	// #-22
  405de8:	b	405f08 <ferror@plt+0x4128>
  405dec:	mov	w0, #0xffffffea            	// #-22
  405df0:	b	405f08 <ferror@plt+0x4128>
  405df4:	add	w21, w21, #0x1
  405df8:	add	x22, x22, #0x10
  405dfc:	cmp	w21, #0x1c
  405e00:	b.eq	405f04 <ferror@plt+0x4124>  // b.none
  405e04:	ldr	x20, [x22]
  405e08:	cbz	x20, 405df4 <ferror@plt+0x4014>
  405e0c:	mov	x0, x20
  405e10:	bl	401950 <strlen@plt>
  405e14:	mov	x19, x0
  405e18:	cbz	x0, 405df4 <ferror@plt+0x4014>
  405e1c:	mov	x2, x0
  405e20:	mov	x1, x20
  405e24:	mov	x0, x25
  405e28:	bl	401b20 <strncmp@plt>
  405e2c:	cbnz	w0, 405df4 <ferror@plt+0x4014>
  405e30:	ubfiz	x0, x21, #4, #32
  405e34:	add	x0, x28, x0
  405e38:	ldr	x0, [x0, #8]
  405e3c:	mul	x23, x23, x0
  405e40:	cbz	w24, 405e54 <ferror@plt+0x4074>
  405e44:	umulh	x23, x23, x27
  405e48:	lsr	x23, x23, #3
  405e4c:	subs	w24, w24, #0x1
  405e50:	b.ne	405e44 <ferror@plt+0x4064>  // b.any
  405e54:	madd	x23, x26, x0, x23
  405e58:	ldr	x0, [sp, #104]
  405e5c:	add	x0, x0, x23
  405e60:	str	x0, [sp, #104]
  405e64:	add	x19, x25, x19
  405e68:	cmp	w21, #0x1b
  405e6c:	b.hi	405dec <ferror@plt+0x400c>  // b.pmore
  405e70:	mov	w20, #0x1                   	// #1
  405e74:	ldr	x1, [sp, #96]
  405e78:	mov	x0, x19
  405e7c:	bl	401ce0 <strspn@plt>
  405e80:	add	x21, x19, x0
  405e84:	ldrsb	w0, [x19, x0]
  405e88:	cbz	w0, 405d60 <ferror@plt+0x3f80>
  405e8c:	bl	401d90 <__errno_location@plt>
  405e90:	mov	x19, x0
  405e94:	str	wzr, [x0]
  405e98:	mov	w2, #0xa                   	// #10
  405e9c:	ldr	x1, [sp, #112]
  405ea0:	mov	x0, x21
  405ea4:	bl	401990 <strtoll@plt>
  405ea8:	mov	x26, x0
  405eac:	ldr	w0, [x19]
  405eb0:	cmp	w0, #0x0
  405eb4:	b.gt	405d7c <ferror@plt+0x3f9c>
  405eb8:	tbnz	x26, #63, 405dcc <ferror@plt+0x3fec>
  405ebc:	ldr	x20, [sp, #136]
  405ec0:	ldrsb	w0, [x20]
  405ec4:	cmp	w0, #0x2e
  405ec8:	b.eq	405d84 <ferror@plt+0x3fa4>  // b.none
  405ecc:	cmp	x20, x21
  405ed0:	b.eq	405de4 <ferror@plt+0x4004>  // b.none
  405ed4:	mov	w24, #0x0                   	// #0
  405ed8:	mov	x23, #0x0                   	// #0
  405edc:	ldr	x25, [sp, #136]
  405ee0:	ldr	x1, [sp, #96]
  405ee4:	mov	x0, x25
  405ee8:	bl	401ce0 <strspn@plt>
  405eec:	add	x25, x25, x0
  405ef0:	str	x25, [sp, #136]
  405ef4:	adrp	x0, 418000 <ferror@plt+0x16220>
  405ef8:	add	x22, x0, #0xb48
  405efc:	mov	w21, #0x0                   	// #0
  405f00:	b	405e04 <ferror@plt+0x4024>
  405f04:	mov	w0, #0xffffffea            	// #-22
  405f08:	ldp	x19, x20, [sp, #16]
  405f0c:	ldp	x21, x22, [sp, #32]
  405f10:	ldp	x23, x24, [sp, #48]
  405f14:	ldp	x25, x26, [sp, #64]
  405f18:	ldp	x27, x28, [sp, #80]
  405f1c:	ldp	x29, x30, [sp], #144
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-208]!
  405f28:	mov	x29, sp
  405f2c:	str	xzr, [sp, #80]
  405f30:	str	xzr, [sp, #72]
  405f34:	cbz	x0, 406034 <ferror@plt+0x4254>
  405f38:	stp	x19, x20, [sp, #16]
  405f3c:	mov	x19, x0
  405f40:	mov	x20, x1
  405f44:	cbz	x1, 406064 <ferror@plt+0x4284>
  405f48:	mov	x0, #0x0                   	// #0
  405f4c:	bl	401ae0 <time@plt>
  405f50:	str	x0, [sp, #88]
  405f54:	add	x1, sp, #0x98
  405f58:	add	x0, sp, #0x58
  405f5c:	bl	4019d0 <localtime_r@plt>
  405f60:	mov	w0, #0xffffffff            	// #-1
  405f64:	str	w0, [sp, #184]
  405f68:	adrp	x1, 407000 <ferror@plt+0x5220>
  405f6c:	add	x1, x1, #0x7b8
  405f70:	mov	x0, x19
  405f74:	bl	401c40 <strcmp@plt>
  405f78:	cbz	w0, 40609c <ferror@plt+0x42bc>
  405f7c:	adrp	x1, 407000 <ferror@plt+0x5220>
  405f80:	add	x1, x1, #0x7c0
  405f84:	mov	x0, x19
  405f88:	bl	401c40 <strcmp@plt>
  405f8c:	cbz	w0, 406090 <ferror@plt+0x42b0>
  405f90:	adrp	x1, 407000 <ferror@plt+0x5220>
  405f94:	add	x1, x1, #0x7c8
  405f98:	mov	x0, x19
  405f9c:	bl	401c40 <strcmp@plt>
  405fa0:	cbz	w0, 4060b4 <ferror@plt+0x42d4>
  405fa4:	adrp	x1, 407000 <ferror@plt+0x5220>
  405fa8:	add	x1, x1, #0x7d8
  405fac:	mov	x0, x19
  405fb0:	bl	401c40 <strcmp@plt>
  405fb4:	cbz	w0, 4060d0 <ferror@plt+0x42f0>
  405fb8:	ldrsb	w0, [x19]
  405fbc:	cmp	w0, #0x2b
  405fc0:	b.eq	4060ec <ferror@plt+0x430c>  // b.none
  405fc4:	cmp	w0, #0x2d
  405fc8:	b.eq	406104 <ferror@plt+0x4324>  // b.none
  405fcc:	stp	x21, x22, [sp, #32]
  405fd0:	mov	x0, x19
  405fd4:	bl	401950 <strlen@plt>
  405fd8:	cmp	x0, #0x3
  405fdc:	b.ls	40612c <ferror@plt+0x434c>  // b.plast
  405fe0:	sub	x21, x0, #0x4
  405fe4:	mov	x2, #0x4                   	// #4
  405fe8:	adrp	x1, 407000 <ferror@plt+0x5220>
  405fec:	add	x1, x1, #0x7e8
  405ff0:	add	x0, x19, x21
  405ff4:	bl	401c10 <memcmp@plt>
  405ff8:	cbnz	w0, 40611c <ferror@plt+0x433c>
  405ffc:	mov	x1, x21
  406000:	mov	x0, x19
  406004:	bl	401cd0 <strndup@plt>
  406008:	mov	x21, x0
  40600c:	cbz	x0, 406518 <ferror@plt+0x4738>
  406010:	add	x1, sp, #0x48
  406014:	mov	x0, x21
  406018:	bl	405cc0 <ferror@plt+0x3ee0>
  40601c:	mov	w19, w0
  406020:	mov	x0, x21
  406024:	bl	401ca0 <free@plt>
  406028:	tbnz	w19, #31, 406124 <ferror@plt+0x4344>
  40602c:	ldp	x21, x22, [sp, #32]
  406030:	b	40609c <ferror@plt+0x42bc>
  406034:	stp	x19, x20, [sp, #16]
  406038:	stp	x21, x22, [sp, #32]
  40603c:	stp	x23, x24, [sp, #48]
  406040:	adrp	x3, 407000 <ferror@plt+0x5220>
  406044:	add	x3, x3, #0xa88
  406048:	add	x3, x3, #0x10
  40604c:	mov	w2, #0xc4                  	// #196
  406050:	adrp	x1, 407000 <ferror@plt+0x5220>
  406054:	add	x1, x1, #0x798
  406058:	adrp	x0, 406000 <ferror@plt+0x4220>
  40605c:	add	x0, x0, #0xbc8
  406060:	bl	401d80 <__assert_fail@plt>
  406064:	stp	x21, x22, [sp, #32]
  406068:	stp	x23, x24, [sp, #48]
  40606c:	adrp	x3, 407000 <ferror@plt+0x5220>
  406070:	add	x3, x3, #0xa88
  406074:	add	x3, x3, #0x10
  406078:	mov	w2, #0xc5                  	// #197
  40607c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406080:	add	x1, x1, #0x798
  406084:	adrp	x0, 407000 <ferror@plt+0x5220>
  406088:	add	x0, x0, #0x7a8
  40608c:	bl	401d80 <__assert_fail@plt>
  406090:	str	wzr, [sp, #160]
  406094:	str	wzr, [sp, #156]
  406098:	str	wzr, [sp, #152]
  40609c:	add	x0, sp, #0x98
  4060a0:	bl	401be0 <mktime@plt>
  4060a4:	mov	w19, #0xffffffea            	// #-22
  4060a8:	cmn	x0, #0x1
  4060ac:	b.eq	40648c <ferror@plt+0x46ac>  // b.none
  4060b0:	b	406464 <ferror@plt+0x4684>
  4060b4:	ldr	w0, [sp, #164]
  4060b8:	sub	w0, w0, #0x1
  4060bc:	str	w0, [sp, #164]
  4060c0:	str	wzr, [sp, #160]
  4060c4:	str	wzr, [sp, #156]
  4060c8:	str	wzr, [sp, #152]
  4060cc:	b	40609c <ferror@plt+0x42bc>
  4060d0:	ldr	w0, [sp, #164]
  4060d4:	add	w0, w0, #0x1
  4060d8:	str	w0, [sp, #164]
  4060dc:	str	wzr, [sp, #160]
  4060e0:	str	wzr, [sp, #156]
  4060e4:	str	wzr, [sp, #152]
  4060e8:	b	40609c <ferror@plt+0x42bc>
  4060ec:	add	x1, sp, #0x50
  4060f0:	add	x0, x19, #0x1
  4060f4:	bl	405cc0 <ferror@plt+0x3ee0>
  4060f8:	mov	w19, w0
  4060fc:	tbz	w0, #31, 40609c <ferror@plt+0x42bc>
  406100:	b	40648c <ferror@plt+0x46ac>
  406104:	add	x1, sp, #0x48
  406108:	add	x0, x19, #0x1
  40610c:	bl	405cc0 <ferror@plt+0x3ee0>
  406110:	mov	w19, w0
  406114:	tbz	w0, #31, 40609c <ferror@plt+0x42bc>
  406118:	b	40648c <ferror@plt+0x46ac>
  40611c:	stp	x23, x24, [sp, #48]
  406120:	b	406130 <ferror@plt+0x4350>
  406124:	ldp	x21, x22, [sp, #32]
  406128:	b	40648c <ferror@plt+0x46ac>
  40612c:	stp	x23, x24, [sp, #48]
  406130:	adrp	x21, 418000 <ferror@plt+0x16220>
  406134:	add	x21, x21, #0xb48
  406138:	add	x21, x21, #0x1c0
  40613c:	mov	w24, #0x0                   	// #0
  406140:	b	406154 <ferror@plt+0x4374>
  406144:	add	w24, w24, #0x1
  406148:	add	x21, x21, #0x10
  40614c:	cmp	w24, #0xe
  406150:	b.eq	406430 <ferror@plt+0x4650>  // b.none
  406154:	ldr	x23, [x21]
  406158:	cbz	x23, 406144 <ferror@plt+0x4364>
  40615c:	mov	x0, x23
  406160:	bl	401950 <strlen@plt>
  406164:	mov	x22, x0
  406168:	cbz	x0, 406144 <ferror@plt+0x4364>
  40616c:	mov	x2, x0
  406170:	mov	x1, x23
  406174:	mov	x0, x19
  406178:	bl	401cb0 <strncasecmp@plt>
  40617c:	cbnz	w0, 406144 <ferror@plt+0x4364>
  406180:	ldrsb	w0, [x19, x22]
  406184:	cmp	w0, #0x20
  406188:	b.ne	406144 <ferror@plt+0x4364>  // b.any
  40618c:	ubfiz	x24, x24, #4, #32
  406190:	adrp	x0, 418000 <ferror@plt+0x16220>
  406194:	add	x0, x0, #0xb48
  406198:	add	x24, x0, x24
  40619c:	ldr	w21, [x24, #456]
  4061a0:	add	x22, x22, #0x1
  4061a4:	add	x19, x19, x22
  4061a8:	ldp	x0, x1, [sp, #152]
  4061ac:	stp	x0, x1, [sp, #96]
  4061b0:	ldp	x0, x1, [sp, #168]
  4061b4:	stp	x0, x1, [sp, #112]
  4061b8:	ldp	x0, x1, [sp, #184]
  4061bc:	stp	x0, x1, [sp, #128]
  4061c0:	ldr	x0, [sp, #200]
  4061c4:	str	x0, [sp, #144]
  4061c8:	add	x2, sp, #0x98
  4061cc:	adrp	x1, 407000 <ferror@plt+0x5220>
  4061d0:	add	x1, x1, #0x7f0
  4061d4:	mov	x0, x19
  4061d8:	bl	401a60 <strptime@plt>
  4061dc:	cbz	x0, 4061e8 <ferror@plt+0x4408>
  4061e0:	ldrsb	w0, [x0]
  4061e4:	cbz	w0, 40643c <ferror@plt+0x465c>
  4061e8:	ldp	x0, x1, [sp, #96]
  4061ec:	stp	x0, x1, [sp, #152]
  4061f0:	ldp	x0, x1, [sp, #112]
  4061f4:	stp	x0, x1, [sp, #168]
  4061f8:	ldp	x0, x1, [sp, #128]
  4061fc:	stp	x0, x1, [sp, #184]
  406200:	ldr	x0, [sp, #144]
  406204:	str	x0, [sp, #200]
  406208:	add	x2, sp, #0x98
  40620c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406210:	add	x1, x1, #0x808
  406214:	mov	x0, x19
  406218:	bl	401a60 <strptime@plt>
  40621c:	cbz	x0, 406228 <ferror@plt+0x4448>
  406220:	ldrsb	w0, [x0]
  406224:	cbz	w0, 40643c <ferror@plt+0x465c>
  406228:	ldp	x0, x1, [sp, #96]
  40622c:	stp	x0, x1, [sp, #152]
  406230:	ldp	x0, x1, [sp, #112]
  406234:	stp	x0, x1, [sp, #168]
  406238:	ldp	x0, x1, [sp, #128]
  40623c:	stp	x0, x1, [sp, #184]
  406240:	ldr	x0, [sp, #144]
  406244:	str	x0, [sp, #200]
  406248:	add	x2, sp, #0x98
  40624c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406250:	add	x1, x1, #0x820
  406254:	mov	x0, x19
  406258:	bl	401a60 <strptime@plt>
  40625c:	cbz	x0, 406268 <ferror@plt+0x4488>
  406260:	ldrsb	w0, [x0]
  406264:	cbz	w0, 40643c <ferror@plt+0x465c>
  406268:	ldp	x0, x1, [sp, #96]
  40626c:	stp	x0, x1, [sp, #152]
  406270:	ldp	x0, x1, [sp, #112]
  406274:	stp	x0, x1, [sp, #168]
  406278:	ldp	x0, x1, [sp, #128]
  40627c:	stp	x0, x1, [sp, #184]
  406280:	ldr	x0, [sp, #144]
  406284:	str	x0, [sp, #200]
  406288:	add	x2, sp, #0x98
  40628c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406290:	add	x1, x1, #0x838
  406294:	mov	x0, x19
  406298:	bl	401a60 <strptime@plt>
  40629c:	cbz	x0, 4062a8 <ferror@plt+0x44c8>
  4062a0:	ldrsb	w0, [x0]
  4062a4:	cbz	w0, 406438 <ferror@plt+0x4658>
  4062a8:	ldp	x0, x1, [sp, #96]
  4062ac:	stp	x0, x1, [sp, #152]
  4062b0:	ldp	x0, x1, [sp, #112]
  4062b4:	stp	x0, x1, [sp, #168]
  4062b8:	ldp	x0, x1, [sp, #128]
  4062bc:	stp	x0, x1, [sp, #184]
  4062c0:	ldr	x0, [sp, #144]
  4062c4:	str	x0, [sp, #200]
  4062c8:	add	x2, sp, #0x98
  4062cc:	adrp	x1, 407000 <ferror@plt+0x5220>
  4062d0:	add	x1, x1, #0x848
  4062d4:	mov	x0, x19
  4062d8:	bl	401a60 <strptime@plt>
  4062dc:	cbz	x0, 4062e8 <ferror@plt+0x4508>
  4062e0:	ldrsb	w0, [x0]
  4062e4:	cbz	w0, 40649c <ferror@plt+0x46bc>
  4062e8:	ldp	x0, x1, [sp, #96]
  4062ec:	stp	x0, x1, [sp, #152]
  4062f0:	ldp	x0, x1, [sp, #112]
  4062f4:	stp	x0, x1, [sp, #168]
  4062f8:	ldp	x0, x1, [sp, #128]
  4062fc:	stp	x0, x1, [sp, #184]
  406300:	ldr	x0, [sp, #144]
  406304:	str	x0, [sp, #200]
  406308:	add	x2, sp, #0x98
  40630c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406310:	add	x1, x1, #0x858
  406314:	mov	x0, x19
  406318:	bl	401a60 <strptime@plt>
  40631c:	cbz	x0, 406328 <ferror@plt+0x4548>
  406320:	ldrsb	w0, [x0]
  406324:	cbz	w0, 4064a4 <ferror@plt+0x46c4>
  406328:	ldp	x0, x1, [sp, #96]
  40632c:	stp	x0, x1, [sp, #152]
  406330:	ldp	x0, x1, [sp, #112]
  406334:	stp	x0, x1, [sp, #168]
  406338:	ldp	x0, x1, [sp, #128]
  40633c:	stp	x0, x1, [sp, #184]
  406340:	ldr	x0, [sp, #144]
  406344:	str	x0, [sp, #200]
  406348:	add	x2, sp, #0x98
  40634c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406350:	add	x1, x1, #0x868
  406354:	mov	x0, x19
  406358:	bl	401a60 <strptime@plt>
  40635c:	cbz	x0, 406368 <ferror@plt+0x4588>
  406360:	ldrsb	w0, [x0]
  406364:	cbz	w0, 4064b4 <ferror@plt+0x46d4>
  406368:	ldp	x0, x1, [sp, #96]
  40636c:	stp	x0, x1, [sp, #152]
  406370:	ldp	x0, x1, [sp, #112]
  406374:	stp	x0, x1, [sp, #168]
  406378:	ldp	x0, x1, [sp, #128]
  40637c:	stp	x0, x1, [sp, #184]
  406380:	ldr	x0, [sp, #144]
  406384:	str	x0, [sp, #200]
  406388:	add	x2, sp, #0x98
  40638c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406390:	add	x1, x1, #0x878
  406394:	mov	x0, x19
  406398:	bl	401a60 <strptime@plt>
  40639c:	cbz	x0, 4063a8 <ferror@plt+0x45c8>
  4063a0:	ldrsb	w0, [x0]
  4063a4:	cbz	w0, 40643c <ferror@plt+0x465c>
  4063a8:	ldp	x0, x1, [sp, #96]
  4063ac:	stp	x0, x1, [sp, #152]
  4063b0:	ldp	x0, x1, [sp, #112]
  4063b4:	stp	x0, x1, [sp, #168]
  4063b8:	ldp	x0, x1, [sp, #128]
  4063bc:	stp	x0, x1, [sp, #184]
  4063c0:	ldr	x0, [sp, #144]
  4063c4:	str	x0, [sp, #200]
  4063c8:	add	x2, sp, #0x98
  4063cc:	adrp	x1, 407000 <ferror@plt+0x5220>
  4063d0:	add	x1, x1, #0x888
  4063d4:	mov	x0, x19
  4063d8:	bl	401a60 <strptime@plt>
  4063dc:	cbz	x0, 4063e8 <ferror@plt+0x4608>
  4063e0:	ldrsb	w0, [x0]
  4063e4:	cbz	w0, 4064c4 <ferror@plt+0x46e4>
  4063e8:	ldp	x0, x1, [sp, #96]
  4063ec:	stp	x0, x1, [sp, #152]
  4063f0:	ldp	x0, x1, [sp, #112]
  4063f4:	stp	x0, x1, [sp, #168]
  4063f8:	ldp	x0, x1, [sp, #128]
  4063fc:	stp	x0, x1, [sp, #184]
  406400:	ldr	x0, [sp, #144]
  406404:	str	x0, [sp, #200]
  406408:	add	x2, sp, #0x98
  40640c:	adrp	x1, 407000 <ferror@plt+0x5220>
  406410:	add	x1, x1, #0x890
  406414:	mov	x0, x19
  406418:	bl	401a60 <strptime@plt>
  40641c:	cbz	x0, 4064d8 <ferror@plt+0x46f8>
  406420:	ldrsb	w0, [x0]
  406424:	cbnz	w0, 4064e8 <ferror@plt+0x4708>
  406428:	str	wzr, [sp, #152]
  40642c:	b	40643c <ferror@plt+0x465c>
  406430:	mov	w21, #0xffffffff            	// #-1
  406434:	b	4061a8 <ferror@plt+0x43c8>
  406438:	str	wzr, [sp, #152]
  40643c:	add	x0, sp, #0x98
  406440:	bl	401be0 <mktime@plt>
  406444:	cmn	x0, #0x1
  406448:	b.eq	4064f8 <ferror@plt+0x4718>  // b.none
  40644c:	tbnz	w21, #31, 4064cc <ferror@plt+0x46ec>
  406450:	ldr	w1, [sp, #176]
  406454:	cmp	w1, w21
  406458:	b.ne	406508 <ferror@plt+0x4728>  // b.any
  40645c:	ldp	x21, x22, [sp, #32]
  406460:	ldp	x23, x24, [sp, #48]
  406464:	mov	x2, #0x4240                	// #16960
  406468:	movk	x2, #0xf, lsl #16
  40646c:	ldr	x1, [sp, #80]
  406470:	madd	x0, x0, x2, x1
  406474:	ldr	x2, [sp, #72]
  406478:	sub	x1, x0, x2
  40647c:	cmp	x2, x0
  406480:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  406484:	str	x0, [x20]
  406488:	mov	w19, #0x0                   	// #0
  40648c:	mov	w0, w19
  406490:	ldp	x19, x20, [sp, #16]
  406494:	ldp	x29, x30, [sp], #208
  406498:	ret
  40649c:	str	wzr, [sp, #152]
  4064a0:	b	40643c <ferror@plt+0x465c>
  4064a4:	str	wzr, [sp, #160]
  4064a8:	str	wzr, [sp, #156]
  4064ac:	str	wzr, [sp, #152]
  4064b0:	b	40643c <ferror@plt+0x465c>
  4064b4:	str	wzr, [sp, #160]
  4064b8:	str	wzr, [sp, #156]
  4064bc:	str	wzr, [sp, #152]
  4064c0:	b	40643c <ferror@plt+0x465c>
  4064c4:	str	wzr, [sp, #152]
  4064c8:	b	40643c <ferror@plt+0x465c>
  4064cc:	ldp	x21, x22, [sp, #32]
  4064d0:	ldp	x23, x24, [sp, #48]
  4064d4:	b	406464 <ferror@plt+0x4684>
  4064d8:	mov	w19, #0xffffffea            	// #-22
  4064dc:	ldp	x21, x22, [sp, #32]
  4064e0:	ldp	x23, x24, [sp, #48]
  4064e4:	b	40648c <ferror@plt+0x46ac>
  4064e8:	mov	w19, #0xffffffea            	// #-22
  4064ec:	ldp	x21, x22, [sp, #32]
  4064f0:	ldp	x23, x24, [sp, #48]
  4064f4:	b	40648c <ferror@plt+0x46ac>
  4064f8:	mov	w19, #0xffffffea            	// #-22
  4064fc:	ldp	x21, x22, [sp, #32]
  406500:	ldp	x23, x24, [sp, #48]
  406504:	b	40648c <ferror@plt+0x46ac>
  406508:	mov	w19, #0xffffffea            	// #-22
  40650c:	ldp	x21, x22, [sp, #32]
  406510:	ldp	x23, x24, [sp, #48]
  406514:	b	40648c <ferror@plt+0x46ac>
  406518:	mov	w19, #0xfffffff4            	// #-12
  40651c:	ldp	x21, x22, [sp, #32]
  406520:	b	40648c <ferror@plt+0x46ac>
  406524:	ldr	w1, [x0, #32]
  406528:	tbnz	w1, #31, 406534 <ferror@plt+0x4754>
  40652c:	ldr	w0, [x0, #40]
  406530:	ret
  406534:	mov	w0, #0x0                   	// #0
  406538:	b	406530 <ferror@plt+0x4750>
  40653c:	stp	x29, x30, [sp, #-64]!
  406540:	mov	x29, sp
  406544:	stp	x19, x20, [sp, #16]
  406548:	stp	x21, x22, [sp, #32]
  40654c:	str	x23, [sp, #48]
  406550:	mov	x22, x0
  406554:	mov	x23, x1
  406558:	mov	w19, w2
  40655c:	mov	x21, x3
  406560:	mov	x20, x4
  406564:	tbnz	w19, #0, 40659c <ferror@plt+0x47bc>
  406568:	and	w0, w19, #0x3
  40656c:	cmp	w0, #0x3
  406570:	b.eq	4065e0 <ferror@plt+0x4800>  // b.none
  406574:	tbnz	w19, #1, 406600 <ferror@plt+0x4820>
  406578:	tbnz	w19, #3, 40663c <ferror@plt+0x485c>
  40657c:	tbnz	w19, #4, 406670 <ferror@plt+0x4890>
  406580:	and	w0, w19, #0x4
  406584:	tbnz	w19, #2, 4066a4 <ferror@plt+0x48c4>
  406588:	ldp	x19, x20, [sp, #16]
  40658c:	ldp	x21, x22, [sp, #32]
  406590:	ldr	x23, [sp, #48]
  406594:	ldp	x29, x30, [sp], #64
  406598:	ret
  40659c:	ldr	w4, [x0, #16]
  4065a0:	ldrsw	x3, [x0, #20]
  4065a4:	ldr	w5, [x0, #12]
  4065a8:	add	w4, w4, #0x1
  4065ac:	add	x3, x3, #0x76c
  4065b0:	adrp	x2, 407000 <ferror@plt+0x5220>
  4065b4:	add	x2, x2, #0x8a0
  4065b8:	mov	x1, x20
  4065bc:	mov	x0, x21
  4065c0:	bl	401a70 <snprintf@plt>
  4065c4:	tbnz	w0, #31, 406714 <ferror@plt+0x4934>
  4065c8:	sxtw	x1, w0
  4065cc:	cmp	x20, w0, sxtw
  4065d0:	b.cc	406714 <ferror@plt+0x4934>  // b.lo, b.ul, b.last
  4065d4:	sub	x20, x20, x1
  4065d8:	add	x21, x21, x1
  4065dc:	b	406568 <ferror@plt+0x4788>
  4065e0:	cbz	x20, 406714 <ferror@plt+0x4934>
  4065e4:	tst	x19, #0x20
  4065e8:	mov	w0, #0x54                  	// #84
  4065ec:	mov	w1, #0x20                  	// #32
  4065f0:	csel	w0, w0, w1, ne  // ne = any
  4065f4:	strb	w0, [x21], #1
  4065f8:	sub	x20, x20, #0x1
  4065fc:	b	406574 <ferror@plt+0x4794>
  406600:	ldr	w5, [x22]
  406604:	ldr	w4, [x22, #4]
  406608:	ldr	w3, [x22, #8]
  40660c:	adrp	x2, 407000 <ferror@plt+0x5220>
  406610:	add	x2, x2, #0x8b0
  406614:	mov	x1, x20
  406618:	mov	x0, x21
  40661c:	bl	401a70 <snprintf@plt>
  406620:	tbnz	w0, #31, 406714 <ferror@plt+0x4934>
  406624:	sxtw	x1, w0
  406628:	cmp	x20, w0, sxtw
  40662c:	b.cc	406714 <ferror@plt+0x4934>  // b.lo, b.ul, b.last
  406630:	sub	x20, x20, x1
  406634:	add	x21, x21, x1
  406638:	b	406578 <ferror@plt+0x4798>
  40663c:	mov	x3, x23
  406640:	adrp	x2, 407000 <ferror@plt+0x5220>
  406644:	add	x2, x2, #0x8c0
  406648:	mov	x1, x20
  40664c:	mov	x0, x21
  406650:	bl	401a70 <snprintf@plt>
  406654:	tbnz	w0, #31, 406714 <ferror@plt+0x4934>
  406658:	sxtw	x1, w0
  40665c:	cmp	x20, w0, sxtw
  406660:	b.cc	406714 <ferror@plt+0x4934>  // b.lo, b.ul, b.last
  406664:	sub	x20, x20, x1
  406668:	add	x21, x21, x1
  40666c:	b	406580 <ferror@plt+0x47a0>
  406670:	mov	x3, x23
  406674:	adrp	x2, 407000 <ferror@plt+0x5220>
  406678:	add	x2, x2, #0x8c8
  40667c:	mov	x1, x20
  406680:	mov	x0, x21
  406684:	bl	401a70 <snprintf@plt>
  406688:	tbnz	w0, #31, 406714 <ferror@plt+0x4934>
  40668c:	sxtw	x1, w0
  406690:	cmp	x20, w0, sxtw
  406694:	b.cc	406714 <ferror@plt+0x4934>  // b.lo, b.ul, b.last
  406698:	sub	x20, x20, x1
  40669c:	add	x21, x21, x1
  4066a0:	b	406580 <ferror@plt+0x47a0>
  4066a4:	mov	x0, x22
  4066a8:	bl	406524 <ferror@plt+0x4744>
  4066ac:	mov	w1, #0x8889                	// #34953
  4066b0:	movk	w1, #0x8888, lsl #16
  4066b4:	smull	x4, w0, w1
  4066b8:	lsr	x4, x4, #32
  4066bc:	add	w4, w0, w4
  4066c0:	asr	w4, w4, #5
  4066c4:	sub	w4, w4, w0, asr #31
  4066c8:	smull	x3, w4, w1
  4066cc:	lsr	x3, x3, #32
  4066d0:	add	w3, w4, w3
  4066d4:	asr	w3, w3, #5
  4066d8:	sub	w3, w3, w4, asr #31
  4066dc:	lsl	w0, w3, #4
  4066e0:	sub	w0, w0, w3
  4066e4:	subs	w4, w4, w0, lsl #2
  4066e8:	cneg	w4, w4, mi  // mi = first
  4066ec:	adrp	x2, 407000 <ferror@plt+0x5220>
  4066f0:	add	x2, x2, #0x8d0
  4066f4:	mov	x1, x20
  4066f8:	mov	x0, x21
  4066fc:	bl	401a70 <snprintf@plt>
  406700:	mov	w1, w0
  406704:	tbnz	w0, #31, 406714 <ferror@plt+0x4934>
  406708:	mov	w0, #0x0                   	// #0
  40670c:	cmp	x20, w1, sxtw
  406710:	b.cs	406588 <ferror@plt+0x47a8>  // b.hs, b.nlast
  406714:	mov	w2, #0x5                   	// #5
  406718:	adrp	x1, 407000 <ferror@plt+0x5220>
  40671c:	add	x1, x1, #0x8e0
  406720:	mov	x0, #0x0                   	// #0
  406724:	bl	401d40 <dcgettext@plt>
  406728:	bl	401d20 <warnx@plt>
  40672c:	mov	w0, #0xffffffff            	// #-1
  406730:	b	406588 <ferror@plt+0x47a8>
  406734:	stp	x29, x30, [sp, #-112]!
  406738:	mov	x29, sp
  40673c:	stp	x19, x20, [sp, #16]
  406740:	stp	x21, x22, [sp, #32]
  406744:	mov	x19, x0
  406748:	mov	w20, w1
  40674c:	mov	x21, x2
  406750:	mov	x22, x3
  406754:	tbz	w20, #6, 40678c <ferror@plt+0x49ac>
  406758:	add	x1, sp, #0x38
  40675c:	bl	401b80 <gmtime_r@plt>
  406760:	cbz	x0, 406798 <ferror@plt+0x49b8>
  406764:	mov	x4, x22
  406768:	mov	x3, x21
  40676c:	mov	w2, w20
  406770:	ldr	x1, [x19, #8]
  406774:	add	x0, sp, #0x38
  406778:	bl	40653c <ferror@plt+0x475c>
  40677c:	ldp	x19, x20, [sp, #16]
  406780:	ldp	x21, x22, [sp, #32]
  406784:	ldp	x29, x30, [sp], #112
  406788:	ret
  40678c:	add	x1, sp, #0x38
  406790:	bl	4019d0 <localtime_r@plt>
  406794:	b	406760 <ferror@plt+0x4980>
  406798:	mov	w2, #0x5                   	// #5
  40679c:	adrp	x1, 407000 <ferror@plt+0x5220>
  4067a0:	add	x1, x1, #0x908
  4067a4:	mov	x0, #0x0                   	// #0
  4067a8:	bl	401d40 <dcgettext@plt>
  4067ac:	ldr	x1, [x19]
  4067b0:	bl	401d20 <warnx@plt>
  4067b4:	mov	w0, #0xffffffff            	// #-1
  4067b8:	b	40677c <ferror@plt+0x499c>
  4067bc:	stp	x29, x30, [sp, #-16]!
  4067c0:	mov	x29, sp
  4067c4:	mov	x4, x3
  4067c8:	mov	x3, x2
  4067cc:	mov	w2, w1
  4067d0:	mov	x1, #0x0                   	// #0
  4067d4:	bl	40653c <ferror@plt+0x475c>
  4067d8:	ldp	x29, x30, [sp], #16
  4067dc:	ret
  4067e0:	stp	x29, x30, [sp, #-112]!
  4067e4:	mov	x29, sp
  4067e8:	stp	x19, x20, [sp, #16]
  4067ec:	stp	x21, x22, [sp, #32]
  4067f0:	mov	x20, x0
  4067f4:	mov	w19, w1
  4067f8:	mov	x21, x2
  4067fc:	mov	x22, x3
  406800:	tbz	w19, #6, 406838 <ferror@plt+0x4a58>
  406804:	add	x1, sp, #0x38
  406808:	bl	401b80 <gmtime_r@plt>
  40680c:	cbz	x0, 406844 <ferror@plt+0x4a64>
  406810:	mov	x4, x22
  406814:	mov	x3, x21
  406818:	mov	w2, w19
  40681c:	mov	x1, #0x0                   	// #0
  406820:	add	x0, sp, #0x38
  406824:	bl	40653c <ferror@plt+0x475c>
  406828:	ldp	x19, x20, [sp, #16]
  40682c:	ldp	x21, x22, [sp, #32]
  406830:	ldp	x29, x30, [sp], #112
  406834:	ret
  406838:	add	x1, sp, #0x38
  40683c:	bl	4019d0 <localtime_r@plt>
  406840:	b	40680c <ferror@plt+0x4a2c>
  406844:	mov	w2, #0x5                   	// #5
  406848:	adrp	x1, 407000 <ferror@plt+0x5220>
  40684c:	add	x1, x1, #0x908
  406850:	mov	x0, #0x0                   	// #0
  406854:	bl	401d40 <dcgettext@plt>
  406858:	mov	x1, x20
  40685c:	bl	401d20 <warnx@plt>
  406860:	mov	w0, #0xffffffff            	// #-1
  406864:	b	406828 <ferror@plt+0x4a48>
  406868:	stp	x29, x30, [sp, #-176]!
  40686c:	mov	x29, sp
  406870:	stp	x19, x20, [sp, #16]
  406874:	stp	x21, x22, [sp, #32]
  406878:	str	x23, [sp, #48]
  40687c:	mov	x21, x0
  406880:	mov	x19, x1
  406884:	mov	w23, w2
  406888:	mov	x22, x3
  40688c:	mov	x20, x4
  406890:	ldr	x0, [x1]
  406894:	cbz	x0, 4068f0 <ferror@plt+0x4b10>
  406898:	add	x1, sp, #0x78
  40689c:	mov	x0, x21
  4068a0:	bl	4019d0 <localtime_r@plt>
  4068a4:	add	x1, sp, #0x40
  4068a8:	mov	x0, x19
  4068ac:	bl	4019d0 <localtime_r@plt>
  4068b0:	ldr	w1, [sp, #92]
  4068b4:	ldr	w0, [sp, #148]
  4068b8:	cmp	w1, w0
  4068bc:	b.eq	406900 <ferror@plt+0x4b20>  // b.none
  4068c0:	ldr	w1, [sp, #140]
  4068c4:	ldr	w0, [sp, #84]
  4068c8:	cmp	w1, w0
  4068cc:	b.ne	406910 <ferror@plt+0x4b30>  // b.any
  4068d0:	tbz	w23, #1, 406970 <ferror@plt+0x4b90>
  4068d4:	add	x3, sp, #0x78
  4068d8:	adrp	x2, 407000 <ferror@plt+0x5220>
  4068dc:	add	x2, x2, #0x928
  4068e0:	mov	x1, x20
  4068e4:	mov	x0, x22
  4068e8:	bl	401a00 <strftime@plt>
  4068ec:	b	406928 <ferror@plt+0x4b48>
  4068f0:	mov	x1, #0x0                   	// #0
  4068f4:	mov	x0, x19
  4068f8:	bl	401b60 <gettimeofday@plt>
  4068fc:	b	406898 <ferror@plt+0x4ab8>
  406900:	ldr	w1, [sp, #140]
  406904:	ldr	w0, [sp, #84]
  406908:	cmp	w1, w0
  40690c:	b.eq	406944 <ferror@plt+0x4b64>  // b.none
  406910:	add	x3, sp, #0x78
  406914:	adrp	x2, 407000 <ferror@plt+0x5220>
  406918:	add	x2, x2, #0x940
  40691c:	mov	x1, x20
  406920:	mov	x0, x22
  406924:	bl	401a00 <strftime@plt>
  406928:	cmp	w0, #0x0
  40692c:	csetm	w0, le
  406930:	ldp	x19, x20, [sp, #16]
  406934:	ldp	x21, x22, [sp, #32]
  406938:	ldr	x23, [sp, #48]
  40693c:	ldp	x29, x30, [sp], #176
  406940:	ret
  406944:	ldr	w4, [sp, #124]
  406948:	ldr	w3, [sp, #128]
  40694c:	adrp	x2, 406000 <ferror@plt+0x4220>
  406950:	add	x2, x2, #0xae8
  406954:	mov	x1, x20
  406958:	mov	x0, x22
  40695c:	bl	401a70 <snprintf@plt>
  406960:	tbnz	w0, #31, 40698c <ferror@plt+0x4bac>
  406964:	cmp	x20, w0, sxtw
  406968:	csetm	w0, cc  // cc = lo, ul, last
  40696c:	b	406930 <ferror@plt+0x4b50>
  406970:	add	x3, sp, #0x78
  406974:	adrp	x2, 407000 <ferror@plt+0x5220>
  406978:	add	x2, x2, #0x938
  40697c:	mov	x1, x20
  406980:	mov	x0, x22
  406984:	bl	401a00 <strftime@plt>
  406988:	b	406928 <ferror@plt+0x4b48>
  40698c:	mov	w0, #0xffffffff            	// #-1
  406990:	b	406930 <ferror@plt+0x4b50>
  406994:	nop
  406998:	stp	x29, x30, [sp, #-64]!
  40699c:	mov	x29, sp
  4069a0:	stp	x19, x20, [sp, #16]
  4069a4:	adrp	x20, 418000 <ferror@plt+0x16220>
  4069a8:	add	x20, x20, #0xb40
  4069ac:	stp	x21, x22, [sp, #32]
  4069b0:	adrp	x21, 418000 <ferror@plt+0x16220>
  4069b4:	add	x21, x21, #0xb38
  4069b8:	sub	x20, x20, x21
  4069bc:	mov	w22, w0
  4069c0:	stp	x23, x24, [sp, #48]
  4069c4:	mov	x23, x1
  4069c8:	mov	x24, x2
  4069cc:	bl	4018e0 <memcpy@plt-0x40>
  4069d0:	cmp	xzr, x20, asr #3
  4069d4:	b.eq	406a00 <ferror@plt+0x4c20>  // b.none
  4069d8:	asr	x20, x20, #3
  4069dc:	mov	x19, #0x0                   	// #0
  4069e0:	ldr	x3, [x21, x19, lsl #3]
  4069e4:	mov	x2, x24
  4069e8:	add	x19, x19, #0x1
  4069ec:	mov	x1, x23
  4069f0:	mov	w0, w22
  4069f4:	blr	x3
  4069f8:	cmp	x20, x19
  4069fc:	b.ne	4069e0 <ferror@plt+0x4c00>  // b.any
  406a00:	ldp	x19, x20, [sp, #16]
  406a04:	ldp	x21, x22, [sp, #32]
  406a08:	ldp	x23, x24, [sp, #48]
  406a0c:	ldp	x29, x30, [sp], #64
  406a10:	ret
  406a14:	nop
  406a18:	ret
  406a1c:	nop
  406a20:	adrp	x2, 419000 <ferror@plt+0x17220>
  406a24:	mov	x1, #0x0                   	// #0
  406a28:	ldr	x2, [x2, #624]
  406a2c:	b	401a10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406a30 <.fini>:
  406a30:	stp	x29, x30, [sp, #-16]!
  406a34:	mov	x29, sp
  406a38:	ldp	x29, x30, [sp], #16
  406a3c:	ret
