{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:34:44 2018 " "Info: Processing started: Fri Oct 26 16:34:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off urna -c urna " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urna.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file urna.v" { { "Info" "ISGN_ENTITY_NAME" "1 urna " "Info: Found entity 1: urna" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitos.v(30) " "Warning (10273): Verilog HDL warning at digitos.v(30): extended using \"x\" or \"z\"" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitos.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitos " "Info: Found entity 1: digitos" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_content.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_content.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTENT " "Info: Found entity 1: LCD_CONTENT" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Reset_Delay " "Info: Found entity 1: LCD_Reset_Delay" {  } { { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "urna " "Info: Elaborating entity \"urna\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste urna.v(8) " "Warning (10036): Verilog HDL or VHDL warning at urna.v(8): object \"teste\" assigned a value but never read" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado urna.v(31) " "Warning (10036): Verilog HDL or VHDL warning at urna.v(31): object \"estado\" assigned a value but never read" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(98) " "Warning (10230): Verilog HDL assignment warning at urna.v(98): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(99) " "Warning (10230): Verilog HDL assignment warning at urna.v(99): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(100) " "Warning (10230): Verilog HDL assignment warning at urna.v(100): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(101) " "Warning (10230): Verilog HDL assignment warning at urna.v(101): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(102) " "Warning (10230): Verilog HDL assignment warning at urna.v(102): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(103) " "Warning (10230): Verilog HDL assignment warning at urna.v(103): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(104) " "Warning (10230): Verilog HDL assignment warning at urna.v(104): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(105) " "Warning (10230): Verilog HDL assignment warning at urna.v(105): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(106) " "Warning (10230): Verilog HDL assignment warning at urna.v(106): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(107) " "Warning (10230): Verilog HDL assignment warning at urna.v(107): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(108) " "Warning (10230): Verilog HDL assignment warning at urna.v(108): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(109) " "Warning (10230): Verilog HDL assignment warning at urna.v(109): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(146) " "Warning (10230): Verilog HDL assignment warning at urna.v(146): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(148) " "Warning (10230): Verilog HDL assignment warning at urna.v(148): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(150) " "Warning (10230): Verilog HDL assignment warning at urna.v(150): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(152) " "Warning (10230): Verilog HDL assignment warning at urna.v(152): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(154) " "Warning (10230): Verilog HDL assignment warning at urna.v(154): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(155) " "Warning (10230): Verilog HDL assignment warning at urna.v(155): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Reset_Delay LCD_Reset_Delay:r0 " "Info: Elaborating entity \"LCD_Reset_Delay\" for hierarchy \"LCD_Reset_Delay:r0\"" {  } { { "urna.v" "r0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTENT LCD_CONTENT:u1 " "Info: Elaborating entity \"LCD_CONTENT\" for hierarchy \"LCD_CONTENT:u1\"" {  } { { "urna.v" "u1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_Content.v(65) " "Warning (10230): Verilog HDL assignment warning at LCD_Content.v(65): truncated value with size 32 to match size of target (18)" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Content.v(73) " "Warning (10230): Verilog HDL assignment warning at LCD_Content.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "LCD_Content.v(450) " "Warning (10272): Verilog HDL Case Statement warning at LCD_Content.v(450): case item expression covers a value already covered by a previous case item" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 450 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_CONTENT:u1\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_CONTENT:u1\|LCD_Controller:u0\"" {  } { { "LCD_Content.v" "u0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitos digitos:a1 " "Info: Elaborating entity \"digitos\" for hierarchy \"digitos:a1\"" {  } { { "urna.v" "a1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(37) " "Warning (10230): Verilog HDL assignment warning at digitos.v(37): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(43) " "Warning (10230): Verilog HDL assignment warning at digitos.v(43): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "urna.v" "Div1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "urna.v" "Mod1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "urna.v" "Div0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "urna.v" "Mod0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "urna.v" "Div2" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "urna.v" "Mod2" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 103 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "urna.v" "Div3" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "urna.v" "Mod3" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 105 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "urna.v" "Div4" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "urna.v" "Mod4" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "urna.v" "Div5" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "urna.v" "Mod5" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Info: Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Info: Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Info: Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~7 " "Info: Register \"estado_atual~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~8 " "Info: Register \"estado_atual~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~9 " "Info: Register \"estado_atual~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~10 " "Info: Register \"estado_atual~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~11 " "Info: Register \"estado_atual~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~12 " "Info: Register \"estado_atual~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~13 " "Info: Register \"estado_atual~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~14 " "Info: Register \"estado_atual~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~8 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~9 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~10 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~11 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~12 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~13 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_CONTENT:u1\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_CONTENT:u1\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg " "Info: Generated suppressed messages file F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1200 " "Info: Implemented 1200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1159 " "Info: Implemented 1159 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:34:52 2018 " "Info: Processing ended: Fri Oct 26 16:34:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:34:53 2018 " "Info: Processing started: Fri Oct 26 16:34:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off urna -c urna " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "urna EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"urna\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 2230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 2231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 2232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key1 (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Info: Automatically promoted node key1 (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Info: Automatically promoted node key2 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Reset_Delay:r0\|oRESET  " "Info: Automatically promoted node LCD_Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.553 ns register register " "Info: Estimated most critical path is register to register delay of 7.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_CONTENT:u1\|LUT_INDEX\[0\] 1 REG LAB_X29_Y31 165 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y31; Fanout = 165; REG Node = 'LCD_CONTENT:u1\|LUT_INDEX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.275 ns) 1.678 ns LCD_CONTENT:u1\|Mux52~182 2 COMB LAB_X33_Y26 2 " "Info: 2: + IC(1.403 ns) + CELL(0.275 ns) = 1.678 ns; Loc. = LAB_X33_Y26; Fanout = 2; COMB Node = 'LCD_CONTENT:u1\|Mux52~182'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~182 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.438 ns) 3.031 ns LCD_CONTENT:u1\|Mux52~183 3 COMB LAB_X29_Y29 1 " "Info: 3: + IC(0.915 ns) + CELL(0.438 ns) = 3.031 ns; Loc. = LAB_X29_Y29; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux52~183'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { LCD_CONTENT:u1|Mux52~182 LCD_CONTENT:u1|Mux52~183 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 3.595 ns LCD_CONTENT:u1\|Selector15~19 4 COMB LAB_X29_Y29 1 " "Info: 4: + IC(0.145 ns) + CELL(0.419 ns) = 3.595 ns; Loc. = LAB_X29_Y29; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Selector15~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LCD_CONTENT:u1|Mux52~183 LCD_CONTENT:u1|Selector15~19 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.160 ns LCD_CONTENT:u1\|Selector15~20 5 COMB LAB_X29_Y29 1 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 4.160 ns; Loc. = LAB_X29_Y29; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Selector15~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_CONTENT:u1|Selector15~19 LCD_CONTENT:u1|Selector15~20 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.725 ns LCD_CONTENT:u1\|Mux38~2 6 COMB LAB_X29_Y29 1 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 4.725 ns; Loc. = LAB_X29_Y29; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux38~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_CONTENT:u1|Selector15~20 LCD_CONTENT:u1|Mux38~2 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.419 ns) 5.776 ns LCD_CONTENT:u1\|Mux56~4 7 COMB LAB_X28_Y31 2 " "Info: 7: + IC(0.632 ns) + CELL(0.419 ns) = 5.776 ns; Loc. = LAB_X28_Y31; Fanout = 2; COMB Node = 'LCD_CONTENT:u1\|Mux56~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { LCD_CONTENT:u1|Mux38~2 LCD_CONTENT:u1|Mux56~4 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.436 ns) 6.339 ns LCD_CONTENT:u1\|Mux56~6 8 COMB LAB_X28_Y31 1 " "Info: 8: + IC(0.127 ns) + CELL(0.436 ns) = 6.339 ns; Loc. = LAB_X28_Y31; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux56~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { LCD_CONTENT:u1|Mux56~4 LCD_CONTENT:u1|Mux56~6 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.904 ns LCD_CONTENT:u1\|Mux56~7 9 COMB LAB_X28_Y31 1 " "Info: 9: + IC(0.145 ns) + CELL(0.420 ns) = 6.904 ns; Loc. = LAB_X28_Y31; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux56~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_CONTENT:u1|Mux56~6 LCD_CONTENT:u1|Mux56~7 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.469 ns LCD_CONTENT:u1\|Mux56~5 10 COMB LAB_X28_Y31 1 " "Info: 10: + IC(0.145 ns) + CELL(0.420 ns) = 7.469 ns; Loc. = LAB_X28_Y31; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux56~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_CONTENT:u1|Mux56~7 LCD_CONTENT:u1|Mux56~5 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.553 ns LCD_CONTENT:u1\|LUT_DATA\[5\] 11 REG LAB_X28_Y31 4 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.553 ns; Loc. = LAB_X28_Y31; Fanout = 4; REG Node = 'LCD_CONTENT:u1\|LUT_DATA\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_CONTENT:u1|Mux56~5 LCD_CONTENT:u1|LUT_DATA[5] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.624 ns ( 47.98 % ) " "Info: Total cell delay = 3.624 ns ( 47.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.929 ns ( 52.02 % ) " "Info: Total interconnect delay = 3.929 ns ( 52.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~182 LCD_CONTENT:u1|Mux52~183 LCD_CONTENT:u1|Selector15~19 LCD_CONTENT:u1|Selector15~20 LCD_CONTENT:u1|Mux38~2 LCD_CONTENT:u1|Mux56~4 LCD_CONTENT:u1|Mux56~6 LCD_CONTENT:u1|Mux56~7 LCD_CONTENT:u1|Mux56~5 LCD_CONTENT:u1|LUT_DATA[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[0\] 0 " "Info: Pin \"display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[1\] 0 " "Info: Pin \"display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[2\] 0 " "Info: Pin \"display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[3\] 0 " "Info: Pin \"display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[4\] 0 " "Info: Pin \"display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[5\] 0 " "Info: Pin \"display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[6\] 0 " "Info: Pin \"display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[0\] 0 " "Info: Pin \"display2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[1\] 0 " "Info: Pin \"display2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[2\] 0 " "Info: Pin \"display2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[3\] 0 " "Info: Pin \"display2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[4\] 0 " "Info: Pin \"display2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[5\] 0 " "Info: Pin \"display2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[6\] 0 " "Info: Pin \"display2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio 0 " "Info: Pin \"gpio\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:35:01 2018 " "Info: Processing ended: Fri Oct 26 16:35:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:35:02 2018 " "Info: Processing started: Fri Oct 26 16:35:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off urna -c urna " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:35:04 2018 " "Info: Processing ended: Fri Oct 26 16:35:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:35:05 2018 " "Info: Processing started: Fri Oct 26 16:35:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off urna -c urna --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off urna -c urna --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key0 " "Info: Assuming node \"key0\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key2 " "Info: Assuming node \"key2\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "key1 " "Info: Assuming node \"key1\" is an undefined clock" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register LCD_CONTENT:u1\|LUT_INDEX\[0\] register LCD_CONTENT:u1\|LUT_DATA\[2\] 141.0 MHz 7.092 ns Internal " "Info: Clock \"clock\" has Internal fmax of 141.0 MHz between source register \"LCD_CONTENT:u1\|LUT_INDEX\[0\]\" and destination register \"LCD_CONTENT:u1\|LUT_DATA\[2\]\" (period= 7.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.878 ns + Longest register register " "Info: + Longest register to register delay is 6.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_CONTENT:u1\|LUT_INDEX\[0\] 1 REG LCFF_X29_Y31_N5 165 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1\|LUT_INDEX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.150 ns) 1.816 ns LCD_CONTENT:u1\|Mux52~204 2 COMB LCCOMB_X29_Y26_N20 1 " "Info: 2: + IC(1.666 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux52~204'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.245 ns) 2.319 ns LCD_CONTENT:u1\|Mux52~129 3 COMB LCCOMB_X29_Y26_N2 1 " "Info: 3: + IC(0.258 ns) + CELL(0.245 ns) = 2.319 ns; Loc. = LCCOMB_X29_Y26_N2; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux52~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.275 ns) 3.632 ns LCD_CONTENT:u1\|Selector18~12 4 COMB LCCOMB_X29_Y31_N12 1 " "Info: 4: + IC(1.038 ns) + CELL(0.275 ns) = 3.632 ns; Loc. = LCCOMB_X29_Y31_N12; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Selector18~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.341 ns LCD_CONTENT:u1\|Mux41~0 5 COMB LCCOMB_X29_Y31_N30 1 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.341 ns; Loc. = LCCOMB_X29_Y31_N30; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux41~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 4.742 ns LCD_CONTENT:u1\|Mux41~1 6 COMB LCCOMB_X29_Y31_N16 1 " "Info: 6: + IC(0.252 ns) + CELL(0.149 ns) = 4.742 ns; Loc. = LCCOMB_X29_Y31_N16; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux41~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.150 ns) 5.332 ns LCD_CONTENT:u1\|Mux59~2 7 COMB LCCOMB_X29_Y31_N10 2 " "Info: 7: + IC(0.440 ns) + CELL(0.150 ns) = 5.332 ns; Loc. = LCCOMB_X29_Y31_N10; Fanout = 2; COMB Node = 'LCD_CONTENT:u1\|Mux59~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 5.739 ns LCD_CONTENT:u1\|Mux59~4 8 COMB LCCOMB_X29_Y31_N20 1 " "Info: 8: + IC(0.257 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X29_Y31_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 6.267 ns LCD_CONTENT:u1\|Mux59~5 9 COMB LCCOMB_X29_Y31_N14 1 " "Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 6.267 ns; Loc. = LCCOMB_X29_Y31_N14; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 6.794 ns LCD_CONTENT:u1\|Mux59~3 10 COMB LCCOMB_X29_Y31_N22 1 " "Info: 10: + IC(0.256 ns) + CELL(0.271 ns) = 6.794 ns; Loc. = LCCOMB_X29_Y31_N22; Fanout = 1; COMB Node = 'LCD_CONTENT:u1\|Mux59~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.878 ns LCD_CONTENT:u1\|LUT_DATA\[2\] 11 REG LCFF_X29_Y31_N23 6 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.878 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1\|LUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 31.80 % ) " "Info: Total cell delay = 2.187 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.691 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.691 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] {} LCD_CONTENT:u1|Mux52~204 {} LCD_CONTENT:u1|Mux52~129 {} LCD_CONTENT:u1|Selector18~12 {} LCD_CONTENT:u1|Mux41~0 {} LCD_CONTENT:u1|Mux41~1 {} LCD_CONTENT:u1|Mux59~2 {} LCD_CONTENT:u1|Mux59~4 {} LCD_CONTENT:u1|Mux59~5 {} LCD_CONTENT:u1|Mux59~3 {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 1.666ns 0.258ns 1.038ns 0.271ns 0.252ns 0.440ns 0.257ns 0.253ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.275ns 0.438ns 0.149ns 0.150ns 0.150ns 0.275ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns LCD_CONTENT:u1\|LUT_DATA\[2\] 3 REG LCFF_X29_Y31_N23 6 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1\|LUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns LCD_CONTENT:u1\|LUT_INDEX\[0\] 3 REG LCFF_X29_Y31_N5 165 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1\|LUT_INDEX\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] LCD_CONTENT:u1|Mux52~204 LCD_CONTENT:u1|Mux52~129 LCD_CONTENT:u1|Selector18~12 LCD_CONTENT:u1|Mux41~0 LCD_CONTENT:u1|Mux41~1 LCD_CONTENT:u1|Mux59~2 LCD_CONTENT:u1|Mux59~4 LCD_CONTENT:u1|Mux59~5 LCD_CONTENT:u1|Mux59~3 LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { LCD_CONTENT:u1|LUT_INDEX[0] {} LCD_CONTENT:u1|Mux52~204 {} LCD_CONTENT:u1|Mux52~129 {} LCD_CONTENT:u1|Selector18~12 {} LCD_CONTENT:u1|Mux41~0 {} LCD_CONTENT:u1|Mux41~1 {} LCD_CONTENT:u1|Mux59~2 {} LCD_CONTENT:u1|Mux59~4 {} LCD_CONTENT:u1|Mux59~5 {} LCD_CONTENT:u1|Mux59~3 {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 1.666ns 0.258ns 1.038ns 0.271ns 0.252ns 0.440ns 0.257ns 0.253ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.275ns 0.438ns 0.149ns 0.150ns 0.150ns 0.275ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_DATA[2] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl LCD_CONTENT:u1|LUT_INDEX[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_CONTENT:u1|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key0 register cv4\[1\] register cadVencedr1\[3\] 215.61 MHz 4.638 ns Internal " "Info: Clock \"key0\" has Internal fmax of 215.61 MHz between source register \"cv4\[1\]\" and destination register \"cadVencedr1\[3\]\" (period= 4.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.349 ns + Longest register register " "Info: + Longest register to register delay is 4.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cv4\[1\] 1 REG LCFF_X33_Y24_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cv4[1] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.393 ns) 1.853 ns LessThan8~3 2 COMB LCCOMB_X33_Y27_N20 1 " "Info: 2: + IC(1.460 ns) + CELL(0.393 ns) = 1.853 ns; Loc. = LCCOMB_X33_Y27_N20; Fanout = 1; COMB Node = 'LessThan8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { cv4[1] LessThan8~3 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.924 ns LessThan8~5 3 COMB LCCOMB_X33_Y27_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.924 ns; Loc. = LCCOMB_X33_Y27_N22; Fanout = 1; COMB Node = 'LessThan8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~3 LessThan8~5 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.995 ns LessThan8~7 4 COMB LCCOMB_X33_Y27_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.995 ns; Loc. = LCCOMB_X33_Y27_N24; Fanout = 1; COMB Node = 'LessThan8~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~5 LessThan8~7 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.066 ns LessThan8~9 5 COMB LCCOMB_X33_Y27_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.066 ns; Loc. = LCCOMB_X33_Y27_N26; Fanout = 1; COMB Node = 'LessThan8~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan8~7 LessThan8~9 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.476 ns LessThan8~10 6 COMB LCCOMB_X33_Y27_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.476 ns; Loc. = LCCOMB_X33_Y27_N28; Fanout = 1; COMB Node = 'LessThan8~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan8~9 LessThan8~10 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 3.127 ns always5~0 7 COMB LCCOMB_X33_Y27_N12 5 " "Info: 7: + IC(0.258 ns) + CELL(0.393 ns) = 3.127 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 5; COMB Node = 'always5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { LessThan8~10 always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.438 ns) 3.870 ns cadVencedr1~2 8 COMB LCCOMB_X33_Y27_N0 2 " "Info: 8: + IC(0.305 ns) + CELL(0.438 ns) = 3.870 ns; Loc. = LCCOMB_X33_Y27_N0; Fanout = 2; COMB Node = 'cadVencedr1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { always5~0 cadVencedr1~2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.265 ns cadVencedr1\[3\]~4 9 COMB LCCOMB_X33_Y27_N2 1 " "Info: 9: + IC(0.245 ns) + CELL(0.150 ns) = 4.265 ns; Loc. = LCCOMB_X33_Y27_N2; Fanout = 1; COMB Node = 'cadVencedr1\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cadVencedr1~2 cadVencedr1[3]~4 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.349 ns cadVencedr1\[3\] 10 REG LCFF_X33_Y27_N3 9 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.349 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 47.85 % ) " "Info: Total cell delay = 2.081 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 52.15 % ) " "Info: Total interconnect delay = 2.268 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { cv4[1] LessThan8~3 LessThan8~5 LessThan8~7 LessThan8~9 LessThan8~10 always5~0 cadVencedr1~2 cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { cv4[1] {} LessThan8~3 {} LessThan8~5 {} LessThan8~7 {} LessThan8~9 {} LessThan8~10 {} always5~0 {} cadVencedr1~2 {} cadVencedr1[3]~4 {} cadVencedr1[3] {} } { 0.000ns 1.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.305ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 destination 3.195 ns + Shortest register " "Info: + Shortest clock path from clock \"key0\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.537 ns) 3.195 ns cadVencedr1\[3\] 2 REG LCFF_X33_Y27_N3 9 " "Info: 2: + IC(1.796 ns) + CELL(0.537 ns) = 3.195 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.79 % ) " "Info: Total cell delay = 1.399 ns ( 43.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.796 ns ( 56.21 % ) " "Info: Total interconnect delay = 1.796 ns ( 56.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 source 3.270 ns - Longest register " "Info: - Longest clock path from clock \"key0\" to source register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.537 ns) 3.270 ns cv4\[1\] 2 REG LCFF_X33_Y24_N13 13 " "Info: 2: + IC(1.871 ns) + CELL(0.537 ns) = 3.270 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { key0 cv4[1] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.78 % ) " "Info: Total cell delay = 1.399 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.871 ns ( 57.22 % ) " "Info: Total interconnect delay = 1.871 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 159 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { cv4[1] LessThan8~3 LessThan8~5 LessThan8~7 LessThan8~9 LessThan8~10 always5~0 cadVencedr1~2 cadVencedr1[3]~4 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { cv4[1] {} LessThan8~3 {} LessThan8~5 {} LessThan8~7 {} LessThan8~9 {} LessThan8~10 {} always5~0 {} cadVencedr1~2 {} cadVencedr1[3]~4 {} cadVencedr1[3] {} } { 0.000ns 1.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.305ns 0.245ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { key0 cadVencedr1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { key0 {} key0~combout {} cadVencedr1[3] {} } { 0.000ns 0.000ns 1.796ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { key0 cv4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { key0 {} key0~combout {} cv4[1] {} } { 0.000ns 0.000ns 1.871ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key2 register register digitos:a1\|d2\[1\] digitos:a1\|d2\[2\] 450.05 MHz Internal " "Info: Clock \"key2\" Internal fmax is restricted to 450.05 MHz between source register \"digitos:a1\|d2\[1\]\" and destination register \"digitos:a1\|d2\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.863 ns + Longest register register " "Info: + Longest register to register delay is 0.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d2\[1\] 1 REG LCFF_X29_Y24_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1\|d2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[1] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.438 ns) 0.779 ns digitos:a1\|d2~2 2 COMB LCCOMB_X29_Y24_N28 1 " "Info: 2: + IC(0.341 ns) + CELL(0.438 ns) = 0.779 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'digitos:a1\|d2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { digitos:a1|d2[1] digitos:a1|d2~2 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.863 ns digitos:a1\|d2\[2\] 3 REG LCFF_X29_Y24_N29 16 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.863 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1\|d2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 60.49 % ) " "Info: Total cell delay = 0.522 ns ( 60.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.341 ns ( 39.51 % ) " "Info: Total interconnect delay = 0.341 ns ( 39.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { digitos:a1|d2[1] digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { digitos:a1|d2[1] {} digitos:a1|d2~2 {} digitos:a1|d2[2] {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 destination 2.593 ns + Shortest register " "Info: + Shortest clock path from clock \"key2\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[2\] 4 REG LCFF_X29_Y24_N29 16 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1\|d2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 source 2.593 ns - Longest register " "Info: - Longest clock path from clock \"key2\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[1\] 4 REG LCFF_X29_Y24_N11 15 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1\|d2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { digitos:a1|d2[1] digitos:a1|d2~2 digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { digitos:a1|d2[1] {} digitos:a1|d2~2 {} digitos:a1|d2[2] {} } { 0.000ns 0.341ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[2] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { digitos:a1|d2[2] {} } {  } {  } "" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key1 register register digitos:a1\|d1\[0\] digitos:a1\|d1\[3\] 450.05 MHz Internal " "Info: Clock \"key1\" Internal fmax is restricted to 450.05 MHz between source register \"digitos:a1\|d1\[0\]\" and destination register \"digitos:a1\|d1\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.114 ns + Longest register register " "Info: + Longest register to register delay is 1.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d1\[0\] 1 REG LCFF_X29_Y21_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1\|d1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d1[0] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.406 ns) 1.030 ns digitos:a1\|d1~3 2 COMB LCCOMB_X29_Y21_N6 1 " "Info: 2: + IC(0.624 ns) + CELL(0.406 ns) = 1.030 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 1; COMB Node = 'digitos:a1\|d1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { digitos:a1|d1[0] digitos:a1|d1~3 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.114 ns digitos:a1\|d1\[3\] 3 REG LCFF_X29_Y21_N7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.114 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1\|d1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.490 ns ( 43.99 % ) " "Info: Total cell delay = 0.490 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 56.01 % ) " "Info: Total interconnect delay = 0.624 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { digitos:a1|d1[0] digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { digitos:a1|d1[0] {} digitos:a1|d1~3 {} digitos:a1|d1[3] {} } { 0.000ns 0.624ns 0.000ns } { 0.000ns 0.406ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 destination 2.601 ns + Shortest register " "Info: + Shortest clock path from clock \"key1\" to destination register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key1 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key1~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key1 key1~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key1~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key1~clk_delay_ctrl key1~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns digitos:a1\|d1\[3\] 4 REG LCFF_X29_Y21_N7 14 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1\|d1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 source 2.601 ns - Longest register " "Info: - Longest clock path from clock \"key1\" to source register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key1 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns key1~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { key1 key1~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns key1~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key1~clk_delay_ctrl key1~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns digitos:a1\|d1\[0\] 4 REG LCFF_X29_Y21_N1 16 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1\|d1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { digitos:a1|d1[0] digitos:a1|d1~3 digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.114 ns" { digitos:a1|d1[0] {} digitos:a1|d1~3 {} digitos:a1|d1[3] {} } { 0.000ns 0.624ns 0.000ns } { 0.000ns 0.406ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { key1 key1~clk_delay_ctrl key1~clkctrl digitos:a1|d1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { key1 {} key1~combout {} key1~clk_delay_ctrl {} key1~clkctrl {} digitos:a1|d1[0] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { digitos:a1|d1[3] {} } {  } {  } "" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 36 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Reset_Delay:r0\|oRESET key0 clock 5.202 ns register " "Info: tsu for register \"LCD_Reset_Delay:r0\|oRESET\" (data pin = \"key0\", clock pin = \"clock\") is 5.202 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.366 ns) + CELL(0.660 ns) 7.888 ns LCD_Reset_Delay:r0\|oRESET 2 REG LCFF_X34_Y8_N21 1 " "Info: 2: + IC(6.366 ns) + CELL(0.660 ns) = 7.888 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.30 % ) " "Info: Total cell delay = 1.522 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.366 ns ( 80.70 % ) " "Info: Total interconnect delay = 6.366 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { key0 {} key0~combout {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 6.366ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns LCD_Reset_Delay:r0\|oRESET 3 REG LCFF_X34_Y8_N21 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clock clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { key0 LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { key0 {} key0~combout {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 6.366ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clock clock~clkctrl LCD_Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { clock {} clock~combout {} clock~clkctrl {} LCD_Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key2 display2\[0\] digitos:a1\|d2\[3\] 9.808 ns register " "Info: tco from clock \"key2\" to destination pin \"display2\[0\]\" through register \"digitos:a1\|d2\[3\]\" is 9.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key2 source 2.593 ns + Longest register " "Info: + Longest clock path from clock \"key2\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key2 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns key2~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { key2 key2~clk_delay_ctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns key2~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { key2~clk_delay_ctrl key2~clkctrl } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.593 ns digitos:a1\|d2\[3\] 4 REG LCFF_X29_Y24_N23 14 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1\|d2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.16 % ) " "Info: Total cell delay = 1.534 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.059 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.965 ns + Longest register pin " "Info: + Longest register to pin delay is 6.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digitos:a1\|d2\[3\] 1 REG LCFF_X29_Y24_N23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1\|d2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitos:a1|d2[3] } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.376 ns) 1.176 ns digitos:a1\|Mux7~0 2 COMB LCCOMB_X29_Y24_N8 1 " "Info: 2: + IC(0.800 ns) + CELL(0.376 ns) = 1.176 ns; Loc. = LCCOMB_X29_Y24_N8; Fanout = 1; COMB Node = 'digitos:a1\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 } "NODE_NAME" } } { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(2.642 ns) 6.965 ns display2\[0\] 3 PIN PIN_T2 0 " "Info: 3: + IC(3.147 ns) + CELL(2.642 ns) = 6.965 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'display2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 43.33 % ) " "Info: Total cell delay = 3.018 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 56.67 % ) " "Info: Total interconnect delay = 3.947 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.965 ns" { digitos:a1|d2[3] {} digitos:a1|Mux7~0 {} display2[0] {} } { 0.000ns 0.800ns 3.147ns } { 0.000ns 0.376ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { key2 key2~clk_delay_ctrl key2~clkctrl digitos:a1|d2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { key2 {} key2~combout {} key2~clk_delay_ctrl {} key2~clkctrl {} digitos:a1|d2[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.014ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { digitos:a1|d2[3] digitos:a1|Mux7~0 display2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.965 ns" { digitos:a1|d2[3] {} digitos:a1|Mux7~0 {} display2[0] {} } { 0.000ns 0.800ns 3.147ns } { 0.000ns 0.376ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key0 gpio 9.561 ns Longest " "Info: Longest tpd from source pin \"key0\" to destination pin \"gpio\" is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.067 ns) + CELL(2.632 ns) 9.561 ns gpio 2 PIN PIN_W23 0 " "Info: 2: + IC(6.067 ns) + CELL(2.632 ns) = 9.561 ns; Loc. = PIN_W23; Fanout = 0; PIN Node = 'gpio'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.699 ns" { key0 gpio } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.494 ns ( 36.54 % ) " "Info: Total cell delay = 3.494 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.067 ns ( 63.46 % ) " "Info: Total interconnect delay = 6.067 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { key0 gpio } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { key0 {} key0~combout {} gpio {} } { 0.000ns 0.000ns 6.067ns } { 0.000ns 0.862ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "estado_atual.00000100 chave key0 -3.713 ns register " "Info: th for register \"estado_atual.00000100\" (data pin = \"chave\", clock pin = \"key0\") is -3.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key0 destination 3.271 ns + Longest register " "Info: + Longest clock path from clock \"key0\" to destination register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key0 1 CLK PIN_G26 72 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.537 ns) 3.271 ns estado_atual.00000100 2 REG LCFF_X29_Y23_N9 12 " "Info: 2: + IC(1.872 ns) + CELL(0.537 ns) = 3.271 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.77 % ) " "Info: Total cell delay = 1.399 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 57.23 % ) " "Info: Total interconnect delay = 1.872 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { key0 {} key0~combout {} estado_atual.00000100 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns chave 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'chave'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { chave } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.039 ns) + CELL(0.275 ns) 7.166 ns estado_atual~24 2 COMB LCCOMB_X29_Y23_N8 1 " "Info: 2: + IC(6.039 ns) + CELL(0.275 ns) = 7.166 ns; Loc. = LCCOMB_X29_Y23_N8; Fanout = 1; COMB Node = 'estado_atual~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { chave estado_atual~24 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.250 ns estado_atual.00000100 3 REG LCFF_X29_Y23_N9 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.250 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 16.70 % ) " "Info: Total cell delay = 1.211 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.039 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.039 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.250 ns" { chave estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.250 ns" { chave {} chave~combout {} estado_atual~24 {} estado_atual.00000100 {} } { 0.000ns 0.000ns 6.039ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { key0 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { key0 {} key0~combout {} estado_atual.00000100 {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.250 ns" { chave estado_atual~24 estado_atual.00000100 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.250 ns" { chave {} chave~combout {} estado_atual~24 {} estado_atual.00000100 {} } { 0.000ns 0.000ns 6.039ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:35:06 2018 " "Info: Processing ended: Fri Oct 26 16:35:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:35:07 2018 " "Info: Processing started: Fri Oct 26 16:35:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off urna -c urna " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "urna.vo F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/simulation/modelsim/ simulation " "Info: Generated file urna.vo in folder \"F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:35:07 2018 " "Info: Processing ended: Fri Oct 26 16:35:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Info: Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
