
WORK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007938  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08007ac8  08007ac8  00017ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008148  08008148  00020364  2**0
                  CONTENTS
  4 .ARM          00000008  08008148  08008148  00018148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008150  08008150  00020364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008150  08008150  00018150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008154  08008154  00018154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000364  20000000  08008158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008f0  20000364  080084bc  00020364  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c54  080084bc  00020c54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dbfb  00000000  00000000  00020394  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d2c  00000000  00000000  0002df8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cf8  00000000  00000000  0002fcc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c28  00000000  00000000  000309b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021473  00000000  00000000  000315e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009cc5  00000000  00000000  00052a53  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9fcf  00000000  00000000  0005c718  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001266e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004050  00000000  00000000  00126764  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000364 	.word	0x20000364
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ab0 	.word	0x08007ab0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000368 	.word	0x20000368
 80001cc:	08007ab0 	.word	0x08007ab0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ST7920_Send_command>:
}
/*---------------Вывод стартового демонстрационного лого------------------------*/
/*================= Демонстрационное лого. Можно вырезать. =====================*/

/*----------------------Функция отправки команды на дисплей------------------------*/
static void ST7920_Send_command(uint8_t Data) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
/// Функция отправки команды на дисплей
/// \param Data - 8 бит данных. DB0 - DB7.
	cs_set();
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	4816      	ldr	r0, [pc, #88]	; (8000f10 <ST7920_Send_command+0x68>)
 8000eb8:	f002 fe4e 	bl	8003b58 <HAL_GPIO_WritePin>
	uint8_t tx_buffer = 0xF8; //Отправка команды. RW = 0/RS = 0
 8000ebc:	23f8      	movs	r3, #248	; 0xf8
 8000ebe:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000ec0:	f107 030f 	add.w	r3, r7, #15
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4812      	ldr	r0, [pc, #72]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000eca:	f003 faf1 	bl	80044b0 <HAL_SPI_Transmit_IT>
	tx_buffer = Data & 0xF0;  //Разбиваем 8 бит на 2 части. Передаем 7-4 бит.
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	f023 030f 	bic.w	r3, r3, #15
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000ed8:	f107 030f 	add.w	r3, r7, #15
 8000edc:	2201      	movs	r2, #1
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000ee2:	f003 fae5 	bl	80044b0 <HAL_SPI_Transmit_IT>
	tx_buffer = (Data << 4); //Разбиваем 8 бит на 2 части. Передаем оставшиеся 3-0 бит.
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	011b      	lsls	r3, r3, #4
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000eee:	f107 030f 	add.w	r3, r7, #15
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4807      	ldr	r0, [pc, #28]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000ef8:	f003 fada 	bl	80044b0 <HAL_SPI_Transmit_IT>
	cs_reset();
 8000efc:	2200      	movs	r2, #0
 8000efe:	2120      	movs	r1, #32
 8000f00:	4803      	ldr	r0, [pc, #12]	; (8000f10 <ST7920_Send_command+0x68>)
 8000f02:	f002 fe29 	bl	8003b58 <HAL_GPIO_WritePin>
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	20000814 	.word	0x20000814

08000f18 <ST7920_Send_data>:
/*----------------------Функция отправки команды на дисплей------------------------*/

/*----------------------Функция отправки данных на дисплей------------------------*/
static void ST7920_Send_data(uint8_t Data) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
/// Функция отправки данных на дисплей
/// \param Data - 8 бит данных. DB0 - DB7.
	cs_set();
 8000f22:	2201      	movs	r2, #1
 8000f24:	2120      	movs	r1, #32
 8000f26:	4816      	ldr	r0, [pc, #88]	; (8000f80 <ST7920_Send_data+0x68>)
 8000f28:	f002 fe16 	bl	8003b58 <HAL_GPIO_WritePin>
	uint8_t tx_buffer = 0xFA; //Отправка данных. RW = 0/RS = 1
 8000f2c:	23fa      	movs	r3, #250	; 0xfa
 8000f2e:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f30:	f107 030f 	add.w	r3, r7, #15
 8000f34:	2201      	movs	r2, #1
 8000f36:	4619      	mov	r1, r3
 8000f38:	4812      	ldr	r0, [pc, #72]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f3a:	f003 fab9 	bl	80044b0 <HAL_SPI_Transmit_IT>
	tx_buffer = Data & 0xF0; //Разбиваем 8 бит на 2 части. Передаем 7-4 бит.
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f023 030f 	bic.w	r3, r3, #15
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f48:	f107 030f 	add.w	r3, r7, #15
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480c      	ldr	r0, [pc, #48]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f52:	f003 faad 	bl	80044b0 <HAL_SPI_Transmit_IT>
	tx_buffer = (Data << 4); //Разбиваем 8 бит на 2 части. Передаем оставшиеся 3-0 бит.
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f5e:	f107 030f 	add.w	r3, r7, #15
 8000f62:	2201      	movs	r2, #1
 8000f64:	4619      	mov	r1, r3
 8000f66:	4807      	ldr	r0, [pc, #28]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f68:	f003 faa2 	bl	80044b0 <HAL_SPI_Transmit_IT>
	cs_reset();
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2120      	movs	r1, #32
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <ST7920_Send_data+0x68>)
 8000f72:	f002 fdf1 	bl	8003b58 <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40021000 	.word	0x40021000
 8000f84:	20000814 	.word	0x20000814

08000f88 <ST7920_Init>:
/*----------------------Функция отправки данных на дисплей------------------------*/

/*-------------------------Функция инициализации дисплея--------------------------*/
void ST7920_Init(void) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
/// Функция инициализации дисплея
	RST_reset(); //Дернем ножку RST
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	481e      	ldr	r0, [pc, #120]	; (800100c <ST7920_Init+0x84>)
 8000f94:	f002 fde0 	bl	8003b58 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000f98:	200a      	movs	r0, #10
 8000f9a:	f001 ffd5 	bl	8002f48 <HAL_Delay>
	RST_set();
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2180      	movs	r1, #128	; 0x80
 8000fa2:	481a      	ldr	r0, [pc, #104]	; (800100c <ST7920_Init+0x84>)
 8000fa4:	f002 fdd8 	bl	8003b58 <HAL_GPIO_WritePin>
	HAL_Delay(40); //Ждем 40 мс
 8000fa8:	2028      	movs	r0, #40	; 0x28
 8000faa:	f001 ffcd 	bl	8002f48 <HAL_Delay>

	//Далее все согласно Datasheet://
	uint8_t tx_buffer = 0x30; //Function set
 8000fae:	2330      	movs	r3, #48	; 0x30
 8000fb0:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff77 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f001 ffc4 	bl	8002f48 <HAL_Delay>
	ST7920_Send_command(tx_buffer);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff70 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f001 ffbd 	bl	8002f48 <HAL_Delay>
	tx_buffer = 0x0C; //D = 1, C = 0, B = 0.
 8000fce:	230c      	movs	r3, #12
 8000fd0:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff67 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f001 ffb4 	bl	8002f48 <HAL_Delay>
	tx_buffer = 0x01;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer); //Display Clean
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff5e 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(12);
 8000fec:	200c      	movs	r0, #12
 8000fee:	f001 ffab 	bl	8002f48 <HAL_Delay>
	tx_buffer = 0x06;
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer); //Cursor increment right no shift
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff55 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000ffe:	2001      	movs	r0, #1
 8001000:	f001 ffa2 	bl	8002f48 <HAL_Delay>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40020400 	.word	0x40020400

08001010 <ST7920_Graphic_mode>:
}
/*----------------Функция вывода символьного текста на дисплей--------------------*/

/*----------------Функция включения/выключения графического режима----------------*/
void ST7920_Graphic_mode(bool enable)   // 1-enable, 0-disable
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	if (enable) {
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00c      	beq.n	800103a <ST7920_Graphic_mode+0x2a>
		ST7920_Send_command(0x34);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 1. Переходим в extended instruction.
 8001020:	2034      	movs	r0, #52	; 0x34
 8001022:	f7ff ff41 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 8001026:	2001      	movs	r0, #1
 8001028:	f001 ff8e 	bl	8002f48 <HAL_Delay>
		ST7920_Send_command(0x36);  // Включаем графический режим
 800102c:	2036      	movs	r0, #54	; 0x36
 800102e:	f7ff ff3b 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f001 ff88 	bl	8002f48 <HAL_Delay>

	else if (!enable) {
		ST7920_Send_command(0x30);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 0. Переходим в basic instruction.
		HAL_Delay(1);
	}
}
 8001038:	e00b      	b.n	8001052 <ST7920_Graphic_mode+0x42>
	else if (!enable) {
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f083 0301 	eor.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <ST7920_Graphic_mode+0x42>
		ST7920_Send_command(0x30);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 0. Переходим в basic instruction.
 8001046:	2030      	movs	r0, #48	; 0x30
 8001048:	f7ff ff2e 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 800104c:	2001      	movs	r0, #1
 800104e:	f001 ff7b 	bl	8002f48 <HAL_Delay>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <ST7920_Clean>:
/*----------------Функция включения/выключения графического режима----------------*/

/*---------------Функция очистки дисплея в графическом режиме--------------------*/
void ST7920_Clean() {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
/// Функция очистки дисплея в графическом режиме
	uint8_t x, y;
	for (y = 0; y < 64; y++) {
 8001060:	2300      	movs	r3, #0
 8001062:	71bb      	strb	r3, [r7, #6]
 8001064:	e02d      	b.n	80010c2 <ST7920_Clean+0x68>
		if (y < 32) {
 8001066:	79bb      	ldrb	r3, [r7, #6]
 8001068:	2b1f      	cmp	r3, #31
 800106a:	d80a      	bhi.n	8001082 <ST7920_Clean+0x28>
			ST7920_Send_command(0x80 | y);
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff17 	bl	8000ea8 <ST7920_Send_command>
			ST7920_Send_command(0x80);
 800107a:	2080      	movs	r0, #128	; 0x80
 800107c:	f7ff ff14 	bl	8000ea8 <ST7920_Send_command>
 8001080:	e00d      	b.n	800109e <ST7920_Clean+0x44>
		} else {
			ST7920_Send_command(0x80 | (y - 32));
 8001082:	79bb      	ldrb	r3, [r7, #6]
 8001084:	3b20      	subs	r3, #32
 8001086:	b2db      	uxtb	r3, r3
 8001088:	b25b      	sxtb	r3, r3
 800108a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800108e:	b25b      	sxtb	r3, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff08 	bl	8000ea8 <ST7920_Send_command>
			ST7920_Send_command(0x88);
 8001098:	2088      	movs	r0, #136	; 0x88
 800109a:	f7ff ff05 	bl	8000ea8 <ST7920_Send_command>
		}
		for (x = 0; x < 8; x++) {
 800109e:	2300      	movs	r3, #0
 80010a0:	71fb      	strb	r3, [r7, #7]
 80010a2:	e008      	b.n	80010b6 <ST7920_Clean+0x5c>
			ST7920_Send_data(0x00);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff ff37 	bl	8000f18 <ST7920_Send_data>
			ST7920_Send_data(0x00);
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff ff34 	bl	8000f18 <ST7920_Send_data>
		for (x = 0; x < 8; x++) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	3301      	adds	r3, #1
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b07      	cmp	r3, #7
 80010ba:	d9f3      	bls.n	80010a4 <ST7920_Clean+0x4a>
	for (y = 0; y < 64; y++) {
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	3301      	adds	r3, #1
 80010c0:	71bb      	strb	r3, [r7, #6]
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	2b3f      	cmp	r3, #63	; 0x3f
 80010c6:	d9ce      	bls.n	8001066 <ST7920_Clean+0xc>
		}
	}
	ST7920_Clean_Frame_buffer();
 80010c8:	f000 fa8a 	bl	80015e0 <ST7920_Clean_Frame_buffer>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <ST7920_Draw_bitmap>:
/*---------------Функция очистки дисплея в графическом режиме--------------------*/

/*-------------------Функция вывода изображения на экран дисплея--------------------------*/
void ST7920_Draw_bitmap(const unsigned char *bitmap) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
/// Функция вывода изображения на дисплей
/// Работает с памятью ST7920.
/// \param *bitmap - изображение 128*64. т.е. Буфер из 1024 элементов.
	uint8_t x, y;
	uint16_t i = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	81bb      	strh	r3, [r7, #12]
	uint8_t Temp, Db;

	for (y = 0; y < 64; y++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	73bb      	strb	r3, [r7, #14]
 80010e4:	e13a      	b.n	800135c <ST7920_Draw_bitmap+0x288>
		for (x = 0; x < 8; x++) {
 80010e6:	2300      	movs	r3, #0
 80010e8:	73fb      	strb	r3, [r7, #15]
 80010ea:	e130      	b.n	800134e <ST7920_Draw_bitmap+0x27a>
			if (y < 32) {
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	2b1f      	cmp	r3, #31
 80010f0:	d80e      	bhi.n	8001110 <ST7920_Draw_bitmap+0x3c>
				ST7920_Send_command(0x80 | y);				//y(0-31)
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fed4 	bl	8000ea8 <ST7920_Send_command>
				ST7920_Send_command(0x80 | x);				//x(0-8)
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001106:	b2db      	uxtb	r3, r3
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fecd 	bl	8000ea8 <ST7920_Send_command>
 800110e:	e011      	b.n	8001134 <ST7920_Draw_bitmap+0x60>
			} else {
				ST7920_Send_command(0x80 | (y - 32));		//y(0-31)
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	3b20      	subs	r3, #32
 8001114:	b2db      	uxtb	r3, r3
 8001116:	b25b      	sxtb	r3, r3
 8001118:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800111c:	b25b      	sxtb	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fec1 	bl	8000ea8 <ST7920_Send_command>
				ST7920_Send_command(0x88 | x);				//x(0-8)
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	f063 0377 	orn	r3, r3, #119	; 0x77
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff feba 	bl	8000ea8 <ST7920_Send_command>
			}

			i = ((y / 8) * 128) + (x * 16);
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	00da      	lsls	r2, r3, #3
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	4413      	add	r3, r2
 8001140:	b29b      	uxth	r3, r3
 8001142:	011b      	lsls	r3, r3, #4
 8001144:	81bb      	strh	r3, [r7, #12]
			Db = y % 8;
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	f003 0307 	and.w	r3, r3, #7
 800114c:	72fb      	strb	r3, [r7, #11]

			Temp = (((bitmap[i] >> Db) & 0x01) << 7) | (((bitmap[i + 1] >> Db) & 0x01) << 6) | (((bitmap[i + 2] >> Db) & 0x01) << 5)
 800114e:	89bb      	ldrh	r3, [r7, #12]
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	4413      	add	r3, r2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	7afb      	ldrb	r3, [r7, #11]
 800115a:	fa42 f303 	asr.w	r3, r2, r3
 800115e:	01db      	lsls	r3, r3, #7
 8001160:	b25a      	sxtb	r2, r3
 8001162:	89bb      	ldrh	r3, [r7, #12]
 8001164:	3301      	adds	r3, #1
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	440b      	add	r3, r1
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	7afb      	ldrb	r3, [r7, #11]
 8001170:	fa41 f303 	asr.w	r3, r1, r3
 8001174:	019b      	lsls	r3, r3, #6
 8001176:	b25b      	sxtb	r3, r3
 8001178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800117c:	b25b      	sxtb	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b25a      	sxtb	r2, r3
 8001182:	89bb      	ldrh	r3, [r7, #12]
 8001184:	3302      	adds	r3, #2
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	440b      	add	r3, r1
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	fa41 f303 	asr.w	r3, r1, r3
 8001194:	015b      	lsls	r3, r3, #5
 8001196:	b25b      	sxtb	r3, r3
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	b25b      	sxtb	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 3] >> Db) & 0x01) << 4) | (((bitmap[i + 4] >> Db) & 0x01) << 3) | (((bitmap[i + 5] >> Db) & 0x01) << 2)
 80011a2:	89bb      	ldrh	r3, [r7, #12]
 80011a4:	3303      	adds	r3, #3
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	440b      	add	r3, r1
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	7afb      	ldrb	r3, [r7, #11]
 80011b0:	fa41 f303 	asr.w	r3, r1, r3
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	f003 0310 	and.w	r3, r3, #16
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	4313      	orrs	r3, r2
 80011c0:	b25a      	sxtb	r2, r3
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	3304      	adds	r3, #4
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	440b      	add	r3, r1
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	7afb      	ldrb	r3, [r7, #11]
 80011d0:	fa41 f303 	asr.w	r3, r1, r3
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	f003 0308 	and.w	r3, r3, #8
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	89bb      	ldrh	r3, [r7, #12]
 80011e4:	3305      	adds	r3, #5
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	440b      	add	r3, r1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	7afb      	ldrb	r3, [r7, #11]
 80011f0:	fa41 f303 	asr.w	r3, r1, r3
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	b25b      	sxtb	r3, r3
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 6] >> Db) & 0x01) << 1) | (((bitmap[i + 7] >> Db) & 0x01) << 0);
 8001202:	89bb      	ldrh	r3, [r7, #12]
 8001204:	3306      	adds	r3, #6
 8001206:	6879      	ldr	r1, [r7, #4]
 8001208:	440b      	add	r3, r1
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	7afb      	ldrb	r3, [r7, #11]
 8001210:	fa41 f303 	asr.w	r3, r1, r3
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	b25b      	sxtb	r3, r3
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	b25b      	sxtb	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b25a      	sxtb	r2, r3
 8001222:	89bb      	ldrh	r3, [r7, #12]
 8001224:	3307      	adds	r3, #7
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	440b      	add	r3, r1
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	4619      	mov	r1, r3
 800122e:	7afb      	ldrb	r3, [r7, #11]
 8001230:	fa41 f303 	asr.w	r3, r1, r3
 8001234:	b25b      	sxtb	r3, r3
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	b25b      	sxtb	r3, r3
 800123c:	4313      	orrs	r3, r2
 800123e:	b25b      	sxtb	r3, r3
			Temp = (((bitmap[i] >> Db) & 0x01) << 7) | (((bitmap[i + 1] >> Db) & 0x01) << 6) | (((bitmap[i + 2] >> Db) & 0x01) << 5)
 8001240:	72bb      	strb	r3, [r7, #10]
			ST7920_Send_data(Temp);
 8001242:	7abb      	ldrb	r3, [r7, #10]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fe67 	bl	8000f18 <ST7920_Send_data>

			Temp = (((bitmap[i + 8] >> Db) & 0x01) << 7) | (((bitmap[i + 9] >> Db) & 0x01) << 6) | (((bitmap[i + 10] >> Db) & 0x01) << 5)
 800124a:	89bb      	ldrh	r3, [r7, #12]
 800124c:	3308      	adds	r3, #8
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	4413      	add	r3, r2
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	7afb      	ldrb	r3, [r7, #11]
 8001258:	fa42 f303 	asr.w	r3, r2, r3
 800125c:	01db      	lsls	r3, r3, #7
 800125e:	b25a      	sxtb	r2, r3
 8001260:	89bb      	ldrh	r3, [r7, #12]
 8001262:	3309      	adds	r3, #9
 8001264:	6879      	ldr	r1, [r7, #4]
 8001266:	440b      	add	r3, r1
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	7afb      	ldrb	r3, [r7, #11]
 800126e:	fa41 f303 	asr.w	r3, r1, r3
 8001272:	019b      	lsls	r3, r3, #6
 8001274:	b25b      	sxtb	r3, r3
 8001276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800127a:	b25b      	sxtb	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	b25a      	sxtb	r2, r3
 8001280:	89bb      	ldrh	r3, [r7, #12]
 8001282:	330a      	adds	r3, #10
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	440b      	add	r3, r1
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4619      	mov	r1, r3
 800128c:	7afb      	ldrb	r3, [r7, #11]
 800128e:	fa41 f303 	asr.w	r3, r1, r3
 8001292:	015b      	lsls	r3, r3, #5
 8001294:	b25b      	sxtb	r3, r3
 8001296:	f003 0320 	and.w	r3, r3, #32
 800129a:	b25b      	sxtb	r3, r3
 800129c:	4313      	orrs	r3, r2
 800129e:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 11] >> Db) & 0x01) << 4) | (((bitmap[i + 12] >> Db) & 0x01) << 3) | (((bitmap[i + 13] >> Db) & 0x01) << 2)
 80012a0:	89bb      	ldrh	r3, [r7, #12]
 80012a2:	330b      	adds	r3, #11
 80012a4:	6879      	ldr	r1, [r7, #4]
 80012a6:	440b      	add	r3, r1
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	7afb      	ldrb	r3, [r7, #11]
 80012ae:	fa41 f303 	asr.w	r3, r1, r3
 80012b2:	011b      	lsls	r3, r3, #4
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	4313      	orrs	r3, r2
 80012be:	b25a      	sxtb	r2, r3
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	330c      	adds	r3, #12
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	440b      	add	r3, r1
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	fa41 f303 	asr.w	r3, r1, r3
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	b25b      	sxtb	r3, r3
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	4313      	orrs	r3, r2
 80012de:	b25a      	sxtb	r2, r3
 80012e0:	89bb      	ldrh	r3, [r7, #12]
 80012e2:	330d      	adds	r3, #13
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	440b      	add	r3, r1
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	7afb      	ldrb	r3, [r7, #11]
 80012ee:	fa41 f303 	asr.w	r3, r1, r3
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 14] >> Db) & 0x01) << 1) | (((bitmap[i + 15] >> Db) & 0x01) << 0);
 8001300:	89bb      	ldrh	r3, [r7, #12]
 8001302:	330e      	adds	r3, #14
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	440b      	add	r3, r1
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	4619      	mov	r1, r3
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	fa41 f303 	asr.w	r3, r1, r3
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	b25b      	sxtb	r3, r3
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b25a      	sxtb	r2, r3
 8001320:	89bb      	ldrh	r3, [r7, #12]
 8001322:	330f      	adds	r3, #15
 8001324:	6879      	ldr	r1, [r7, #4]
 8001326:	440b      	add	r3, r1
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	4619      	mov	r1, r3
 800132c:	7afb      	ldrb	r3, [r7, #11]
 800132e:	fa41 f303 	asr.w	r3, r1, r3
 8001332:	b25b      	sxtb	r3, r3
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	b25b      	sxtb	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b25b      	sxtb	r3, r3
			Temp = (((bitmap[i + 8] >> Db) & 0x01) << 7) | (((bitmap[i + 9] >> Db) & 0x01) << 6) | (((bitmap[i + 10] >> Db) & 0x01) << 5)
 800133e:	72bb      	strb	r3, [r7, #10]

			ST7920_Send_data(Temp);
 8001340:	7abb      	ldrb	r3, [r7, #10]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fde8 	bl	8000f18 <ST7920_Send_data>
		for (x = 0; x < 8; x++) {
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	3301      	adds	r3, #1
 800134c:	73fb      	strb	r3, [r7, #15]
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	2b07      	cmp	r3, #7
 8001352:	f67f aecb 	bls.w	80010ec <ST7920_Draw_bitmap+0x18>
	for (y = 0; y < 64; y++) {
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	3301      	adds	r3, #1
 800135a:	73bb      	strb	r3, [r7, #14]
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	2b3f      	cmp	r3, #63	; 0x3f
 8001360:	f67f aec1 	bls.w	80010e6 <ST7920_Draw_bitmap+0x12>
		}
	}
}
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <ST7920_Update>:
	}
}
/*---------------------Функция удаления пикселя на экране----------------------------*/

/*---------------------Функция вывода буфера кадра на дисплей------------------------*/
void ST7920_Update(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	/// Функция вывода буфера кадра на дисплей
	/// Подготовьте буфер кадра, перед тем, как обновить изображение
	ST7920_Draw_bitmap(Frame_buffer);
 8001370:	4802      	ldr	r0, [pc, #8]	; (800137c <ST7920_Update+0x10>)
 8001372:	f7ff feaf 	bl	80010d4 <ST7920_Draw_bitmap>
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000400 	.word	0x20000400

08001380 <print_symbol>:
/*---------------------Функция вывода буфера кадра на дисплей------------------------*/

/*---------------------Функция вывода символа на дисплей-----------------------------*/
void print_symbol(uint16_t x, uint16_t symbol, bool inversion) {
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
 800138a:	460b      	mov	r3, r1
 800138c:	80bb      	strh	r3, [r7, #4]
 800138e:	4613      	mov	r3, r2
 8001390:	70fb      	strb	r3, [r7, #3]
/// 6 строка: x = 640;
/// 7 строка: x = 786;
/// 8 строка: x = 896;
/// \param symbol - код символа
/// \param inversion - инверсия. 1 - вкл, 0 - выкл.
	for (int i = 0; i <= 6; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e028      	b.n	80013ea <print_symbol+0x6a>
		if (inversion) {
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d012      	beq.n	80013c4 <print_symbol+0x44>
			Frame_buffer[i + x - 1] = ~Font[(symbol * 6) + i];
 800139e:	88ba      	ldrh	r2, [r7, #4]
 80013a0:	4613      	mov	r3, r2
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	4413      	add	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	461a      	mov	r2, r3
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	4a13      	ldr	r2, [pc, #76]	; (80013fc <print_symbol+0x7c>)
 80013b0:	5cd2      	ldrb	r2, [r2, r3]
 80013b2:	88f9      	ldrh	r1, [r7, #6]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	440b      	add	r3, r1
 80013b8:	3b01      	subs	r3, #1
 80013ba:	43d2      	mvns	r2, r2
 80013bc:	b2d1      	uxtb	r1, r2
 80013be:	4a10      	ldr	r2, [pc, #64]	; (8001400 <print_symbol+0x80>)
 80013c0:	54d1      	strb	r1, [r2, r3]
 80013c2:	e00f      	b.n	80013e4 <print_symbol+0x64>
		} else {
			Frame_buffer[i + x - 1] = Font[(symbol * 6) + i];
 80013c4:	88ba      	ldrh	r2, [r7, #4]
 80013c6:	4613      	mov	r3, r2
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	461a      	mov	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	441a      	add	r2, r3
 80013d4:	88f9      	ldrh	r1, [r7, #6]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	440b      	add	r3, r1
 80013da:	3b01      	subs	r3, #1
 80013dc:	4907      	ldr	r1, [pc, #28]	; (80013fc <print_symbol+0x7c>)
 80013de:	5c89      	ldrb	r1, [r1, r2]
 80013e0:	4a07      	ldr	r2, [pc, #28]	; (8001400 <print_symbol+0x80>)
 80013e2:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i <= 6; i++) {
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	3301      	adds	r3, #1
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2b06      	cmp	r3, #6
 80013ee:	ddd3      	ble.n	8001398 <print_symbol+0x18>
		}

	}
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	08007b04 	.word	0x08007b04
 8001400:	20000400 	.word	0x20000400

08001404 <ST7920_Decode_UTF8>:
/*---------------------Функция вывода символа на дисплей-----------------------------*/

/*----------------Функция декодирования UTF-8 в набор символов-----------------*/

void ST7920_Decode_UTF8(uint16_t x, uint8_t y, bool inversion, char *tx_buffer) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	4603      	mov	r3, r0
 800140e:	80fb      	strh	r3, [r7, #6]
 8001410:	460b      	mov	r3, r1
 8001412:	717b      	strb	r3, [r7, #5]
 8001414:	4613      	mov	r3, r2
 8001416:	713b      	strb	r3, [r7, #4]
/// 4 строка: x = 384;
/// 5 строка: x = 512;
/// 6 строка: x = 640;
/// 7 строка: x = 786;
/// 8 строка: x = 896;
	x = x + y * 128;
 8001418:	797b      	ldrb	r3, [r7, #5]
 800141a:	b29b      	uxth	r3, r3
 800141c:	01db      	lsls	r3, r3, #7
 800141e:	b29a      	uxth	r2, r3
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	4413      	add	r3, r2
 8001424:	80fb      	strh	r3, [r7, #6]
	uint16_t symbol = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	81fb      	strh	r3, [r7, #14]
	bool flag_block = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	e0c8      	b.n	80015c6 <ST7920_Decode_UTF8+0x1c2>
		if (tx_buffer[i] < 0xC0) { //Английский текст и символы. Если до русского текста, то [i] <0xD0. Но в font добавлен знак "°"
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	4413      	add	r3, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2bbf      	cmp	r3, #191	; 0xbf
 800143e:	d822      	bhi.n	8001486 <ST7920_Decode_UTF8+0x82>
			if (flag_block) {
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d002      	beq.n	800144c <ST7920_Decode_UTF8+0x48>
				flag_block = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	75fb      	strb	r3, [r7, #23]
 800144a:	e0b9      	b.n	80015c0 <ST7920_Decode_UTF8+0x1bc>
			} else {
				symbol = tx_buffer[i];
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	4413      	add	r3, r2
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	81fb      	strh	r3, [r7, #14]
				if (inversion) {
 8001456:	793b      	ldrb	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d008      	beq.n	800146e <ST7920_Decode_UTF8+0x6a>
					print_symbol(x, symbol - 32, 1); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия вкл.
 800145c:	89fb      	ldrh	r3, [r7, #14]
 800145e:	3b20      	subs	r3, #32
 8001460:	b299      	uxth	r1, r3
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	2201      	movs	r2, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff8a 	bl	8001380 <print_symbol>
 800146c:	e007      	b.n	800147e <ST7920_Decode_UTF8+0x7a>
				} else {
					print_symbol(x, symbol - 32, 0); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия выкл.
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	3b20      	subs	r3, #32
 8001472:	b299      	uxth	r1, r3
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	2200      	movs	r2, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff81 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	3306      	adds	r3, #6
 8001482:	80fb      	strh	r3, [r7, #6]
 8001484:	e09c      	b.n	80015c0 <ST7920_Decode_UTF8+0x1bc>
			}
		}

		else { //Русский текст
			symbol = tx_buffer[i] << 8 | tx_buffer[i + 1];
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	4413      	add	r3, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	3301      	adds	r3, #1
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	440b      	add	r3, r1
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	81fb      	strh	r3, [r7, #14]
			if (symbol < 0xD180 && symbol > 0xD081) {
 80014a4:	89fb      	ldrh	r3, [r7, #14]
 80014a6:	f24d 127f 	movw	r2, #53631	; 0xd17f
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d820      	bhi.n	80014f0 <ST7920_Decode_UTF8+0xec>
 80014ae:	89fb      	ldrh	r3, [r7, #14]
 80014b0:	f24d 0281 	movw	r2, #53377	; 0xd081
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d91b      	bls.n	80014f0 <ST7920_Decode_UTF8+0xec>
				if (inversion) {
 80014b8:	793b      	ldrb	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00a      	beq.n	80014d4 <ST7920_Decode_UTF8+0xd0>
					print_symbol(x, symbol - 53297, 1); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия вкл.
 80014be:	89fb      	ldrh	r3, [r7, #14]
 80014c0:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80014c4:	330f      	adds	r3, #15
 80014c6:	b299      	uxth	r1, r3
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff57 	bl	8001380 <print_symbol>
 80014d2:	e009      	b.n	80014e8 <ST7920_Decode_UTF8+0xe4>
				} else {
					print_symbol(x, symbol - 53297, 0); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия выкл.
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80014da:	330f      	adds	r3, #15
 80014dc:	b299      	uxth	r1, r3
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	2200      	movs	r2, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff4c 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 80014e8:	88fb      	ldrh	r3, [r7, #6]
 80014ea:	3306      	adds	r3, #6
 80014ec:	80fb      	strh	r3, [r7, #6]
 80014ee:	e065      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xD081) {
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	f24d 0281 	movw	r2, #53377	; 0xd081
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d113      	bne.n	8001522 <ST7920_Decode_UTF8+0x11e>
				if (inversion) {
 80014fa:	793b      	ldrb	r3, [r7, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d006      	beq.n	800150e <ST7920_Decode_UTF8+0x10a>
					print_symbol(x, 159, 1); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия вкл.
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	2201      	movs	r2, #1
 8001504:	219f      	movs	r1, #159	; 0x9f
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff ff3a 	bl	8001380 <print_symbol>
 800150c:	e005      	b.n	800151a <ST7920_Decode_UTF8+0x116>
				} else {
					print_symbol(x, 159, 0); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия выкл.
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	2200      	movs	r2, #0
 8001512:	219f      	movs	r1, #159	; 0x9f
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff33 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	3306      	adds	r3, #6
 800151e:	80fb      	strh	r3, [r7, #6]
 8001520:	e04c      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xD191) {
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	f24d 1291 	movw	r2, #53649	; 0xd191
 8001528:	4293      	cmp	r3, r2
 800152a:	d113      	bne.n	8001554 <ST7920_Decode_UTF8+0x150>
				if (inversion) {
 800152c:	793b      	ldrb	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d006      	beq.n	8001540 <ST7920_Decode_UTF8+0x13c>
					print_symbol(x, 160, 1); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия вкл.
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	2201      	movs	r2, #1
 8001536:	21a0      	movs	r1, #160	; 0xa0
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff21 	bl	8001380 <print_symbol>
 800153e:	e005      	b.n	800154c <ST7920_Decode_UTF8+0x148>
				} else {
					print_symbol(x, 160, 0); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия выкл.
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	2200      	movs	r2, #0
 8001544:	21a0      	movs	r1, #160	; 0xa0
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff1a 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	3306      	adds	r3, #6
 8001550:	80fb      	strh	r3, [r7, #6]
 8001552:	e033      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xC2B0) {
 8001554:	89fb      	ldrh	r3, [r7, #14]
 8001556:	f24c 22b0 	movw	r2, #49840	; 0xc2b0
 800155a:	4293      	cmp	r3, r2
 800155c:	d113      	bne.n	8001586 <ST7920_Decode_UTF8+0x182>
				if (inversion) {
 800155e:	793b      	ldrb	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d006      	beq.n	8001572 <ST7920_Decode_UTF8+0x16e>
					print_symbol(x, 161, 1); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия вкл.
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	2201      	movs	r2, #1
 8001568:	21a1      	movs	r1, #161	; 0xa1
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff08 	bl	8001380 <print_symbol>
 8001570:	e005      	b.n	800157e <ST7920_Decode_UTF8+0x17a>
				} else {
					print_symbol(x, 161, 0); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия выкл.
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	2200      	movs	r2, #0
 8001576:	21a1      	movs	r1, #161	; 0xa1
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff01 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	3306      	adds	r3, #6
 8001582:	80fb      	strh	r3, [r7, #6]
 8001584:	e01a      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			}

			else {
				if (inversion) {
 8001586:	793b      	ldrb	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d00a      	beq.n	80015a2 <ST7920_Decode_UTF8+0x19e>
					print_symbol(x, symbol - 53489, 1); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия вкл.
 800158c:	89fb      	ldrh	r3, [r7, #14]
 800158e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001592:	330f      	adds	r3, #15
 8001594:	b299      	uxth	r1, r3
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	2201      	movs	r2, #1
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fef0 	bl	8001380 <print_symbol>
 80015a0:	e009      	b.n	80015b6 <ST7920_Decode_UTF8+0x1b2>
				} else {
					print_symbol(x, symbol - 53489, 0); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия выкл.
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80015a8:	330f      	adds	r3, #15
 80015aa:	b299      	uxth	r1, r3
 80015ac:	88fb      	ldrh	r3, [r7, #6]
 80015ae:	2200      	movs	r2, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fee5 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	3306      	adds	r3, #6
 80015ba:	80fb      	strh	r3, [r7, #6]
			}
			flag_block = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	3301      	adds	r3, #1
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	6838      	ldr	r0, [r7, #0]
 80015c8:	f7fe fe02 	bl	80001d0 <strlen>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	f63f af2f 	bhi.w	8001434 <ST7920_Decode_UTF8+0x30>
		}
	}
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <ST7920_Clean_Frame_buffer>:
	}
}
/*---------------------Функция инверсии любого места в буфере------------------*/

/*------------------------Функция очистки буфера кадра-------------------------*/
void ST7920_Clean_Frame_buffer(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
/// Функция очистки буфера кадра
	memset(Frame_buffer, 0x00, sizeof(Frame_buffer));
 80015e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e8:	2100      	movs	r1, #0
 80015ea:	4802      	ldr	r0, [pc, #8]	; (80015f4 <ST7920_Clean_Frame_buffer+0x14>)
 80015ec:	f004 fa1c 	bl	8005a28 <memset>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000400 	.word	0x20000400

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f001 fc31 	bl	8002e64 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 fbab 	bl	8001d5c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f000 fd49 	bl	800209c <MX_GPIO_Init>
  MX_DMA_Init();
 800160a:	f000 fd27 	bl	800205c <MX_DMA_Init>
  MX_TIM7_Init();
 800160e:	f000 fcef 	bl	8001ff0 <MX_TIM7_Init>
  MX_SPI2_Init();
 8001612:	f000 fc0b 	bl	8001e2c <MX_SPI2_Init>
  MX_TIM3_Init();
 8001616:	f000 fc3f 	bl	8001e98 <MX_TIM3_Init>
  MX_TIM6_Init();
 800161a:	f000 fcb3 	bl	8001f84 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  GPIOD->ODR = ~0;
 800161e:	4ba7      	ldr	r3, [pc, #668]	; (80018bc <main+0x2c4>)
 8001620:	f04f 32ff 	mov.w	r2, #4294967295
 8001624:	615a      	str	r2, [r3, #20]
  Init();
 8001626:	f000 fe29 	bl	800227c <Init>
  HAL_Delay(700);
 800162a:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800162e:	f001 fc8b 	bl	8002f48 <HAL_Delay>
  ST7920_Clean();
 8001632:	f7ff fd12 	bl	800105a <ST7920_Clean>
  sprintf(tx_buffer, "Count: %lu", counter);
 8001636:	4ba2      	ldr	r3, [pc, #648]	; (80018c0 <main+0x2c8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	49a1      	ldr	r1, [pc, #644]	; (80018c4 <main+0x2cc>)
 800163e:	48a2      	ldr	r0, [pc, #648]	; (80018c8 <main+0x2d0>)
 8001640:	f004 fe56 	bl	80062f0 <siprintf>
  ST7920_Decode_UTF8(20, 4, 0, tx_buffer);
 8001644:	4ba0      	ldr	r3, [pc, #640]	; (80018c8 <main+0x2d0>)
 8001646:	2200      	movs	r2, #0
 8001648:	2104      	movs	r1, #4
 800164a:	2014      	movs	r0, #20
 800164c:	f7ff feda 	bl	8001404 <ST7920_Decode_UTF8>
  HAL_TIM_Base_Start_IT(&htim7);
 8001650:	489e      	ldr	r0, [pc, #632]	; (80018cc <main+0x2d4>)
 8001652:	f003 fa56 	bl	8004b02 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001656:	489e      	ldr	r0, [pc, #632]	; (80018d0 <main+0x2d8>)
 8001658:	f003 fa53 	bl	8004b02 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{

		if(!Buttons[9].B_State)
 800165c:	4b9d      	ldr	r3, [pc, #628]	; (80018d4 <main+0x2dc>)
 800165e:	f893 319f 	ldrb.w	r3, [r3, #415]	; 0x19f
 8001662:	2b00      	cmp	r3, #0
 8001664:	f040 8202 	bne.w	8001a6c <main+0x474>
		{
			tmpflg = 1;
 8001668:	4b9b      	ldr	r3, [pc, #620]	; (80018d8 <main+0x2e0>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
			if(Buttons[9].B_Out == 1)
 800166e:	4b99      	ldr	r3, [pc, #612]	; (80018d4 <main+0x2dc>)
 8001670:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 8001674:	2b01      	cmp	r3, #1
 8001676:	d119      	bne.n	80016ac <main+0xb4>
			{
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001678:	2100      	movs	r1, #0
 800167a:	4898      	ldr	r0, [pc, #608]	; (80018dc <main+0x2e4>)
 800167c:	f003 fb04 	bl	8004c88 <HAL_TIM_PWM_Stop>
				Buttons[9].B_Out = 0;
 8001680:	4b94      	ldr	r3, [pc, #592]	; (80018d4 <main+0x2dc>)
 8001682:	2200      	movs	r2, #0
 8001684:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
				for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 8001688:	2300      	movs	r3, #0
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	e00b      	b.n	80016a6 <main+0xae>
				{
					Buttons[i].B_Out = 0;
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	4a90      	ldr	r2, [pc, #576]	; (80018d4 <main+0x2dc>)
 8001692:	212c      	movs	r1, #44	; 0x2c
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	4413      	add	r3, r2
 800169a:	3314      	adds	r3, #20
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	3301      	adds	r3, #1
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	2b0f      	cmp	r3, #15
 80016aa:	d9f0      	bls.n	800168e <main+0x96>
				};
			}
			// MANUAL MODE
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80016ac:	2300      	movs	r3, #0
 80016ae:	71bb      	strb	r3, [r7, #6]
 80016b0:	e1d4      	b.n	8001a5c <main+0x464>
			{
				if(Buttons[i].Lock == 0)
 80016b2:	79bb      	ldrb	r3, [r7, #6]
 80016b4:	4a87      	ldr	r2, [pc, #540]	; (80018d4 <main+0x2dc>)
 80016b6:	212c      	movs	r1, #44	; 0x2c
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	4413      	add	r3, r2
 80016be:	3315      	adds	r3, #21
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f040 81b2 	bne.w	8001a2c <main+0x434>
				{
					if(Buttons[i].Mode == HOLD)
 80016c8:	79bb      	ldrb	r3, [r7, #6]
 80016ca:	4a82      	ldr	r2, [pc, #520]	; (80018d4 <main+0x2dc>)
 80016cc:	212c      	movs	r1, #44	; 0x2c
 80016ce:	fb01 f303 	mul.w	r3, r1, r3
 80016d2:	4413      	add	r3, r2
 80016d4:	3316      	adds	r3, #22
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d121      	bne.n	8001720 <main+0x128>
					{
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_State);
 80016dc:	79bb      	ldrb	r3, [r7, #6]
 80016de:	4a7d      	ldr	r2, [pc, #500]	; (80018d4 <main+0x2dc>)
 80016e0:	212c      	movs	r1, #44	; 0x2c
 80016e2:	fb01 f303 	mul.w	r3, r1, r3
 80016e6:	4413      	add	r3, r2
 80016e8:	330c      	adds	r3, #12
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	79bb      	ldrb	r3, [r7, #6]
 80016ee:	4a79      	ldr	r2, [pc, #484]	; (80018d4 <main+0x2dc>)
 80016f0:	212c      	movs	r1, #44	; 0x2c
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	3310      	adds	r3, #16
 80016fa:	881c      	ldrh	r4, [r3, #0]
 80016fc:	79bb      	ldrb	r3, [r7, #6]
 80016fe:	4a75      	ldr	r2, [pc, #468]	; (80018d4 <main+0x2dc>)
 8001700:	212c      	movs	r1, #44	; 0x2c
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	4413      	add	r3, r2
 8001708:	3313      	adds	r3, #19
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	bf0c      	ite	eq
 8001710:	2301      	moveq	r3, #1
 8001712:	2300      	movne	r3, #0
 8001714:	b2db      	uxtb	r3, r3
 8001716:	461a      	mov	r2, r3
 8001718:	4621      	mov	r1, r4
 800171a:	f002 fa1d 	bl	8003b58 <HAL_GPIO_WritePin>
						continue;
 800171e:	e19a      	b.n	8001a56 <main+0x45e>
					}
					if(Buttons[i].Mode == TOGGLE && Buttons[i].alternate_function == 0)
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	4a6c      	ldr	r2, [pc, #432]	; (80018d4 <main+0x2dc>)
 8001724:	212c      	movs	r1, #44	; 0x2c
 8001726:	fb01 f303 	mul.w	r3, r1, r3
 800172a:	4413      	add	r3, r2
 800172c:	3316      	adds	r3, #22
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b02      	cmp	r3, #2
 8001732:	d163      	bne.n	80017fc <main+0x204>
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	4a67      	ldr	r2, [pc, #412]	; (80018d4 <main+0x2dc>)
 8001738:	212c      	movs	r1, #44	; 0x2c
 800173a:	fb01 f303 	mul.w	r3, r1, r3
 800173e:	4413      	add	r3, r2
 8001740:	3324      	adds	r3, #36	; 0x24
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d159      	bne.n	80017fc <main+0x204>
					{
						if(Buttons[i].addiction != 0)
 8001748:	79bb      	ldrb	r3, [r7, #6]
 800174a:	4a62      	ldr	r2, [pc, #392]	; (80018d4 <main+0x2dc>)
 800174c:	212c      	movs	r1, #44	; 0x2c
 800174e:	fb01 f303 	mul.w	r3, r1, r3
 8001752:	4413      	add	r3, r2
 8001754:	331c      	adds	r3, #28
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d02d      	beq.n	80017b8 <main+0x1c0>
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !(Buttons[i].B_Out && Buttons[i].addiction->B_Out));
 800175c:	79bb      	ldrb	r3, [r7, #6]
 800175e:	4a5d      	ldr	r2, [pc, #372]	; (80018d4 <main+0x2dc>)
 8001760:	212c      	movs	r1, #44	; 0x2c
 8001762:	fb01 f303 	mul.w	r3, r1, r3
 8001766:	4413      	add	r3, r2
 8001768:	330c      	adds	r3, #12
 800176a:	6818      	ldr	r0, [r3, #0]
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	4a59      	ldr	r2, [pc, #356]	; (80018d4 <main+0x2dc>)
 8001770:	212c      	movs	r1, #44	; 0x2c
 8001772:	fb01 f303 	mul.w	r3, r1, r3
 8001776:	4413      	add	r3, r2
 8001778:	3310      	adds	r3, #16
 800177a:	881c      	ldrh	r4, [r3, #0]
 800177c:	79bb      	ldrb	r3, [r7, #6]
 800177e:	4a55      	ldr	r2, [pc, #340]	; (80018d4 <main+0x2dc>)
 8001780:	212c      	movs	r1, #44	; 0x2c
 8001782:	fb01 f303 	mul.w	r3, r1, r3
 8001786:	4413      	add	r3, r2
 8001788:	3314      	adds	r3, #20
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00a      	beq.n	80017a6 <main+0x1ae>
 8001790:	79bb      	ldrb	r3, [r7, #6]
 8001792:	4a50      	ldr	r2, [pc, #320]	; (80018d4 <main+0x2dc>)
 8001794:	212c      	movs	r1, #44	; 0x2c
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	331c      	adds	r3, #28
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	7d1b      	ldrb	r3, [r3, #20]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <main+0x1b2>
 80017a6:	2301      	movs	r3, #1
 80017a8:	e000      	b.n	80017ac <main+0x1b4>
 80017aa:	2300      	movs	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	4621      	mov	r1, r4
 80017b2:	f002 f9d1 	bl	8003b58 <HAL_GPIO_WritePin>
						else
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_Out);
						continue;
 80017b6:	e14e      	b.n	8001a56 <main+0x45e>
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_Out);
 80017b8:	79bb      	ldrb	r3, [r7, #6]
 80017ba:	4a46      	ldr	r2, [pc, #280]	; (80018d4 <main+0x2dc>)
 80017bc:	212c      	movs	r1, #44	; 0x2c
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	330c      	adds	r3, #12
 80017c6:	6818      	ldr	r0, [r3, #0]
 80017c8:	79bb      	ldrb	r3, [r7, #6]
 80017ca:	4a42      	ldr	r2, [pc, #264]	; (80018d4 <main+0x2dc>)
 80017cc:	212c      	movs	r1, #44	; 0x2c
 80017ce:	fb01 f303 	mul.w	r3, r1, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	3310      	adds	r3, #16
 80017d6:	881c      	ldrh	r4, [r3, #0]
 80017d8:	79bb      	ldrb	r3, [r7, #6]
 80017da:	4a3e      	ldr	r2, [pc, #248]	; (80018d4 <main+0x2dc>)
 80017dc:	212c      	movs	r1, #44	; 0x2c
 80017de:	fb01 f303 	mul.w	r3, r1, r3
 80017e2:	4413      	add	r3, r2
 80017e4:	3314      	adds	r3, #20
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	bf0c      	ite	eq
 80017ec:	2301      	moveq	r3, #1
 80017ee:	2300      	movne	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	461a      	mov	r2, r3
 80017f4:	4621      	mov	r1, r4
 80017f6:	f002 f9af 	bl	8003b58 <HAL_GPIO_WritePin>
						continue;
 80017fa:	e12c      	b.n	8001a56 <main+0x45e>
					}
					if (Buttons[i].alternate_function && Buttons[i].Mode == PRESS && Buttons[i].B_Out)
 80017fc:	79bb      	ldrb	r3, [r7, #6]
 80017fe:	4a35      	ldr	r2, [pc, #212]	; (80018d4 <main+0x2dc>)
 8001800:	212c      	movs	r1, #44	; 0x2c
 8001802:	fb01 f303 	mul.w	r3, r1, r3
 8001806:	4413      	add	r3, r2
 8001808:	3324      	adds	r3, #36	; 0x24
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d02d      	beq.n	800186c <main+0x274>
 8001810:	79bb      	ldrb	r3, [r7, #6]
 8001812:	4a30      	ldr	r2, [pc, #192]	; (80018d4 <main+0x2dc>)
 8001814:	212c      	movs	r1, #44	; 0x2c
 8001816:	fb01 f303 	mul.w	r3, r1, r3
 800181a:	4413      	add	r3, r2
 800181c:	3316      	adds	r3, #22
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d123      	bne.n	800186c <main+0x274>
 8001824:	79bb      	ldrb	r3, [r7, #6]
 8001826:	4a2b      	ldr	r2, [pc, #172]	; (80018d4 <main+0x2dc>)
 8001828:	212c      	movs	r1, #44	; 0x2c
 800182a:	fb01 f303 	mul.w	r3, r1, r3
 800182e:	4413      	add	r3, r2
 8001830:	3314      	adds	r3, #20
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d019      	beq.n	800186c <main+0x274>
					{
						Buttons[i].B_Out = 0;
 8001838:	79bb      	ldrb	r3, [r7, #6]
 800183a:	4a26      	ldr	r2, [pc, #152]	; (80018d4 <main+0x2dc>)
 800183c:	212c      	movs	r1, #44	; 0x2c
 800183e:	fb01 f303 	mul.w	r3, r1, r3
 8001842:	4413      	add	r3, r2
 8001844:	3314      	adds	r3, #20
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
						Buttons[i].alternate_function(&Buttons[i]);
 800184a:	79bb      	ldrb	r3, [r7, #6]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <main+0x2dc>)
 800184e:	212c      	movs	r1, #44	; 0x2c
 8001850:	fb01 f303 	mul.w	r3, r1, r3
 8001854:	4413      	add	r3, r2
 8001856:	3324      	adds	r3, #36	; 0x24
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	79ba      	ldrb	r2, [r7, #6]
 800185c:	212c      	movs	r1, #44	; 0x2c
 800185e:	fb01 f202 	mul.w	r2, r1, r2
 8001862:	491c      	ldr	r1, [pc, #112]	; (80018d4 <main+0x2dc>)
 8001864:	440a      	add	r2, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4798      	blx	r3
						continue;
 800186a:	e0f4      	b.n	8001a56 <main+0x45e>
					}
					if(Buttons[i].Mode == TIMER && Buttons[i].B_Out)
 800186c:	79bb      	ldrb	r3, [r7, #6]
 800186e:	4a19      	ldr	r2, [pc, #100]	; (80018d4 <main+0x2dc>)
 8001870:	212c      	movs	r1, #44	; 0x2c
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	4413      	add	r3, r2
 8001878:	3316      	adds	r3, #22
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d12f      	bne.n	80018e0 <main+0x2e8>
 8001880:	79bb      	ldrb	r3, [r7, #6]
 8001882:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <main+0x2dc>)
 8001884:	212c      	movs	r1, #44	; 0x2c
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	3314      	adds	r3, #20
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d025      	beq.n	80018e0 <main+0x2e8>
					{
						Buttons[i].B_Out = 0;
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	4a0f      	ldr	r2, [pc, #60]	; (80018d4 <main+0x2dc>)
 8001898:	212c      	movs	r1, #44	; 0x2c
 800189a:	fb01 f303 	mul.w	r3, r1, r3
 800189e:	4413      	add	r3, r2
 80018a0:	3314      	adds	r3, #20
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
						TimerMotor(&Buttons[i]);
 80018a6:	79bb      	ldrb	r3, [r7, #6]
 80018a8:	222c      	movs	r2, #44	; 0x2c
 80018aa:	fb02 f303 	mul.w	r3, r2, r3
 80018ae:	4a09      	ldr	r2, [pc, #36]	; (80018d4 <main+0x2dc>)
 80018b0:	4413      	add	r3, r2
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 f804 	bl	80028c0 <TimerMotor>
						continue;
 80018b8:	e0cd      	b.n	8001a56 <main+0x45e>
 80018ba:	bf00      	nop
 80018bc:	40020c00 	.word	0x40020c00
 80018c0:	20000800 	.word	0x20000800
 80018c4:	08007ac8 	.word	0x08007ac8
 80018c8:	20000380 	.word	0x20000380
 80018cc:	20000c0c 	.word	0x20000c0c
 80018d0:	20000b6c 	.word	0x20000b6c
 80018d4:	200008ac 	.word	0x200008ac
 80018d8:	20000804 	.word	0x20000804
 80018dc:	2000086c 	.word	0x2000086c
					}
					if(Buttons[i].Mode == __DELAY && Buttons[i].B_Out)
 80018e0:	79bb      	ldrb	r3, [r7, #6]
 80018e2:	4a61      	ldr	r2, [pc, #388]	; (8001a68 <main+0x470>)
 80018e4:	212c      	movs	r1, #44	; 0x2c
 80018e6:	fb01 f303 	mul.w	r3, r1, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	3316      	adds	r3, #22
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d152      	bne.n	800199a <main+0x3a2>
 80018f4:	79bb      	ldrb	r3, [r7, #6]
 80018f6:	4a5c      	ldr	r2, [pc, #368]	; (8001a68 <main+0x470>)
 80018f8:	212c      	movs	r1, #44	; 0x2c
 80018fa:	fb01 f303 	mul.w	r3, r1, r3
 80018fe:	4413      	add	r3, r2
 8001900:	3314      	adds	r3, #20
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d048      	beq.n	800199a <main+0x3a2>
					{
						if(Buttons[i].addiction->B_Out == 0) continue;
 8001908:	79bb      	ldrb	r3, [r7, #6]
 800190a:	4a57      	ldr	r2, [pc, #348]	; (8001a68 <main+0x470>)
 800190c:	212c      	movs	r1, #44	; 0x2c
 800190e:	fb01 f303 	mul.w	r3, r1, r3
 8001912:	4413      	add	r3, r2
 8001914:	331c      	adds	r3, #28
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	7d1b      	ldrb	r3, [r3, #20]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 809a 	beq.w	8001a54 <main+0x45c>
						Buttons[i].B_Out = 0;
 8001920:	79bb      	ldrb	r3, [r7, #6]
 8001922:	4a51      	ldr	r2, [pc, #324]	; (8001a68 <main+0x470>)
 8001924:	212c      	movs	r1, #44	; 0x2c
 8001926:	fb01 f303 	mul.w	r3, r1, r3
 800192a:	4413      	add	r3, r2
 800192c:	3314      	adds	r3, #20
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 0);
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	4a4c      	ldr	r2, [pc, #304]	; (8001a68 <main+0x470>)
 8001936:	212c      	movs	r1, #44	; 0x2c
 8001938:	fb01 f303 	mul.w	r3, r1, r3
 800193c:	4413      	add	r3, r2
 800193e:	330c      	adds	r3, #12
 8001940:	6818      	ldr	r0, [r3, #0]
 8001942:	79bb      	ldrb	r3, [r7, #6]
 8001944:	4a48      	ldr	r2, [pc, #288]	; (8001a68 <main+0x470>)
 8001946:	212c      	movs	r1, #44	; 0x2c
 8001948:	fb01 f303 	mul.w	r3, r1, r3
 800194c:	4413      	add	r3, r2
 800194e:	3310      	adds	r3, #16
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	2200      	movs	r2, #0
 8001954:	4619      	mov	r1, r3
 8001956:	f002 f8ff 	bl	8003b58 <HAL_GPIO_WritePin>
						HAL_Delay(Buttons[i].Delay);
 800195a:	79bb      	ldrb	r3, [r7, #6]
 800195c:	4a42      	ldr	r2, [pc, #264]	; (8001a68 <main+0x470>)
 800195e:	212c      	movs	r1, #44	; 0x2c
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	3318      	adds	r3, #24
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f001 faec 	bl	8002f48 <HAL_Delay>
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 1);
 8001970:	79bb      	ldrb	r3, [r7, #6]
 8001972:	4a3d      	ldr	r2, [pc, #244]	; (8001a68 <main+0x470>)
 8001974:	212c      	movs	r1, #44	; 0x2c
 8001976:	fb01 f303 	mul.w	r3, r1, r3
 800197a:	4413      	add	r3, r2
 800197c:	330c      	adds	r3, #12
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	79bb      	ldrb	r3, [r7, #6]
 8001982:	4a39      	ldr	r2, [pc, #228]	; (8001a68 <main+0x470>)
 8001984:	212c      	movs	r1, #44	; 0x2c
 8001986:	fb01 f303 	mul.w	r3, r1, r3
 800198a:	4413      	add	r3, r2
 800198c:	3310      	adds	r3, #16
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	2201      	movs	r2, #1
 8001992:	4619      	mov	r1, r3
 8001994:	f002 f8e0 	bl	8003b58 <HAL_GPIO_WritePin>
						continue;
 8001998:	e05d      	b.n	8001a56 <main+0x45e>
					}
					if(Buttons[i].Mode == HOLD_MOTOR && Buttons[i].B_Out)
 800199a:	79bb      	ldrb	r3, [r7, #6]
 800199c:	4a32      	ldr	r2, [pc, #200]	; (8001a68 <main+0x470>)
 800199e:	212c      	movs	r1, #44	; 0x2c
 80019a0:	fb01 f303 	mul.w	r3, r1, r3
 80019a4:	4413      	add	r3, r2
 80019a6:	3316      	adds	r3, #22
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b05      	cmp	r3, #5
 80019ac:	d11d      	bne.n	80019ea <main+0x3f2>
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	4a2d      	ldr	r2, [pc, #180]	; (8001a68 <main+0x470>)
 80019b2:	212c      	movs	r1, #44	; 0x2c
 80019b4:	fb01 f303 	mul.w	r3, r1, r3
 80019b8:	4413      	add	r3, r2
 80019ba:	3314      	adds	r3, #20
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d013      	beq.n	80019ea <main+0x3f2>
					{
						Buttons[i].B_Out = 0;
 80019c2:	79bb      	ldrb	r3, [r7, #6]
 80019c4:	4a28      	ldr	r2, [pc, #160]	; (8001a68 <main+0x470>)
 80019c6:	212c      	movs	r1, #44	; 0x2c
 80019c8:	fb01 f303 	mul.w	r3, r1, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	3314      	adds	r3, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
						HoldMotor(&Buttons[i], 1);
 80019d4:	79bb      	ldrb	r3, [r7, #6]
 80019d6:	222c      	movs	r2, #44	; 0x2c
 80019d8:	fb02 f303 	mul.w	r3, r2, r3
 80019dc:	4a22      	ldr	r2, [pc, #136]	; (8001a68 <main+0x470>)
 80019de:	4413      	add	r3, r2
 80019e0:	2101      	movs	r1, #1
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 fece 	bl	8002784 <HoldMotor>
						continue;
 80019e8:	e035      	b.n	8001a56 <main+0x45e>
					}
					if(Buttons[i].Mode == HOLD_UNTIL && Buttons[i].B_Out)
 80019ea:	79bb      	ldrb	r3, [r7, #6]
 80019ec:	4a1e      	ldr	r2, [pc, #120]	; (8001a68 <main+0x470>)
 80019ee:	212c      	movs	r1, #44	; 0x2c
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	3316      	adds	r3, #22
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d116      	bne.n	8001a2c <main+0x434>
 80019fe:	79bb      	ldrb	r3, [r7, #6]
 8001a00:	4a19      	ldr	r2, [pc, #100]	; (8001a68 <main+0x470>)
 8001a02:	212c      	movs	r1, #44	; 0x2c
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	3314      	adds	r3, #20
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00c      	beq.n	8001a2c <main+0x434>
					{
						HoldPrepareMotorUntill(Buttons[i].addiction, 1);
 8001a12:	79bb      	ldrb	r3, [r7, #6]
 8001a14:	4a14      	ldr	r2, [pc, #80]	; (8001a68 <main+0x470>)
 8001a16:	212c      	movs	r1, #44	; 0x2c
 8001a18:	fb01 f303 	mul.w	r3, r1, r3
 8001a1c:	4413      	add	r3, r2
 8001a1e:	331c      	adds	r3, #28
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2101      	movs	r1, #1
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 ff1b 	bl	8002860 <HoldPrepareMotorUntill>
						//Buttons[i].B_Out = 0;
						continue;
 8001a2a:	e014      	b.n	8001a56 <main+0x45e>
					}
				}
				if(Buttons[i].Mode == 200) {Buttons[i].B_Out = 0;}
 8001a2c:	79bb      	ldrb	r3, [r7, #6]
 8001a2e:	4a0e      	ldr	r2, [pc, #56]	; (8001a68 <main+0x470>)
 8001a30:	212c      	movs	r1, #44	; 0x2c
 8001a32:	fb01 f303 	mul.w	r3, r1, r3
 8001a36:	4413      	add	r3, r2
 8001a38:	3316      	adds	r3, #22
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2bc8      	cmp	r3, #200	; 0xc8
 8001a3e:	d10a      	bne.n	8001a56 <main+0x45e>
 8001a40:	79bb      	ldrb	r3, [r7, #6]
 8001a42:	4a09      	ldr	r2, [pc, #36]	; (8001a68 <main+0x470>)
 8001a44:	212c      	movs	r1, #44	; 0x2c
 8001a46:	fb01 f303 	mul.w	r3, r1, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	3314      	adds	r3, #20
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
 8001a52:	e000      	b.n	8001a56 <main+0x45e>
						if(Buttons[i].addiction->B_Out == 0) continue;
 8001a54:	bf00      	nop
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 8001a56:	79bb      	ldrb	r3, [r7, #6]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	71bb      	strb	r3, [r7, #6]
 8001a5c:	79bb      	ldrb	r3, [r7, #6]
 8001a5e:	2b0f      	cmp	r3, #15
 8001a60:	f67f ae27 	bls.w	80016b2 <main+0xba>
 8001a64:	e5fa      	b.n	800165c <main+0x64>
 8001a66:	bf00      	nop
 8001a68:	200008ac 	.word	0x200008ac
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		else
		{
			if(tmpflg)
 8001a6c:	4bb0      	ldr	r3, [pc, #704]	; (8001d30 <main+0x738>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d006      	beq.n	8001a82 <main+0x48a>
			{
				tmpflg = 0;
 8001a74:	4bae      	ldr	r3, [pc, #696]	; (8001d30 <main+0x738>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
				Buttons[10].B_Out = 0;
 8001a7a:	4bae      	ldr	r3, [pc, #696]	; (8001d34 <main+0x73c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
			#define WELD_V_STOP HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 1);
			#define PULL TimerMotor(&Buttons[7]); // PULL mat.
			#define DOSE TimerMotor(&Buttons[2]); // Dose
			#define CYCLE_DELAY HAL_Delay(75);
			#define WELD_TIME HAL_Delay(300);
			if(Buttons[10].B_Out) // AUTO MODE START
 8001a82:	4bac      	ldr	r3, [pc, #688]	; (8001d34 <main+0x73c>)
 8001a84:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 8135 	beq.w	8001cf8 <main+0x700>
			{

				if(Buttons[15].B_State == 1)
 8001a8e:	4ba9      	ldr	r3, [pc, #676]	; (8001d34 <main+0x73c>)
 8001a90:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	f040 80bb 	bne.w	8001c10 <main+0x618>
				{
					Pullsteps = PULL_STEPS / 2;
 8001a9a:	4ba7      	ldr	r3, [pc, #668]	; (8001d38 <main+0x740>)
 8001a9c:	f240 321b 	movw	r2, #795	; 0x31b
 8001aa0:	601a      	str	r2, [r3, #0]
					Dosesteps = STEPS;
 8001aa2:	4ba6      	ldr	r3, [pc, #664]	; (8001d3c <main+0x744>)
 8001aa4:	f241 12f8 	movw	r2, #4600	; 0x11f8
 8001aa8:	601a      	str	r2, [r3, #0]
					//Pull new material
					PULL
 8001aaa:	48a5      	ldr	r0, [pc, #660]	; (8001d40 <main+0x748>)
 8001aac:	f000 ff08 	bl	80028c0 <TimerMotor>

					CYCLE_DELAY
 8001ab0:	204b      	movs	r0, #75	; 0x4b
 8001ab2:	f001 fa49 	bl	8002f48 <HAL_Delay>
					//Clamp material
					PUSH_H
 8001ab6:	4b9f      	ldr	r3, [pc, #636]	; (8001d34 <main+0x73c>)
 8001ab8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001abc:	4b9d      	ldr	r3, [pc, #628]	; (8001d34 <main+0x73c>)
 8001abe:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f002 f847 	bl	8003b58 <HAL_GPIO_WritePin>
					PUSH_V
 8001aca:	4b9a      	ldr	r3, [pc, #616]	; (8001d34 <main+0x73c>)
 8001acc:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001ad0:	4b98      	ldr	r3, [pc, #608]	; (8001d34 <main+0x73c>)
 8001ad2:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f002 f83d 	bl	8003b58 <HAL_GPIO_WritePin>

					CYCLE_DELAY
 8001ade:	204b      	movs	r0, #75	; 0x4b
 8001ae0:	f001 fa32 	bl	8002f48 <HAL_Delay>
					//Welding stage 1
					WELD_H_START
 8001ae4:	4b93      	ldr	r3, [pc, #588]	; (8001d34 <main+0x73c>)
 8001ae6:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001aea:	4b92      	ldr	r3, [pc, #584]	; (8001d34 <main+0x73c>)
 8001aec:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001af0:	2200      	movs	r2, #0
 8001af2:	4619      	mov	r1, r3
 8001af4:	f002 f830 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_V_START
 8001af8:	4b8e      	ldr	r3, [pc, #568]	; (8001d34 <main+0x73c>)
 8001afa:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001afe:	4b8d      	ldr	r3, [pc, #564]	; (8001d34 <main+0x73c>)
 8001b00:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001b04:	2200      	movs	r2, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	f002 f826 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_TIME
 8001b0c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b10:	f001 fa1a 	bl	8002f48 <HAL_Delay>
					WELD_H_STOP
 8001b14:	4b87      	ldr	r3, [pc, #540]	; (8001d34 <main+0x73c>)
 8001b16:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001b1a:	4b86      	ldr	r3, [pc, #536]	; (8001d34 <main+0x73c>)
 8001b1c:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001b20:	2201      	movs	r2, #1
 8001b22:	4619      	mov	r1, r3
 8001b24:	f002 f818 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_V_STOP
 8001b28:	4b82      	ldr	r3, [pc, #520]	; (8001d34 <main+0x73c>)
 8001b2a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001b2e:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <main+0x73c>)
 8001b30:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001b34:	2201      	movs	r2, #1
 8001b36:	4619      	mov	r1, r3
 8001b38:	f002 f80e 	bl	8003b58 <HAL_GPIO_WritePin>
					RELEASE_H
 8001b3c:	4b7d      	ldr	r3, [pc, #500]	; (8001d34 <main+0x73c>)
 8001b3e:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001b42:	4b7c      	ldr	r3, [pc, #496]	; (8001d34 <main+0x73c>)
 8001b44:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001b48:	2201      	movs	r2, #1
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f002 f804 	bl	8003b58 <HAL_GPIO_WritePin>
					RELEASE_V
 8001b50:	4b78      	ldr	r3, [pc, #480]	; (8001d34 <main+0x73c>)
 8001b52:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001b56:	4b77      	ldr	r3, [pc, #476]	; (8001d34 <main+0x73c>)
 8001b58:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f001 fffa 	bl	8003b58 <HAL_GPIO_WritePin>

					CYCLE_DELAY
 8001b64:	204b      	movs	r0, #75	; 0x4b
 8001b66:	f001 f9ef 	bl	8002f48 <HAL_Delay>
					//Pull stage 2
					PULL
 8001b6a:	4875      	ldr	r0, [pc, #468]	; (8001d40 <main+0x748>)
 8001b6c:	f000 fea8 	bl	80028c0 <TimerMotor>

					CYCLE_DELAY
 8001b70:	204b      	movs	r0, #75	; 0x4b
 8001b72:	f001 f9e9 	bl	8002f48 <HAL_Delay>
					//Clamp material
					PUSH_V
 8001b76:	4b6f      	ldr	r3, [pc, #444]	; (8001d34 <main+0x73c>)
 8001b78:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001b7c:	4b6d      	ldr	r3, [pc, #436]	; (8001d34 <main+0x73c>)
 8001b7e:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001b82:	2200      	movs	r2, #0
 8001b84:	4619      	mov	r1, r3
 8001b86:	f001 ffe7 	bl	8003b58 <HAL_GPIO_WritePin>

					CYCLE_DELAY
 8001b8a:	204b      	movs	r0, #75	; 0x4b
 8001b8c:	f001 f9dc 	bl	8002f48 <HAL_Delay>
					//Welding stage 2
					WELD_V_START
 8001b90:	4b68      	ldr	r3, [pc, #416]	; (8001d34 <main+0x73c>)
 8001b92:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001b96:	4b67      	ldr	r3, [pc, #412]	; (8001d34 <main+0x73c>)
 8001b98:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f001 ffda 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_TIME
 8001ba4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ba8:	f001 f9ce 	bl	8002f48 <HAL_Delay>
					WELD_V_STOP
 8001bac:	4b61      	ldr	r3, [pc, #388]	; (8001d34 <main+0x73c>)
 8001bae:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001bb2:	4b60      	ldr	r3, [pc, #384]	; (8001d34 <main+0x73c>)
 8001bb4:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001bb8:	2201      	movs	r2, #1
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f001 ffcc 	bl	8003b58 <HAL_GPIO_WritePin>
					CUT_START
 8001bc0:	4b5c      	ldr	r3, [pc, #368]	; (8001d34 <main+0x73c>)
 8001bc2:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001bc6:	4b5b      	ldr	r3, [pc, #364]	; (8001d34 <main+0x73c>)
 8001bc8:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f001 ffc2 	bl	8003b58 <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001bd4:	204b      	movs	r0, #75	; 0x4b
 8001bd6:	f001 f9b7 	bl	8002f48 <HAL_Delay>
					//Cut, fill, release
					CUT_RELEASE
 8001bda:	4b56      	ldr	r3, [pc, #344]	; (8001d34 <main+0x73c>)
 8001bdc:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001be0:	4b54      	ldr	r3, [pc, #336]	; (8001d34 <main+0x73c>)
 8001be2:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001be6:	2201      	movs	r2, #1
 8001be8:	4619      	mov	r1, r3
 8001bea:	f001 ffb5 	bl	8003b58 <HAL_GPIO_WritePin>
					DOSE
 8001bee:	4855      	ldr	r0, [pc, #340]	; (8001d44 <main+0x74c>)
 8001bf0:	f000 fe66 	bl	80028c0 <TimerMotor>
					RELEASE_V
 8001bf4:	4b4f      	ldr	r3, [pc, #316]	; (8001d34 <main+0x73c>)
 8001bf6:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001bfa:	4b4e      	ldr	r3, [pc, #312]	; (8001d34 <main+0x73c>)
 8001bfc:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001c00:	2201      	movs	r2, #1
 8001c02:	4619      	mov	r1, r3
 8001c04:	f001 ffa8 	bl	8003b58 <HAL_GPIO_WritePin>

					CYCLE_DELAY
 8001c08:	204b      	movs	r0, #75	; 0x4b
 8001c0a:	f001 f99d 	bl	8002f48 <HAL_Delay>
 8001c0e:	e06a      	b.n	8001ce6 <main+0x6ee>
				}
				else
				{
					Pullsteps = PULL_STEPS / 2;
 8001c10:	4b49      	ldr	r3, [pc, #292]	; (8001d38 <main+0x740>)
 8001c12:	f240 321b 	movw	r2, #795	; 0x31b
 8001c16:	601a      	str	r2, [r3, #0]
					Dosesteps = STEPS / 2;
 8001c18:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <main+0x744>)
 8001c1a:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8001c1e:	601a      	str	r2, [r3, #0]
					PULL
 8001c20:	4847      	ldr	r0, [pc, #284]	; (8001d40 <main+0x748>)
 8001c22:	f000 fe4d 	bl	80028c0 <TimerMotor>
					CYCLE_DELAY
 8001c26:	204b      	movs	r0, #75	; 0x4b
 8001c28:	f001 f98e 	bl	8002f48 <HAL_Delay>
					PUSH_H
 8001c2c:	4b41      	ldr	r3, [pc, #260]	; (8001d34 <main+0x73c>)
 8001c2e:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001c32:	4b40      	ldr	r3, [pc, #256]	; (8001d34 <main+0x73c>)
 8001c34:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001c38:	2200      	movs	r2, #0
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f001 ff8c 	bl	8003b58 <HAL_GPIO_WritePin>
					PUSH_V
 8001c40:	4b3c      	ldr	r3, [pc, #240]	; (8001d34 <main+0x73c>)
 8001c42:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001c46:	4b3b      	ldr	r3, [pc, #236]	; (8001d34 <main+0x73c>)
 8001c48:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f001 ff82 	bl	8003b58 <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001c54:	204b      	movs	r0, #75	; 0x4b
 8001c56:	f001 f977 	bl	8002f48 <HAL_Delay>
					WELD_H_START
 8001c5a:	4b36      	ldr	r3, [pc, #216]	; (8001d34 <main+0x73c>)
 8001c5c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001c60:	4b34      	ldr	r3, [pc, #208]	; (8001d34 <main+0x73c>)
 8001c62:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001c66:	2200      	movs	r2, #0
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f001 ff75 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_V_START
 8001c6e:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <main+0x73c>)
 8001c70:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001c74:	4b2f      	ldr	r3, [pc, #188]	; (8001d34 <main+0x73c>)
 8001c76:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f001 ff6b 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_TIME
 8001c82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001c86:	f001 f95f 	bl	8002f48 <HAL_Delay>
					WELD_H_STOP
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	; (8001d34 <main+0x73c>)
 8001c8c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001c90:	4b28      	ldr	r3, [pc, #160]	; (8001d34 <main+0x73c>)
 8001c92:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001c96:	2201      	movs	r2, #1
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f001 ff5d 	bl	8003b58 <HAL_GPIO_WritePin>
					WELD_V_STOP
 8001c9e:	4b25      	ldr	r3, [pc, #148]	; (8001d34 <main+0x73c>)
 8001ca0:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001ca4:	4b23      	ldr	r3, [pc, #140]	; (8001d34 <main+0x73c>)
 8001ca6:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001caa:	2201      	movs	r2, #1
 8001cac:	4619      	mov	r1, r3
 8001cae:	f001 ff53 	bl	8003b58 <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001cb2:	204b      	movs	r0, #75	; 0x4b
 8001cb4:	f001 f948 	bl	8002f48 <HAL_Delay>
					RELEASE_H
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	; (8001d34 <main+0x73c>)
 8001cba:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <main+0x73c>)
 8001cc0:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f001 ff46 	bl	8003b58 <HAL_GPIO_WritePin>
					RELEASE_V
 8001ccc:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <main+0x73c>)
 8001cce:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001cd2:	4b18      	ldr	r3, [pc, #96]	; (8001d34 <main+0x73c>)
 8001cd4:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001cd8:	2201      	movs	r2, #1
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f001 ff3c 	bl	8003b58 <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001ce0:	204b      	movs	r0, #75	; 0x4b
 8001ce2:	f001 f931 	bl	8002f48 <HAL_Delay>
				}
				HAL_Delay(200);
 8001ce6:	20c8      	movs	r0, #200	; 0xc8
 8001ce8:	f001 f92e 	bl	8002f48 <HAL_Delay>
				counter++;
 8001cec:	4b16      	ldr	r3, [pc, #88]	; (8001d48 <main+0x750>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	4a15      	ldr	r2, [pc, #84]	; (8001d48 <main+0x750>)
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e00a      	b.n	8001d0e <main+0x716>
			}
			else if(flag == true)
 8001cf8:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <main+0x754>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d006      	beq.n	8001d0e <main+0x716>
			{
				flag = false;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <main+0x754>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001d06:	2100      	movs	r1, #0
 8001d08:	4811      	ldr	r0, [pc, #68]	; (8001d50 <main+0x758>)
 8001d0a:	f002 ffbd 	bl	8004c88 <HAL_TIM_PWM_Stop>
			}
			sprintf(tx_buffer, "Count: %lu", counter);
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <main+0x750>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	461a      	mov	r2, r3
 8001d14:	490f      	ldr	r1, [pc, #60]	; (8001d54 <main+0x75c>)
 8001d16:	4810      	ldr	r0, [pc, #64]	; (8001d58 <main+0x760>)
 8001d18:	f004 faea 	bl	80062f0 <siprintf>
			ST7920_Decode_UTF8(20, 4, 0, tx_buffer);
 8001d1c:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <main+0x760>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2104      	movs	r1, #4
 8001d22:	2014      	movs	r0, #20
 8001d24:	f7ff fb6e 	bl	8001404 <ST7920_Decode_UTF8>
			ST7920_Update();
 8001d28:	f7ff fb20 	bl	800136c <ST7920_Update>
		if(!Buttons[9].B_State)
 8001d2c:	e496      	b.n	800165c <main+0x64>
 8001d2e:	bf00      	nop
 8001d30:	20000804 	.word	0x20000804
 8001d34:	200008ac 	.word	0x200008ac
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000004 	.word	0x20000004
 8001d40:	200009e0 	.word	0x200009e0
 8001d44:	20000904 	.word	0x20000904
 8001d48:	20000800 	.word	0x20000800
 8001d4c:	20000805 	.word	0x20000805
 8001d50:	2000086c 	.word	0x2000086c
 8001d54:	08007ac8 	.word	0x08007ac8
 8001d58:	20000380 	.word	0x20000380

08001d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b094      	sub	sp, #80	; 0x50
 8001d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d62:	f107 0320 	add.w	r3, r7, #32
 8001d66:	2230      	movs	r2, #48	; 0x30
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fe5c 	bl	8005a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d80:	2300      	movs	r3, #0
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	4b27      	ldr	r3, [pc, #156]	; (8001e24 <SystemClock_Config+0xc8>)
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	4a26      	ldr	r2, [pc, #152]	; (8001e24 <SystemClock_Config+0xc8>)
 8001d8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d90:	4b24      	ldr	r3, [pc, #144]	; (8001e24 <SystemClock_Config+0xc8>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <SystemClock_Config+0xcc>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a20      	ldr	r2, [pc, #128]	; (8001e28 <SystemClock_Config+0xcc>)
 8001da6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <SystemClock_Config+0xcc>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001db8:	2301      	movs	r3, #1
 8001dba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dc6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001dcc:	2304      	movs	r3, #4
 8001dce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001dd0:	2348      	movs	r3, #72	; 0x48
 8001dd2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001dd4:	2306      	movs	r3, #6
 8001dd6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001dd8:	2304      	movs	r3, #4
 8001dda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ddc:	f107 0320 	add.w	r3, r7, #32
 8001de0:	4618      	mov	r0, r3
 8001de2:	f001 fed3 	bl	8003b8c <HAL_RCC_OscConfig>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001dec:	f000 fe1a 	bl	8002a24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df0:	230f      	movs	r3, #15
 8001df2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001df4:	2302      	movs	r3, #2
 8001df6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e06:	f107 030c 	add.w	r3, r7, #12
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f002 f92d 	bl	800406c <HAL_RCC_ClockConfig>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e18:	f000 fe04 	bl	8002a24 <Error_Handler>
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	3750      	adds	r7, #80	; 0x50
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40007000 	.word	0x40007000

08001e2c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e30:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e32:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <MX_SPI2_Init+0x68>)
 8001e34:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e36:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e3c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e3e:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e44:	4b12      	ldr	r3, [pc, #72]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001e4a:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e50:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e56:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e5c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e6a:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e70:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e76:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e78:	220a      	movs	r2, #10
 8001e7a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e7c:	4804      	ldr	r0, [pc, #16]	; (8001e90 <MX_SPI2_Init+0x64>)
 8001e7e:	f002 fab3 	bl	80043e8 <HAL_SPI_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e88:	f000 fdcc 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000814 	.word	0x20000814
 8001e94:	40003800 	.word	0x40003800

08001e98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08e      	sub	sp, #56	; 0x38
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	f107 0320 	add.w	r3, r7, #32
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
 8001ec4:	615a      	str	r2, [r3, #20]
 8001ec6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ec8:	4b2c      	ldr	r3, [pc, #176]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001eca:	4a2d      	ldr	r2, [pc, #180]	; (8001f80 <MX_TIM3_Init+0xe8>)
 8001ecc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 240;
 8001ece:	4b2b      	ldr	r3, [pc, #172]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001ed0:	22f0      	movs	r2, #240	; 0xf0
 8001ed2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 116;
 8001eda:	4b28      	ldr	r3, [pc, #160]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001edc:	2274      	movs	r2, #116	; 0x74
 8001ede:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001ee0:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001ee2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	4b24      	ldr	r3, [pc, #144]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001eee:	4823      	ldr	r0, [pc, #140]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001ef0:	f002 fddc 	bl	8004aac <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001efa:	f000 fd93 	bl	8002a24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	481c      	ldr	r0, [pc, #112]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001f0c:	f003 f8e2 	bl	80050d4 <HAL_TIM_ConfigClockSource>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f16:	f000 fd85 	bl	8002a24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f1a:	4818      	ldr	r0, [pc, #96]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001f1c:	f002 fe40 	bl	8004ba0 <HAL_TIM_PWM_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f26:	f000 fd7d 	bl	8002a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f32:	f107 0320 	add.w	r3, r7, #32
 8001f36:	4619      	mov	r1, r3
 8001f38:	4810      	ldr	r0, [pc, #64]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001f3a:	f003 fcbb 	bl	80058b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001f44:	f000 fd6e 	bl	8002a24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f48:	2360      	movs	r3, #96	; 0x60
 8001f4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 58;
 8001f4c:	233a      	movs	r3, #58	; 0x3a
 8001f4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4807      	ldr	r0, [pc, #28]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001f60:	f002 fff2 	bl	8004f48 <HAL_TIM_PWM_ConfigChannel>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001f6a:	f000 fd5b 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f6e:	4803      	ldr	r0, [pc, #12]	; (8001f7c <MX_TIM3_Init+0xe4>)
 8001f70:	f000 fe86 	bl	8002c80 <HAL_TIM_MspPostInit>

}
 8001f74:	bf00      	nop
 8001f76:	3738      	adds	r7, #56	; 0x38
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	2000086c 	.word	0x2000086c
 8001f80:	40000400 	.word	0x40000400

08001f84 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f8a:	463b      	mov	r3, r7
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001f94:	4a15      	ldr	r2, [pc, #84]	; (8001fec <MX_TIM6_Init+0x68>)
 8001f96:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24000-1;
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001f9a:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 8001f9e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001fa8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fac:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fae:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001fb4:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001fb6:	f002 fd79 	bl	8004aac <HAL_TIM_Base_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001fc0:	f000 fd30 	bl	8002a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001fcc:	463b      	mov	r3, r7
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <MX_TIM6_Init+0x64>)
 8001fd2:	f003 fc6f 	bl	80058b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001fdc:	f000 fd22 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000b6c 	.word	0x20000b6c
 8001fec:	40001000 	.word	0x40001000

08001ff0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <MX_TIM7_Init+0x64>)
 8002000:	4a15      	ldr	r2, [pc, #84]	; (8002058 <MX_TIM7_Init+0x68>)
 8002002:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 24000-1;
 8002004:	4b13      	ldr	r3, [pc, #76]	; (8002054 <MX_TIM7_Init+0x64>)
 8002006:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 800200a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200c:	4b11      	ldr	r3, [pc, #68]	; (8002054 <MX_TIM7_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5;
 8002012:	4b10      	ldr	r3, [pc, #64]	; (8002054 <MX_TIM7_Init+0x64>)
 8002014:	2205      	movs	r2, #5
 8002016:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002018:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <MX_TIM7_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800201e:	480d      	ldr	r0, [pc, #52]	; (8002054 <MX_TIM7_Init+0x64>)
 8002020:	f002 fd44 	bl	8004aac <HAL_TIM_Base_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800202a:	f000 fcfb 	bl	8002a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002036:	463b      	mov	r3, r7
 8002038:	4619      	mov	r1, r3
 800203a:	4806      	ldr	r0, [pc, #24]	; (8002054 <MX_TIM7_Init+0x64>)
 800203c:	f003 fc3a 	bl	80058b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002046:	f000 fced 	bl	8002a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000c0c 	.word	0x20000c0c
 8002058:	40001400 	.word	0x40001400

0800205c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <MX_DMA_Init+0x3c>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	4a0b      	ldr	r2, [pc, #44]	; (8002098 <MX_DMA_Init+0x3c>)
 800206c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002070:	6313      	str	r3, [r2, #48]	; 0x30
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <MX_DMA_Init+0x3c>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800207e:	2200      	movs	r2, #0
 8002080:	2100      	movs	r1, #0
 8002082:	200f      	movs	r0, #15
 8002084:	f001 f871 	bl	800316a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002088:	200f      	movs	r0, #15
 800208a:	f001 f88a 	bl	80031a2 <HAL_NVIC_EnableIRQ>

}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800

0800209c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a2:	f107 031c 	add.w	r3, r7, #28
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]
 80020ae:	60da      	str	r2, [r3, #12]
 80020b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	4b6b      	ldr	r3, [pc, #428]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a6a      	ldr	r2, [pc, #424]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020bc:	f043 0310 	orr.w	r3, r3, #16
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b68      	ldr	r3, [pc, #416]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0310 	and.w	r3, r3, #16
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	4b64      	ldr	r3, [pc, #400]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a63      	ldr	r2, [pc, #396]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b61      	ldr	r3, [pc, #388]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	4b5d      	ldr	r3, [pc, #372]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a5c      	ldr	r2, [pc, #368]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b5a      	ldr	r3, [pc, #360]	; (8002264 <MX_GPIO_Init+0x1c8>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b56      	ldr	r3, [pc, #344]	; (8002264 <MX_GPIO_Init+0x1c8>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a55      	ldr	r2, [pc, #340]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b53      	ldr	r3, [pc, #332]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	4b4f      	ldr	r3, [pc, #316]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	4a4e      	ldr	r2, [pc, #312]	; (8002264 <MX_GPIO_Init+0x1c8>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6313      	str	r3, [r2, #48]	; 0x30
 8002132:	4b4c      	ldr	r3, [pc, #304]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b48      	ldr	r3, [pc, #288]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	4a47      	ldr	r2, [pc, #284]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002148:	f043 0308 	orr.w	r3, r3, #8
 800214c:	6313      	str	r3, [r2, #48]	; 0x30
 800214e:	4b45      	ldr	r3, [pc, #276]	; (8002264 <MX_GPIO_Init+0x1c8>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	2120      	movs	r1, #32
 800215e:	4842      	ldr	r0, [pc, #264]	; (8002268 <MX_GPIO_Init+0x1cc>)
 8002160:	f001 fcfa 	bl	8003b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_1_Pin|Led_2_Pin, GPIO_PIN_RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	21c0      	movs	r1, #192	; 0xc0
 8002168:	4840      	ldr	r0, [pc, #256]	; (800226c <MX_GPIO_Init+0x1d0>)
 800216a:	f001 fcf5 	bl	8003b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Dose_Out_Pin|V_Push_Out_Pin|V_Weld_Out_Pin|H_Push_Out_Pin 
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 8002174:	483e      	ldr	r0, [pc, #248]	; (8002270 <MX_GPIO_Init+0x1d4>)
 8002176:	f001 fcef 	bl	8003b58 <HAL_GPIO_WritePin>
                          |H_Weld_Out_Pin|Pull_Out_Pin|Cut_Out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 800217a:	2200      	movs	r2, #0
 800217c:	2180      	movs	r1, #128	; 0x80
 800217e:	483d      	ldr	r0, [pc, #244]	; (8002274 <MX_GPIO_Init+0x1d8>)
 8002180:	f001 fcea 	bl	8003b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Button_2_Pin Button_1_Pin CounterReset_Pin V_Push_V_Weld_Pin 
                           Prepare_material_Pin Dose_Pin V_Push_Pin V_Weld_Pin 
                           H_Push_Pin H_Weld_Pin Pull_Pin Cut_Pin 
                           HOLD_Pull_Pin */
  GPIO_InitStruct.Pin = Button_2_Pin|Button_1_Pin|CounterReset_Pin|V_Push_V_Weld_Pin 
 8002184:	f64f 73da 	movw	r3, #65498	; 0xffda
 8002188:	61fb      	str	r3, [r7, #28]
                          |Prepare_material_Pin|Dose_Pin|V_Push_Pin|V_Weld_Pin 
                          |H_Push_Pin|H_Weld_Pin|Pull_Pin|Cut_Pin 
                          |HOLD_Pull_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800218e:	2301      	movs	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002192:	f107 031c 	add.w	r3, r7, #28
 8002196:	4619      	mov	r1, r3
 8002198:	4833      	ldr	r0, [pc, #204]	; (8002268 <MX_GPIO_Init+0x1cc>)
 800219a:	f001 fb2b 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 800219e:	2320      	movs	r3, #32
 80021a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021a6:	2302      	movs	r3, #2
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021aa:	2300      	movs	r3, #0
 80021ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80021ae:	f107 031c 	add.w	r3, r7, #28
 80021b2:	4619      	mov	r1, r3
 80021b4:	482c      	ldr	r0, [pc, #176]	; (8002268 <MX_GPIO_Init+0x1cc>)
 80021b6:	f001 fb1d 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOLD_Dose_Pin Size_Select_Pin */
  GPIO_InitStruct.Pin = HOLD_Dose_Pin|Size_Select_Pin;
 80021ba:	f242 0302 	movw	r3, #8194	; 0x2002
 80021be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021c4:	2301      	movs	r3, #1
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c8:	f107 031c 	add.w	r3, r7, #28
 80021cc:	4619      	mov	r1, r3
 80021ce:	482a      	ldr	r0, [pc, #168]	; (8002278 <MX_GPIO_Init+0x1dc>)
 80021d0:	f001 fb10 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_1_Pin Led_2_Pin */
  GPIO_InitStruct.Pin = Led_1_Pin|Led_2_Pin;
 80021d4:	23c0      	movs	r3, #192	; 0xc0
 80021d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d8:	2301      	movs	r3, #1
 80021da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e4:	f107 031c 	add.w	r3, r7, #28
 80021e8:	4619      	mov	r1, r3
 80021ea:	4820      	ldr	r0, [pc, #128]	; (800226c <MX_GPIO_Init+0x1d0>)
 80021ec:	f001 fb02 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mode_Pin Auto_Start_Pin */
  GPIO_InitStruct.Pin = Mode_Pin|Auto_Start_Pin;
 80021f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	4619      	mov	r1, r3
 8002204:	481b      	ldr	r0, [pc, #108]	; (8002274 <MX_GPIO_Init+0x1d8>)
 8002206:	f001 faf5 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dose_Out_Pin V_Push_Out_Pin V_Weld_Out_Pin H_Push_Out_Pin 
                           H_Weld_Out_Pin Pull_Out_Pin Cut_Out_Pin */
  GPIO_InitStruct.Pin = Dose_Out_Pin|V_Push_Out_Pin|V_Weld_Out_Pin|H_Push_Out_Pin 
 800220a:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 800220e:	61fb      	str	r3, [r7, #28]
                          |H_Weld_Out_Pin|Pull_Out_Pin|Cut_Out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002210:	2301      	movs	r3, #1
 8002212:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002214:	2301      	movs	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	4619      	mov	r1, r3
 8002222:	4813      	ldr	r0, [pc, #76]	; (8002270 <MX_GPIO_Init+0x1d4>)
 8002224:	f001 fae6 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Reed_Switch_Pin STOP_Pin */
  GPIO_InitStruct.Pin = Reed_Switch_Pin|STOP_Pin;
 8002228:	2318      	movs	r3, #24
 800222a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222c:	2300      	movs	r3, #0
 800222e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002230:	2301      	movs	r3, #1
 8002232:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	4619      	mov	r1, r3
 800223a:	480d      	ldr	r0, [pc, #52]	; (8002270 <MX_GPIO_Init+0x1d4>)
 800223c:	f001 fada 	bl	80037f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002244:	2301      	movs	r3, #1
 8002246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002248:	2302      	movs	r3, #2
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8002250:	f107 031c 	add.w	r3, r7, #28
 8002254:	4619      	mov	r1, r3
 8002256:	4807      	ldr	r0, [pc, #28]	; (8002274 <MX_GPIO_Init+0x1d8>)
 8002258:	f001 facc 	bl	80037f4 <HAL_GPIO_Init>

}
 800225c:	bf00      	nop
 800225e:	3730      	adds	r7, #48	; 0x30
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40023800 	.word	0x40023800
 8002268:	40021000 	.word	0x40021000
 800226c:	40020000 	.word	0x40020000
 8002270:	40020c00 	.word	0x40020c00
 8002274:	40020400 	.word	0x40020400
 8002278:	40020800 	.word	0x40020800

0800227c <Init>:

/* USER CODE BEGIN 4 */
void Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
	  HAL_Delay(100);
 8002282:	2064      	movs	r0, #100	; 0x64
 8002284:	f000 fe60 	bl	8002f48 <HAL_Delay>
	  ST7920_Init();
 8002288:	f7fe fe7e 	bl	8000f88 <ST7920_Init>
	  ST7920_Graphic_mode(1);
 800228c:	2001      	movs	r0, #1
 800228e:	f7fe febf 	bl	8001010 <ST7920_Graphic_mode>
	  sprintf(tx_buffer, "WELCOME");
 8002292:	4a7d      	ldr	r2, [pc, #500]	; (8002488 <Init+0x20c>)
 8002294:	4b7d      	ldr	r3, [pc, #500]	; (800248c <Init+0x210>)
 8002296:	cb03      	ldmia	r3!, {r0, r1}
 8002298:	6010      	str	r0, [r2, #0]
 800229a:	6051      	str	r1, [r2, #4]
	  ST7920_Decode_UTF8(50, 3, 0, tx_buffer);
 800229c:	4b7a      	ldr	r3, [pc, #488]	; (8002488 <Init+0x20c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	2103      	movs	r1, #3
 80022a2:	2032      	movs	r0, #50	; 0x32
 80022a4:	f7ff f8ae 	bl	8001404 <ST7920_Decode_UTF8>
	  ST7920_Update();
 80022a8:	f7ff f860 	bl	800136c <ST7920_Update>
	  for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80022ac:	2300      	movs	r3, #0
 80022ae:	71fb      	strb	r3, [r7, #7]
 80022b0:	e0b0      	b.n	8002414 <Init+0x198>
	  {
		  Buttons[i].B_Out = 0;
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	4a76      	ldr	r2, [pc, #472]	; (8002490 <Init+0x214>)
 80022b6:	212c      	movs	r1, #44	; 0x2c
 80022b8:	fb01 f303 	mul.w	r3, r1, r3
 80022bc:	4413      	add	r3, r2
 80022be:	3314      	adds	r3, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	701a      	strb	r2, [r3, #0]
		  Buttons[i].B_State = 0;
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	4a72      	ldr	r2, [pc, #456]	; (8002490 <Init+0x214>)
 80022c8:	212c      	movs	r1, #44	; 0x2c
 80022ca:	fb01 f303 	mul.w	r3, r1, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	3313      	adds	r3, #19
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
		  Buttons[i].B_counter = 0;
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	4a6d      	ldr	r2, [pc, #436]	; (8002490 <Init+0x214>)
 80022da:	212c      	movs	r1, #44	; 0x2c
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	4413      	add	r3, r2
 80022e2:	3312      	adds	r3, #18
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
		  Buttons[i].Lock = 0;
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	4a69      	ldr	r2, [pc, #420]	; (8002490 <Init+0x214>)
 80022ec:	212c      	movs	r1, #44	; 0x2c
 80022ee:	fb01 f303 	mul.w	r3, r1, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	3315      	adds	r3, #21
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
		  Buttons[i].call_function = toggle_func;
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	4a64      	ldr	r2, [pc, #400]	; (8002490 <Init+0x214>)
 80022fe:	212c      	movs	r1, #44	; 0x2c
 8002300:	fb01 f303 	mul.w	r3, r1, r3
 8002304:	4413      	add	r3, r2
 8002306:	3320      	adds	r3, #32
 8002308:	4a62      	ldr	r2, [pc, #392]	; (8002494 <Init+0x218>)
 800230a:	601a      	str	r2, [r3, #0]
		  Buttons[i].alternate_function = 0;
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	4a60      	ldr	r2, [pc, #384]	; (8002490 <Init+0x214>)
 8002310:	212c      	movs	r1, #44	; 0x2c
 8002312:	fb01 f303 	mul.w	r3, r1, r3
 8002316:	4413      	add	r3, r2
 8002318:	3324      	adds	r3, #36	; 0x24
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
		  Buttons[i].GPIO = (GPIO_TypeDef*)Defines[i][0];
 800231e:	79fa      	ldrb	r2, [r7, #7]
 8002320:	495d      	ldr	r1, [pc, #372]	; (8002498 <Init+0x21c>)
 8002322:	4613      	mov	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4413      	add	r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	440b      	add	r3, r1
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	4610      	mov	r0, r2
 8002332:	4a57      	ldr	r2, [pc, #348]	; (8002490 <Init+0x214>)
 8002334:	212c      	movs	r1, #44	; 0x2c
 8002336:	fb01 f303 	mul.w	r3, r1, r3
 800233a:	4413      	add	r3, r2
 800233c:	3304      	adds	r3, #4
 800233e:	6018      	str	r0, [r3, #0]
		  Buttons[i].GPIO_Pin = Defines[i][1];
 8002340:	79fa      	ldrb	r2, [r7, #7]
 8002342:	4955      	ldr	r1, [pc, #340]	; (8002498 <Init+0x21c>)
 8002344:	4613      	mov	r3, r2
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	4413      	add	r3, r2
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	440b      	add	r3, r1
 800234e:	3304      	adds	r3, #4
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	b290      	uxth	r0, r2
 8002356:	4a4e      	ldr	r2, [pc, #312]	; (8002490 <Init+0x214>)
 8002358:	212c      	movs	r1, #44	; 0x2c
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	4413      	add	r3, r2
 8002360:	3308      	adds	r3, #8
 8002362:	4602      	mov	r2, r0
 8002364:	801a      	strh	r2, [r3, #0]
		  Buttons[i].GPIO_Out = (GPIO_TypeDef*)Defines[i][2];
 8002366:	79fa      	ldrb	r2, [r7, #7]
 8002368:	494b      	ldr	r1, [pc, #300]	; (8002498 <Init+0x21c>)
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	440b      	add	r3, r1
 8002374:	3308      	adds	r3, #8
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	4610      	mov	r0, r2
 800237c:	4a44      	ldr	r2, [pc, #272]	; (8002490 <Init+0x214>)
 800237e:	212c      	movs	r1, #44	; 0x2c
 8002380:	fb01 f303 	mul.w	r3, r1, r3
 8002384:	4413      	add	r3, r2
 8002386:	330c      	adds	r3, #12
 8002388:	6018      	str	r0, [r3, #0]
		  Buttons[i].GPIO_Pin_Out = Defines[i][3];
 800238a:	79fa      	ldrb	r2, [r7, #7]
 800238c:	4942      	ldr	r1, [pc, #264]	; (8002498 <Init+0x21c>)
 800238e:	4613      	mov	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	440b      	add	r3, r1
 8002398:	330c      	adds	r3, #12
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	b290      	uxth	r0, r2
 80023a0:	4a3b      	ldr	r2, [pc, #236]	; (8002490 <Init+0x214>)
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	3310      	adds	r3, #16
 80023ac:	4602      	mov	r2, r0
 80023ae:	801a      	strh	r2, [r3, #0]
		  Buttons[i].Mode = Defines[i][4];
 80023b0:	79fa      	ldrb	r2, [r7, #7]
 80023b2:	4939      	ldr	r1, [pc, #228]	; (8002498 <Init+0x21c>)
 80023b4:	4613      	mov	r3, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4413      	add	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	440b      	add	r3, r1
 80023be:	3310      	adds	r3, #16
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	b2d0      	uxtb	r0, r2
 80023c6:	4a32      	ldr	r2, [pc, #200]	; (8002490 <Init+0x214>)
 80023c8:	212c      	movs	r1, #44	; 0x2c
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	3316      	adds	r3, #22
 80023d2:	4602      	mov	r2, r0
 80023d4:	701a      	strb	r2, [r3, #0]
		  Buttons[i].Delay = Defines[i][5];
 80023d6:	79fa      	ldrb	r2, [r7, #7]
 80023d8:	492f      	ldr	r1, [pc, #188]	; (8002498 <Init+0x21c>)
 80023da:	4613      	mov	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	3314      	adds	r3, #20
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	b290      	uxth	r0, r2
 80023ec:	4a28      	ldr	r2, [pc, #160]	; (8002490 <Init+0x214>)
 80023ee:	212c      	movs	r1, #44	; 0x2c
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3318      	adds	r3, #24
 80023f8:	4602      	mov	r2, r0
 80023fa:	801a      	strh	r2, [r3, #0]
		  Buttons[i].addiction = 0;
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	4a24      	ldr	r2, [pc, #144]	; (8002490 <Init+0x214>)
 8002400:	212c      	movs	r1, #44	; 0x2c
 8002402:	fb01 f303 	mul.w	r3, r1, r3
 8002406:	4413      	add	r3, r2
 8002408:	331c      	adds	r3, #28
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
	  for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	3301      	adds	r3, #1
 8002412:	71fb      	strb	r3, [r7, #7]
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	2b0f      	cmp	r3, #15
 8002418:	f67f af4b 	bls.w	80022b2 <Init+0x36>
	  }
	  Buttons[0].alternate_function = macros1;
 800241c:	4b1c      	ldr	r3, [pc, #112]	; (8002490 <Init+0x214>)
 800241e:	4a1f      	ldr	r2, [pc, #124]	; (800249c <Init+0x220>)
 8002420:	625a      	str	r2, [r3, #36]	; 0x24
	  Buttons[1].Label = "Prepare";
 8002422:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <Init+0x214>)
 8002424:	4a1e      	ldr	r2, [pc, #120]	; (80024a0 <Init+0x224>)
 8002426:	62da      	str	r2, [r3, #44]	; 0x2c
	  Buttons[1].third_function = SetSteps0;
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <Init+0x214>)
 800242a:	4a1e      	ldr	r2, [pc, #120]	; (80024a4 <Init+0x228>)
 800242c:	655a      	str	r2, [r3, #84]	; 0x54
	  Buttons[1].addiction = &Buttons[13];
 800242e:	4b18      	ldr	r3, [pc, #96]	; (8002490 <Init+0x214>)
 8002430:	4a1d      	ldr	r2, [pc, #116]	; (80024a8 <Init+0x22c>)
 8002432:	649a      	str	r2, [r3, #72]	; 0x48
	  Buttons[2].third_function = SetSteps2;
 8002434:	4b16      	ldr	r3, [pc, #88]	; (8002490 <Init+0x214>)
 8002436:	4a1d      	ldr	r2, [pc, #116]	; (80024ac <Init+0x230>)
 8002438:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	  Buttons[4].addiction = &Buttons[3];
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <Init+0x214>)
 800243e:	4a1c      	ldr	r2, [pc, #112]	; (80024b0 <Init+0x234>)
 8002440:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	  Buttons[6].addiction = &Buttons[5];
 8002444:	4b12      	ldr	r3, [pc, #72]	; (8002490 <Init+0x214>)
 8002446:	4a1b      	ldr	r2, [pc, #108]	; (80024b4 <Init+0x238>)
 8002448:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	  Buttons[7].third_function = SetSteps1;
 800244c:	4b10      	ldr	r3, [pc, #64]	; (8002490 <Init+0x214>)
 800244e:	4a1a      	ldr	r2, [pc, #104]	; (80024b8 <Init+0x23c>)
 8002450:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  Buttons[9].Label = "mode";
 8002454:	4b0e      	ldr	r3, [pc, #56]	; (8002490 <Init+0x214>)
 8002456:	4a19      	ldr	r2, [pc, #100]	; (80024bc <Init+0x240>)
 8002458:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	  Buttons[10].Label = "auto_start";
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <Init+0x214>)
 800245e:	4a18      	ldr	r2, [pc, #96]	; (80024c0 <Init+0x244>)
 8002460:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	  Buttons[13].Label = "reed_switch";
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <Init+0x214>)
 8002466:	4a17      	ldr	r2, [pc, #92]	; (80024c4 <Init+0x248>)
 8002468:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
	  HAL_GPIO_WritePin(Led_1_GPIO_Port, Led_1_Pin, 1);
 800246c:	2201      	movs	r2, #1
 800246e:	2140      	movs	r1, #64	; 0x40
 8002470:	4815      	ldr	r0, [pc, #84]	; (80024c8 <Init+0x24c>)
 8002472:	f001 fb71 	bl	8003b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Led_2_GPIO_Port, Led_2_Pin, 1);
 8002476:	2201      	movs	r2, #1
 8002478:	2180      	movs	r1, #128	; 0x80
 800247a:	4813      	ldr	r0, [pc, #76]	; (80024c8 <Init+0x24c>)
 800247c:	f001 fb6c 	bl	8003b58 <HAL_GPIO_WritePin>
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20000380 	.word	0x20000380
 800248c:	08007ad4 	.word	0x08007ad4
 8002490:	200008ac 	.word	0x200008ac
 8002494:	0800263d 	.word	0x0800263d
 8002498:	20000008 	.word	0x20000008
 800249c:	080026c1 	.word	0x080026c1
 80024a0:	08007adc 	.word	0x08007adc
 80024a4:	080029e5 	.word	0x080029e5
 80024a8:	20000ae8 	.word	0x20000ae8
 80024ac:	080029c5 	.word	0x080029c5
 80024b0:	20000930 	.word	0x20000930
 80024b4:	20000988 	.word	0x20000988
 80024b8:	080029a5 	.word	0x080029a5
 80024bc:	08007ae4 	.word	0x08007ae4
 80024c0:	08007aec 	.word	0x08007aec
 80024c4:	08007af8 	.word	0x08007af8
 80024c8:	40020000 	.word	0x40020000

080024cc <HAL_TIM_PeriodElapsedCallback>:
{

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM7)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a51      	ldr	r2, [pc, #324]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	f040 8094 	bne.w	8002608 <HAL_TIM_PeriodElapsedCallback+0x13c>
	{
		if(HAL_GPIO_ReadPin(STOP_GPIO_Port, STOP_Pin) == 0)
 80024e0:	2110      	movs	r1, #16
 80024e2:	4850      	ldr	r0, [pc, #320]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80024e4:	f001 fb20 	bl	8003b28 <HAL_GPIO_ReadPin>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d12d      	bne.n	800254a <HAL_TIM_PeriodElapsedCallback+0x7e>
		{
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80024ee:	2300      	movs	r3, #0
 80024f0:	73fb      	strb	r3, [r7, #15]
 80024f2:	e016      	b.n	8002522 <HAL_TIM_PeriodElapsedCallback+0x56>
			{
				HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 1);
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	4a4c      	ldr	r2, [pc, #304]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80024f8:	212c      	movs	r1, #44	; 0x2c
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	4413      	add	r3, r2
 8002500:	330c      	adds	r3, #12
 8002502:	6818      	ldr	r0, [r3, #0]
 8002504:	7bfb      	ldrb	r3, [r7, #15]
 8002506:	4a48      	ldr	r2, [pc, #288]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002508:	212c      	movs	r1, #44	; 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3310      	adds	r3, #16
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	2201      	movs	r2, #1
 8002516:	4619      	mov	r1, r3
 8002518:	f001 fb1e 	bl	8003b58 <HAL_GPIO_WritePin>
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800251c:	7bfb      	ldrb	r3, [r7, #15]
 800251e:	3301      	adds	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	2b0f      	cmp	r3, #15
 8002526:	d9e5      	bls.n	80024f4 <HAL_TIM_PeriodElapsedCallback+0x28>
			}
			HAL_TIM_Base_Stop_IT(&htim7);
 8002528:	4840      	ldr	r0, [pc, #256]	; (800262c <HAL_TIM_PeriodElapsedCallback+0x160>)
 800252a:	f002 fb0e 	bl	8004b4a <HAL_TIM_Base_Stop_IT>
			Delay(4800000);
 800252e:	4840      	ldr	r0, [pc, #256]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8002530:	f000 fa66 	bl	8002a00 <Delay>
			while(HAL_GPIO_ReadPin(STOP_GPIO_Port, STOP_Pin) == 0){asm("NOP");};
 8002534:	e000      	b.n	8002538 <HAL_TIM_PeriodElapsedCallback+0x6c>
 8002536:	bf00      	nop
 8002538:	2110      	movs	r1, #16
 800253a:	483a      	ldr	r0, [pc, #232]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800253c:	f001 faf4 	bl	8003b28 <HAL_GPIO_ReadPin>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f7      	beq.n	8002536 <HAL_TIM_PeriodElapsedCallback+0x6a>
			HAL_NVIC_SystemReset();
 8002546:	f000 fe3a 	bl	80031be <HAL_NVIC_SystemReset>
		}
		for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800254a:	2300      	movs	r3, #0
 800254c:	73bb      	strb	r3, [r7, #14]
 800254e:	e03b      	b.n	80025c8 <HAL_TIM_PeriodElapsedCallback+0xfc>
		{
			if((Buttons[i].addiction->B_Out == 1 && Buttons[i].Mode == __DELAY) || Buttons[i].addiction == 0 || Buttons[i].Mode != __DELAY)
 8002550:	7bbb      	ldrb	r3, [r7, #14]
 8002552:	4a35      	ldr	r2, [pc, #212]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002554:	212c      	movs	r1, #44	; 0x2c
 8002556:	fb01 f303 	mul.w	r3, r1, r3
 800255a:	4413      	add	r3, r2
 800255c:	331c      	adds	r3, #28
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	7d1b      	ldrb	r3, [r3, #20]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d109      	bne.n	800257a <HAL_TIM_PeriodElapsedCallback+0xae>
 8002566:	7bbb      	ldrb	r3, [r7, #14]
 8002568:	4a2f      	ldr	r2, [pc, #188]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800256a:	212c      	movs	r1, #44	; 0x2c
 800256c:	fb01 f303 	mul.w	r3, r1, r3
 8002570:	4413      	add	r3, r2
 8002572:	3316      	adds	r3, #22
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b04      	cmp	r3, #4
 8002578:	d013      	beq.n	80025a2 <HAL_TIM_PeriodElapsedCallback+0xd6>
 800257a:	7bbb      	ldrb	r3, [r7, #14]
 800257c:	4a2a      	ldr	r2, [pc, #168]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800257e:	212c      	movs	r1, #44	; 0x2c
 8002580:	fb01 f303 	mul.w	r3, r1, r3
 8002584:	4413      	add	r3, r2
 8002586:	331c      	adds	r3, #28
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d009      	beq.n	80025a2 <HAL_TIM_PeriodElapsedCallback+0xd6>
 800258e:	7bbb      	ldrb	r3, [r7, #14]
 8002590:	4a25      	ldr	r2, [pc, #148]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8002592:	212c      	movs	r1, #44	; 0x2c
 8002594:	fb01 f303 	mul.w	r3, r1, r3
 8002598:	4413      	add	r3, r2
 800259a:	3316      	adds	r3, #22
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d00f      	beq.n	80025c2 <HAL_TIM_PeriodElapsedCallback+0xf6>
				Buttons[i].call_function(&Buttons[i]);
 80025a2:	7bbb      	ldrb	r3, [r7, #14]
 80025a4:	4a20      	ldr	r2, [pc, #128]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025a6:	212c      	movs	r1, #44	; 0x2c
 80025a8:	fb01 f303 	mul.w	r3, r1, r3
 80025ac:	4413      	add	r3, r2
 80025ae:	3320      	adds	r3, #32
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	7bba      	ldrb	r2, [r7, #14]
 80025b4:	212c      	movs	r1, #44	; 0x2c
 80025b6:	fb01 f202 	mul.w	r2, r1, r2
 80025ba:	491b      	ldr	r1, [pc, #108]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025bc:	440a      	add	r2, r1
 80025be:	4610      	mov	r0, r2
 80025c0:	4798      	blx	r3
		for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80025c2:	7bbb      	ldrb	r3, [r7, #14]
 80025c4:	3301      	adds	r3, #1
 80025c6:	73bb      	strb	r3, [r7, #14]
 80025c8:	7bbb      	ldrb	r3, [r7, #14]
 80025ca:	2b0f      	cmp	r3, #15
 80025cc:	d9c0      	bls.n	8002550 <HAL_TIM_PeriodElapsedCallback+0x84>
		}

		if(Buttons[14].B_Out && counter > 0)
 80025ce:	4b16      	ldr	r3, [pc, #88]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025d0:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00c      	beq.n	80025f2 <HAL_TIM_PeriodElapsedCallback+0x126>
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d008      	beq.n	80025f2 <HAL_TIM_PeriodElapsedCallback+0x126>
		{
			Buttons[14].B_Out = 0;
 80025e0:	4b11      	ldr	r3, [pc, #68]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
			counter = 0;
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
			ST7920_Clean();
 80025ee:	f7fe fd34 	bl	800105a <ST7920_Clean>
		}
		if(Buttons[10].B_Out)
 80025f2:	4b0d      	ldr	r3, [pc, #52]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025f4:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_TIM_PeriodElapsedCallback+0x13c>
		{
			HoldPrepareMotorUntill(Buttons[1].addiction, 1);
 80025fc:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80025fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002600:	2101      	movs	r1, #1
 8002602:	4618      	mov	r0, r3
 8002604:	f000 f92c 	bl	8002860 <HoldPrepareMotorUntill>
		}
	}
	if (htim->Instance==TIM6)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0a      	ldr	r2, [pc, #40]	; (8002638 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d101      	bne.n	8002616 <HAL_TIM_PeriodElapsedCallback+0x14a>
	{
		ST7920_Update();
 8002612:	f7fe feab 	bl	800136c <ST7920_Update>
	}
}
 8002616:	bf00      	nop
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40001400 	.word	0x40001400
 8002624:	40020c00 	.word	0x40020c00
 8002628:	200008ac 	.word	0x200008ac
 800262c:	20000c0c 	.word	0x20000c0c
 8002630:	00493e00 	.word	0x00493e00
 8002634:	20000800 	.word	0x20000800
 8002638:	40001000 	.word	0x40001000

0800263c <toggle_func>:
	}
	return -1;
}
*/
void toggle_func(struct Button *button)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(button->GPIO, button->GPIO_Pin) == 0 && button->Lock == 0)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	891b      	ldrh	r3, [r3, #8]
 800264c:	4619      	mov	r1, r3
 800264e:	4610      	mov	r0, r2
 8002650:	f001 fa6a 	bl	8003b28 <HAL_GPIO_ReadPin>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d11d      	bne.n	8002696 <toggle_func+0x5a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	7d5b      	ldrb	r3, [r3, #21]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d119      	bne.n	8002696 <toggle_func+0x5a>
		{
			if(button->B_counter < 10)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	7c9b      	ldrb	r3, [r3, #18]
 8002666:	2b09      	cmp	r3, #9
 8002668:	d806      	bhi.n	8002678 <toggle_func+0x3c>
				button->B_counter++;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7c9b      	ldrb	r3, [r3, #18]
 800266e:	3301      	adds	r3, #1
 8002670:	b2da      	uxtb	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	749a      	strb	r2, [r3, #18]
			if(button->B_counter < 10)
 8002676:	e01d      	b.n	80026b4 <toggle_func+0x78>
			else
				if(button->B_State == 0)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	7cdb      	ldrb	r3, [r3, #19]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d119      	bne.n	80026b4 <toggle_func+0x78>
				{
					button->B_State = 1;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	74da      	strb	r2, [r3, #19]
					button->B_Out ^= 1;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	7d1b      	ldrb	r3, [r3, #20]
 800268a:	f083 0301 	eor.w	r3, r3, #1
 800268e:	b2da      	uxtb	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	751a      	strb	r2, [r3, #20]
			if(button->B_counter < 10)
 8002694:	e00e      	b.n	80026b4 <toggle_func+0x78>
				}
		}
		else
		{
			if(button->B_counter > 0)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7c9b      	ldrb	r3, [r3, #18]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d006      	beq.n	80026ac <toggle_func+0x70>
				button->B_counter--;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7c9b      	ldrb	r3, [r3, #18]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	749a      	strb	r2, [r3, #18]
			else
				button->B_State = 0;
		}
}
 80026aa:	e004      	b.n	80026b6 <toggle_func+0x7a>
				button->B_State = 0;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	74da      	strb	r2, [r3, #19]
}
 80026b2:	e000      	b.n	80026b6 <toggle_func+0x7a>
			if(button->B_counter < 10)
 80026b4:	bf00      	nop
}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <macros1>:
void macros1(struct Button *button)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Buttons[3].GPIO_Out, Buttons[3].GPIO_Pin_Out, 0);
 80026c8:	4b2d      	ldr	r3, [pc, #180]	; (8002780 <macros1+0xc0>)
 80026ca:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80026ce:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <macros1+0xc0>)
 80026d0:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 80026d4:	2200      	movs	r2, #0
 80026d6:	4619      	mov	r1, r3
 80026d8:	f001 fa3e 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[4].GPIO_Out, Buttons[5].GPIO_Pin_Out, 0);
 80026dc:	4b28      	ldr	r3, [pc, #160]	; (8002780 <macros1+0xc0>)
 80026de:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 80026e2:	4b27      	ldr	r3, [pc, #156]	; (8002780 <macros1+0xc0>)
 80026e4:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 80026e8:	2200      	movs	r2, #0
 80026ea:	4619      	mov	r1, r3
 80026ec:	f001 fa34 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 80026f0:	20c8      	movs	r0, #200	; 0xc8
 80026f2:	f000 fc29 	bl	8002f48 <HAL_Delay>
		HAL_GPIO_WritePin(Buttons[5].GPIO_Out, Buttons[4].GPIO_Pin_Out, 0);
 80026f6:	4b22      	ldr	r3, [pc, #136]	; (8002780 <macros1+0xc0>)
 80026f8:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 80026fc:	4b20      	ldr	r3, [pc, #128]	; (8002780 <macros1+0xc0>)
 80026fe:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002702:	2200      	movs	r2, #0
 8002704:	4619      	mov	r1, r3
 8002706:	f001 fa27 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 0);
 800270a:	4b1d      	ldr	r3, [pc, #116]	; (8002780 <macros1+0xc0>)
 800270c:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8002710:	4b1b      	ldr	r3, [pc, #108]	; (8002780 <macros1+0xc0>)
 8002712:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8002716:	2200      	movs	r2, #0
 8002718:	4619      	mov	r1, r3
 800271a:	f001 fa1d 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 800271e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002722:	f000 fc11 	bl	8002f48 <HAL_Delay>
		HAL_GPIO_WritePin(Buttons[3].GPIO_Out, Buttons[3].GPIO_Pin_Out, 1);
 8002726:	4b16      	ldr	r3, [pc, #88]	; (8002780 <macros1+0xc0>)
 8002728:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800272c:	4b14      	ldr	r3, [pc, #80]	; (8002780 <macros1+0xc0>)
 800272e:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8002732:	2201      	movs	r2, #1
 8002734:	4619      	mov	r1, r3
 8002736:	f001 fa0f 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[4].GPIO_Out, Buttons[4].GPIO_Pin_Out, 1);
 800273a:	4b11      	ldr	r3, [pc, #68]	; (8002780 <macros1+0xc0>)
 800273c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <macros1+0xc0>)
 8002742:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002746:	2201      	movs	r2, #1
 8002748:	4619      	mov	r1, r3
 800274a:	f001 fa05 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[5].GPIO_Out, Buttons[5].GPIO_Pin_Out, 1);
 800274e:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <macros1+0xc0>)
 8002750:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8002754:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <macros1+0xc0>)
 8002756:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 800275a:	2201      	movs	r2, #1
 800275c:	4619      	mov	r1, r3
 800275e:	f001 f9fb 	bl	8003b58 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 1);
 8002762:	4b07      	ldr	r3, [pc, #28]	; (8002780 <macros1+0xc0>)
 8002764:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8002768:	4b05      	ldr	r3, [pc, #20]	; (8002780 <macros1+0xc0>)
 800276a:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800276e:	2201      	movs	r2, #1
 8002770:	4619      	mov	r1, r3
 8002772:	f001 f9f1 	bl	8003b58 <HAL_GPIO_WritePin>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	200008ac 	.word	0x200008ac

08002784 <HoldMotor>:

void HoldMotor(struct Button *Button, uint8_t mode)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	70fb      	strb	r3, [r7, #3]

	uint16_t Limitation = 10000;
 8002790:	f242 7310 	movw	r3, #10000	; 0x2710
 8002794:	81fb      	strh	r3, [r7, #14]
	uint16_t temp = 0;
 8002796:	2300      	movs	r3, #0
 8002798:	81bb      	strh	r3, [r7, #12]
	for(uint32_t j = 0; j < 10; j++)
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	e020      	b.n	80027e2 <HoldMotor+0x5e>
	{
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68d8      	ldr	r0, [r3, #12]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	8a1b      	ldrh	r3, [r3, #16]
 80027a8:	2200      	movs	r2, #0
 80027aa:	4619      	mov	r1, r3
 80027ac:	f001 f9d4 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	8b1b      	ldrh	r3, [r3, #24]
 80027b4:	085b      	lsrs	r3, r3, #1
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	4618      	mov	r0, r3
 80027ba:	f000 f921 	bl	8002a00 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68d8      	ldr	r0, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	8a1b      	ldrh	r3, [r3, #16]
 80027c6:	2201      	movs	r2, #1
 80027c8:	4619      	mov	r1, r3
 80027ca:	f001 f9c5 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	8b1b      	ldrh	r3, [r3, #24]
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 f912 	bl	8002a00 <Delay>
	for(uint32_t j = 0; j < 10; j++)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	3301      	adds	r3, #1
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b09      	cmp	r3, #9
 80027e6:	d9db      	bls.n	80027a0 <HoldMotor+0x1c>
	}
	while(Button->B_State == mode && Limitation)
 80027e8:	e02d      	b.n	8002846 <HoldMotor+0xc2>
	{
		Limitation--;
 80027ea:	89fb      	ldrh	r3, [r7, #14]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	81fb      	strh	r3, [r7, #14]
		if(temp < ACCEL) temp++;
 80027f0:	89bb      	ldrh	r3, [r7, #12]
 80027f2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80027f6:	d202      	bcs.n	80027fe <HoldMotor+0x7a>
 80027f8:	89bb      	ldrh	r3, [r7, #12]
 80027fa:	3301      	adds	r3, #1
 80027fc:	81bb      	strh	r3, [r7, #12]
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68d8      	ldr	r0, [r3, #12]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	8a1b      	ldrh	r3, [r3, #16]
 8002806:	2200      	movs	r2, #0
 8002808:	4619      	mov	r1, r3
 800280a:	f001 f9a5 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	8b1b      	ldrh	r3, [r3, #24]
 8002812:	085b      	lsrs	r3, r3, #1
 8002814:	b29b      	uxth	r3, r3
 8002816:	461a      	mov	r2, r3
 8002818:	89bb      	ldrh	r3, [r7, #12]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	4618      	mov	r0, r3
 800281e:	f000 f8ef 	bl	8002a00 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68d8      	ldr	r0, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	8a1b      	ldrh	r3, [r3, #16]
 800282a:	2201      	movs	r2, #1
 800282c:	4619      	mov	r1, r3
 800282e:	f001 f993 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	8b1b      	ldrh	r3, [r3, #24]
 8002836:	085b      	lsrs	r3, r3, #1
 8002838:	b29b      	uxth	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	89bb      	ldrh	r3, [r7, #12]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f8dd 	bl	8002a00 <Delay>
	while(Button->B_State == mode && Limitation)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	7cdb      	ldrb	r3, [r3, #19]
 800284a:	78fa      	ldrb	r2, [r7, #3]
 800284c:	429a      	cmp	r2, r3
 800284e:	d102      	bne.n	8002856 <HoldMotor+0xd2>
 8002850:	89fb      	ldrh	r3, [r7, #14]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1c9      	bne.n	80027ea <HoldMotor+0x66>
	}

}
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <HoldPrepareMotorUntill>:

void HoldPrepareMotorUntill(struct Button *Button, uint8_t mode)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	460b      	mov	r3, r1
 800286a:	70fb      	strb	r3, [r7, #3]
	if(Button->B_State == mode)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	7cdb      	ldrb	r3, [r3, #19]
 8002870:	78fa      	ldrb	r2, [r7, #3]
 8002872:	429a      	cmp	r2, r3
 8002874:	d10e      	bne.n	8002894 <HoldPrepareMotorUntill+0x34>
	{
		if(flag == false)
 8002876:	4b0f      	ldr	r3, [pc, #60]	; (80028b4 <HoldPrepareMotorUntill+0x54>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	f083 0301 	eor.w	r3, r3, #1
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	d012      	beq.n	80028aa <HoldPrepareMotorUntill+0x4a>
		{
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002884:	2100      	movs	r1, #0
 8002886:	480c      	ldr	r0, [pc, #48]	; (80028b8 <HoldPrepareMotorUntill+0x58>)
 8002888:	f002 f9c0 	bl	8004c0c <HAL_TIM_PWM_Start>
			flag = true;
 800288c:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <HoldPrepareMotorUntill+0x54>)
 800288e:	2201      	movs	r2, #1
 8002890:	701a      	strb	r2, [r3, #0]
	{
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
		flag = false;
		Buttons[1].B_Out = 0;
	}
}
 8002892:	e00a      	b.n	80028aa <HoldPrepareMotorUntill+0x4a>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002894:	2100      	movs	r1, #0
 8002896:	4808      	ldr	r0, [pc, #32]	; (80028b8 <HoldPrepareMotorUntill+0x58>)
 8002898:	f002 f9f6 	bl	8004c88 <HAL_TIM_PWM_Stop>
		flag = false;
 800289c:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <HoldPrepareMotorUntill+0x54>)
 800289e:	2200      	movs	r2, #0
 80028a0:	701a      	strb	r2, [r3, #0]
		Buttons[1].B_Out = 0;
 80028a2:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HoldPrepareMotorUntill+0x5c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000805 	.word	0x20000805
 80028b8:	2000086c 	.word	0x2000086c
 80028bc:	200008ac 	.word	0x200008ac

080028c0 <TimerMotor>:

void TimerMotor(struct Button *Button)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
	//HAL_TIM_Base_Stop_IT(&htim7);
	uint16_t temp = 0;
 80028c8:	2300      	movs	r3, #0
 80028ca:	82fb      	strh	r3, [r7, #22]
	uint32_t steps = 200;
 80028cc:	23c8      	movs	r3, #200	; 0xc8
 80028ce:	60bb      	str	r3, [r7, #8]
	if(Button->third_function)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <TimerMotor+0x24>
	{
		Button->third_function(&steps);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028dc:	f107 0208 	add.w	r2, r7, #8
 80028e0:	4610      	mov	r0, r2
 80028e2:	4798      	blx	r3
	}
	for(uint32_t j = 0; j < 20; j++)
 80028e4:	2300      	movs	r3, #0
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	e020      	b.n	800292c <TimerMotor+0x6c>
	{
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68d8      	ldr	r0, [r3, #12]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	8a1b      	ldrh	r3, [r3, #16]
 80028f2:	2200      	movs	r2, #0
 80028f4:	4619      	mov	r1, r3
 80028f6:	f001 f92f 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	8b1b      	ldrh	r3, [r3, #24]
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	b29b      	uxth	r3, r3
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f87c 	bl	8002a00 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68d8      	ldr	r0, [r3, #12]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	8a1b      	ldrh	r3, [r3, #16]
 8002910:	2201      	movs	r2, #1
 8002912:	4619      	mov	r1, r3
 8002914:	f001 f920 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	8b1b      	ldrh	r3, [r3, #24]
 800291c:	085b      	lsrs	r3, r3, #1
 800291e:	b29b      	uxth	r3, r3
 8002920:	4618      	mov	r0, r3
 8002922:	f000 f86d 	bl	8002a00 <Delay>
	for(uint32_t j = 0; j < 20; j++)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	3301      	adds	r3, #1
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	2b13      	cmp	r3, #19
 8002930:	d9db      	bls.n	80028ea <TimerMotor+0x2a>
	}
	for(uint32_t j = 0; j < steps; j++)
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	e02d      	b.n	8002994 <TimerMotor+0xd4>
	{
		if(temp < ACCEL) temp++;
 8002938:	8afb      	ldrh	r3, [r7, #22]
 800293a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800293e:	d202      	bcs.n	8002946 <TimerMotor+0x86>
 8002940:	8afb      	ldrh	r3, [r7, #22]
 8002942:	3301      	adds	r3, #1
 8002944:	82fb      	strh	r3, [r7, #22]
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68d8      	ldr	r0, [r3, #12]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	8a1b      	ldrh	r3, [r3, #16]
 800294e:	2200      	movs	r2, #0
 8002950:	4619      	mov	r1, r3
 8002952:	f001 f901 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	8b1b      	ldrh	r3, [r3, #24]
 800295a:	085b      	lsrs	r3, r3, #1
 800295c:	b29b      	uxth	r3, r3
 800295e:	461a      	mov	r2, r3
 8002960:	8afb      	ldrh	r3, [r7, #22]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f84b 	bl	8002a00 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68d8      	ldr	r0, [r3, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	8a1b      	ldrh	r3, [r3, #16]
 8002972:	2201      	movs	r2, #1
 8002974:	4619      	mov	r1, r3
 8002976:	f001 f8ef 	bl	8003b58 <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	8b1b      	ldrh	r3, [r3, #24]
 800297e:	085b      	lsrs	r3, r3, #1
 8002980:	b29b      	uxth	r3, r3
 8002982:	461a      	mov	r2, r3
 8002984:	8afb      	ldrh	r3, [r7, #22]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	4618      	mov	r0, r3
 800298a:	f000 f839 	bl	8002a00 <Delay>
	for(uint32_t j = 0; j < steps; j++)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	429a      	cmp	r2, r3
 800299a:	d3cd      	bcc.n	8002938 <TimerMotor+0x78>
	}
	//HAL_TIM_Base_Start_IT(&htim7);
}
 800299c:	bf00      	nop
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <SetSteps1>:

void SetSteps1(uint32_t* steps)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
	*(steps) = Pullsteps;
 80029ac:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <SetSteps1+0x1c>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	601a      	str	r2, [r3, #0]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	20000000 	.word	0x20000000

080029c4 <SetSteps2>:

void SetSteps2(uint32_t* steps)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	*(steps) = Dosesteps;
 80029cc:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <SetSteps2+0x1c>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	601a      	str	r2, [r3, #0]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	20000004 	.word	0x20000004

080029e4 <SetSteps0>:

void SetSteps0(uint32_t* steps)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
	*(steps) = 1000;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <Delay>:

void Delay(uint32_t delay)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	while(delay--){asm("NOP");}
 8002a08:	e000      	b.n	8002a0c <Delay+0xc>
 8002a0a:	bf00      	nop
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	1e5a      	subs	r2, r3, #1
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f9      	bne.n	8002a0a <Delay+0xa>
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
	...

08002a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(Led_1_GPIO_Port, Led_1_Pin, 0);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2140      	movs	r1, #64	; 0x40
 8002a2c:	4804      	ldr	r0, [pc, #16]	; (8002a40 <Error_Handler+0x1c>)
 8002a2e:	f001 f893 	bl	8003b58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_2_GPIO_Port, Led_2_Pin, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2180      	movs	r1, #128	; 0x80
 8002a36:	4802      	ldr	r0, [pc, #8]	; (8002a40 <Error_Handler+0x1c>)
 8002a38:	f001 f88e 	bl	8003b58 <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40020000 	.word	0x40020000

08002a44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a52:	4a0f      	ldr	r2, [pc, #60]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a58:	6453      	str	r3, [r2, #68]	; 0x44
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a62:	607b      	str	r3, [r7, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	603b      	str	r3, [r7, #0]
 8002a6a:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	4a08      	ldr	r2, [pc, #32]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a74:	6413      	str	r3, [r2, #64]	; 0x40
 8002a76:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	603b      	str	r3, [r7, #0]
 8002a80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800

08002a94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	; 0x28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a43      	ldr	r2, [pc, #268]	; (8002bc0 <HAL_SPI_MspInit+0x12c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d17f      	bne.n	8002bb6 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	613b      	str	r3, [r7, #16]
 8002aba:	4b42      	ldr	r3, [pc, #264]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a41      	ldr	r2, [pc, #260]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b3f      	ldr	r3, [pc, #252]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	4b3b      	ldr	r3, [pc, #236]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	4a3a      	ldr	r2, [pc, #232]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002adc:	f043 0304 	orr.w	r3, r3, #4
 8002ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae2:	4b38      	ldr	r3, [pc, #224]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	4b34      	ldr	r3, [pc, #208]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	4a33      	ldr	r2, [pc, #204]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002af8:	f043 0302 	orr.w	r3, r3, #2
 8002afc:	6313      	str	r3, [r2, #48]	; 0x30
 8002afe:	4b31      	ldr	r3, [pc, #196]	; (8002bc4 <HAL_SPI_MspInit+0x130>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	60bb      	str	r3, [r7, #8]
 8002b08:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b0a:	2308      	movs	r3, #8
 8002b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b16:	2303      	movs	r3, #3
 8002b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b1a:	2305      	movs	r3, #5
 8002b1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b1e:	f107 0314 	add.w	r3, r7, #20
 8002b22:	4619      	mov	r1, r3
 8002b24:	4828      	ldr	r0, [pc, #160]	; (8002bc8 <HAL_SPI_MspInit+0x134>)
 8002b26:	f000 fe65 	bl	80037f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b30:	2302      	movs	r3, #2
 8002b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b3c:	2305      	movs	r3, #5
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b40:	f107 0314 	add.w	r3, r7, #20
 8002b44:	4619      	mov	r1, r3
 8002b46:	4821      	ldr	r0, [pc, #132]	; (8002bcc <HAL_SPI_MspInit+0x138>)
 8002b48:	f000 fe54 	bl	80037f4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002b4c:	4b20      	ldr	r3, [pc, #128]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b4e:	4a21      	ldr	r2, [pc, #132]	; (8002bd4 <HAL_SPI_MspInit+0x140>)
 8002b50:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002b52:	4b1f      	ldr	r3, [pc, #124]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b58:	4b1d      	ldr	r3, [pc, #116]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b5a:	2240      	movs	r2, #64	; 0x40
 8002b5c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b5e:	4b1c      	ldr	r3, [pc, #112]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b64:	4b1a      	ldr	r3, [pc, #104]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b6a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b6c:	4b18      	ldr	r3, [pc, #96]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b72:	4b17      	ldr	r3, [pc, #92]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002b78:	4b15      	ldr	r3, [pc, #84]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b7e:	4b14      	ldr	r3, [pc, #80]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002b8a:	4811      	ldr	r0, [pc, #68]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b8c:	f000 fb28 	bl	80031e0 <HAL_DMA_Init>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002b96:	f7ff ff45 	bl	8002a24 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a0c      	ldr	r2, [pc, #48]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002b9e:	649a      	str	r2, [r3, #72]	; 0x48
 8002ba0:	4a0b      	ldr	r2, [pc, #44]	; (8002bd0 <HAL_SPI_MspInit+0x13c>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2100      	movs	r1, #0
 8002baa:	2024      	movs	r0, #36	; 0x24
 8002bac:	f000 fadd 	bl	800316a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002bb0:	2024      	movs	r0, #36	; 0x24
 8002bb2:	f000 faf6 	bl	80031a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002bb6:	bf00      	nop
 8002bb8:	3728      	adds	r7, #40	; 0x28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40003800 	.word	0x40003800
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020800 	.word	0x40020800
 8002bcc:	40020400 	.word	0x40020400
 8002bd0:	20000bac 	.word	0x20000bac
 8002bd4:	40026070 	.word	0x40026070

08002bd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a22      	ldr	r2, [pc, #136]	; (8002c70 <HAL_TIM_Base_MspInit+0x98>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d10e      	bne.n	8002c08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	4b21      	ldr	r3, [pc, #132]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	4a20      	ldr	r2, [pc, #128]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002bf4:	f043 0302 	orr.w	r3, r3, #2
 8002bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfa:	4b1e      	ldr	r3, [pc, #120]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002c06:	e02e      	b.n	8002c66 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a1a      	ldr	r2, [pc, #104]	; (8002c78 <HAL_TIM_Base_MspInit+0xa0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d10e      	bne.n	8002c30 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	4a16      	ldr	r2, [pc, #88]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c1c:	f043 0310 	orr.w	r3, r3, #16
 8002c20:	6413      	str	r3, [r2, #64]	; 0x40
 8002c22:	4b14      	ldr	r3, [pc, #80]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	693b      	ldr	r3, [r7, #16]
}
 8002c2e:	e01a      	b.n	8002c66 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM7)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a11      	ldr	r2, [pc, #68]	; (8002c7c <HAL_TIM_Base_MspInit+0xa4>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d115      	bne.n	8002c66 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	4a0c      	ldr	r2, [pc, #48]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c44:	f043 0320 	orr.w	r3, r3, #32
 8002c48:	6413      	str	r3, [r2, #64]	; 0x40
 8002c4a:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <HAL_TIM_Base_MspInit+0x9c>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f003 0320 	and.w	r3, r3, #32
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002c56:	2200      	movs	r2, #0
 8002c58:	2100      	movs	r1, #0
 8002c5a:	2037      	movs	r0, #55	; 0x37
 8002c5c:	f000 fa85 	bl	800316a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c60:	2037      	movs	r0, #55	; 0x37
 8002c62:	f000 fa9e 	bl	80031a2 <HAL_NVIC_EnableIRQ>
}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40000400 	.word	0x40000400
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40001000 	.word	0x40001000
 8002c7c:	40001400 	.word	0x40001400

08002c80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c88:	f107 030c 	add.w	r3, r7, #12
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	60da      	str	r2, [r3, #12]
 8002c96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a12      	ldr	r2, [pc, #72]	; (8002ce8 <HAL_TIM_MspPostInit+0x68>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d11d      	bne.n	8002cde <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_TIM_MspPostInit+0x6c>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	4a10      	ldr	r2, [pc, #64]	; (8002cec <HAL_TIM_MspPostInit+0x6c>)
 8002cac:	f043 0304 	orr.w	r3, r3, #4
 8002cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_TIM_MspPostInit+0x6c>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = Prepare_OUT_Pin;
 8002cbe:	2340      	movs	r3, #64	; 0x40
 8002cc0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Prepare_OUT_GPIO_Port, &GPIO_InitStruct);
 8002cd2:	f107 030c 	add.w	r3, r7, #12
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <HAL_TIM_MspPostInit+0x70>)
 8002cda:	f000 fd8b 	bl	80037f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002cde:	bf00      	nop
 8002ce0:	3720      	adds	r7, #32
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020800 	.word	0x40020800

08002cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002cf8:	bf00      	nop
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d06:	e7fe      	b.n	8002d06 <HardFault_Handler+0x4>

08002d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d0c:	e7fe      	b.n	8002d0c <MemManage_Handler+0x4>

08002d0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d12:	e7fe      	b.n	8002d12 <BusFault_Handler+0x4>

08002d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d18:	e7fe      	b.n	8002d18 <UsageFault_Handler+0x4>

08002d1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d36:	b480      	push	{r7}
 8002d38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d48:	f000 f8de 	bl	8002f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002d54:	4802      	ldr	r0, [pc, #8]	; (8002d60 <DMA1_Stream4_IRQHandler+0x10>)
 8002d56:	f000 fb13 	bl	8003380 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20000bac 	.word	0x20000bac

08002d64 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002d68:	4802      	ldr	r0, [pc, #8]	; (8002d74 <SPI2_IRQHandler+0x10>)
 8002d6a:	f001 fc23 	bl	80045b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000814 	.word	0x20000814

08002d78 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d7c:	4802      	ldr	r0, [pc, #8]	; (8002d88 <TIM7_IRQHandler+0x10>)
 8002d7e:	f001 ffdb 	bl	8004d38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000c0c 	.word	0x20000c0c

08002d8c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d94:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <_sbrk+0x50>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d102      	bne.n	8002da2 <_sbrk+0x16>
		heap_end = &end;
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <_sbrk+0x50>)
 8002d9e:	4a10      	ldr	r2, [pc, #64]	; (8002de0 <_sbrk+0x54>)
 8002da0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002da2:	4b0e      	ldr	r3, [pc, #56]	; (8002ddc <_sbrk+0x50>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <_sbrk+0x50>)
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4413      	add	r3, r2
 8002db0:	466a      	mov	r2, sp
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d907      	bls.n	8002dc6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002db6:	f002 fe0d 	bl	80059d4 <__errno>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	230c      	movs	r3, #12
 8002dbe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc4:	e006      	b.n	8002dd4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002dc6:	4b05      	ldr	r3, [pc, #20]	; (8002ddc <_sbrk+0x50>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4413      	add	r3, r2
 8002dce:	4a03      	ldr	r2, [pc, #12]	; (8002ddc <_sbrk+0x50>)
 8002dd0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000808 	.word	0x20000808
 8002de0:	20000c58 	.word	0x20000c58

08002de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de8:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <SystemInit+0x28>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dee:	4a07      	ldr	r2, [pc, #28]	; (8002e0c <SystemInit+0x28>)
 8002df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <SystemInit+0x28>)
 8002dfa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002dfe:	609a      	str	r2, [r3, #8]
#endif
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e16:	e003      	b.n	8002e20 <LoopCopyDataInit>

08002e18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e18:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e1e:	3104      	adds	r1, #4

08002e20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002e22:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002e24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002e26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002e28:	d3f6      	bcc.n	8002e18 <CopyDataInit>
  ldr  r2, =_sbss
 8002e2a:	4a0b      	ldr	r2, [pc, #44]	; (8002e58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002e2c:	e002      	b.n	8002e34 <LoopFillZerobss>

08002e2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002e2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002e30:	f842 3b04 	str.w	r3, [r2], #4

08002e34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002e34:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002e36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002e38:	d3f9      	bcc.n	8002e2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e3a:	f7ff ffd3 	bl	8002de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e3e:	f002 fdcf 	bl	80059e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e42:	f7fe fbd9 	bl	80015f8 <main>
  bx  lr    
 8002e46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002e4c:	08008158 	.word	0x08008158
  ldr  r0, =_sdata
 8002e50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002e54:	20000364 	.word	0x20000364
  ldr  r2, =_sbss
 8002e58:	20000364 	.word	0x20000364
  ldr  r3, = _ebss
 8002e5c:	20000c54 	.word	0x20000c54

08002e60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e60:	e7fe      	b.n	8002e60 <ADC_IRQHandler>
	...

08002e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e68:	4b0e      	ldr	r3, [pc, #56]	; (8002ea4 <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ea4 <HAL_Init+0x40>)
 8002e6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <HAL_Init+0x40>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a0a      	ldr	r2, [pc, #40]	; (8002ea4 <HAL_Init+0x40>)
 8002e7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e80:	4b08      	ldr	r3, [pc, #32]	; (8002ea4 <HAL_Init+0x40>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a07      	ldr	r2, [pc, #28]	; (8002ea4 <HAL_Init+0x40>)
 8002e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e8c:	2003      	movs	r0, #3
 8002e8e:	f000 f961 	bl	8003154 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e92:	2000      	movs	r0, #0
 8002e94:	f000 f808 	bl	8002ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e98:	f7ff fdd4 	bl	8002a44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40023c00 	.word	0x40023c00

08002ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002eb0:	4b12      	ldr	r3, [pc, #72]	; (8002efc <HAL_InitTick+0x54>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <HAL_InitTick+0x58>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 f97d 	bl	80031c6 <HAL_SYSTICK_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e00e      	b.n	8002ef4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b0f      	cmp	r3, #15
 8002eda:	d80a      	bhi.n	8002ef2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002edc:	2200      	movs	r2, #0
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee4:	f000 f941 	bl	800316a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ee8:	4a06      	ldr	r2, [pc, #24]	; (8002f04 <HAL_InitTick+0x5c>)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	e000      	b.n	8002ef4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	20000188 	.word	0x20000188
 8002f00:	20000190 	.word	0x20000190
 8002f04:	2000018c 	.word	0x2000018c

08002f08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f0c:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <HAL_IncTick+0x20>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <HAL_IncTick+0x24>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4413      	add	r3, r2
 8002f18:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <HAL_IncTick+0x24>)
 8002f1a:	6013      	str	r3, [r2, #0]
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	20000190 	.word	0x20000190
 8002f2c:	20000c4c 	.word	0x20000c4c

08002f30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return uwTick;
 8002f34:	4b03      	ldr	r3, [pc, #12]	; (8002f44 <HAL_GetTick+0x14>)
 8002f36:	681b      	ldr	r3, [r3, #0]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	20000c4c 	.word	0x20000c4c

08002f48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f50:	f7ff ffee 	bl	8002f30 <HAL_GetTick>
 8002f54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f60:	d005      	beq.n	8002f6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f62:	4b09      	ldr	r3, [pc, #36]	; (8002f88 <HAL_Delay+0x40>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f6e:	bf00      	nop
 8002f70:	f7ff ffde 	bl	8002f30 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d8f7      	bhi.n	8002f70 <HAL_Delay+0x28>
  {
  }
}
 8002f80:	bf00      	nop
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000190 	.word	0x20000190

08002f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fbe:	4a04      	ldr	r2, [pc, #16]	; (8002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	60d3      	str	r3, [r2, #12]
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd8:	4b04      	ldr	r3, [pc, #16]	; (8002fec <__NVIC_GetPriorityGrouping+0x18>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	0a1b      	lsrs	r3, r3, #8
 8002fde:	f003 0307 	and.w	r3, r3, #7
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	e000ed00 	.word	0xe000ed00

08002ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	db0b      	blt.n	800301a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	f003 021f 	and.w	r2, r3, #31
 8003008:	4907      	ldr	r1, [pc, #28]	; (8003028 <__NVIC_EnableIRQ+0x38>)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	095b      	lsrs	r3, r3, #5
 8003010:	2001      	movs	r0, #1
 8003012:	fa00 f202 	lsl.w	r2, r0, r2
 8003016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	e000e100 	.word	0xe000e100

0800302c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	6039      	str	r1, [r7, #0]
 8003036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	2b00      	cmp	r3, #0
 800303e:	db0a      	blt.n	8003056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	b2da      	uxtb	r2, r3
 8003044:	490c      	ldr	r1, [pc, #48]	; (8003078 <__NVIC_SetPriority+0x4c>)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	0112      	lsls	r2, r2, #4
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	440b      	add	r3, r1
 8003050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003054:	e00a      	b.n	800306c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	b2da      	uxtb	r2, r3
 800305a:	4908      	ldr	r1, [pc, #32]	; (800307c <__NVIC_SetPriority+0x50>)
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	3b04      	subs	r3, #4
 8003064:	0112      	lsls	r2, r2, #4
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	440b      	add	r3, r1
 800306a:	761a      	strb	r2, [r3, #24]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000e100 	.word	0xe000e100
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003080:	b480      	push	{r7}
 8003082:	b089      	sub	sp, #36	; 0x24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f1c3 0307 	rsb	r3, r3, #7
 800309a:	2b04      	cmp	r3, #4
 800309c:	bf28      	it	cs
 800309e:	2304      	movcs	r3, #4
 80030a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	3304      	adds	r3, #4
 80030a6:	2b06      	cmp	r3, #6
 80030a8:	d902      	bls.n	80030b0 <NVIC_EncodePriority+0x30>
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	3b03      	subs	r3, #3
 80030ae:	e000      	b.n	80030b2 <NVIC_EncodePriority+0x32>
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b4:	f04f 32ff 	mov.w	r2, #4294967295
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43da      	mvns	r2, r3
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	401a      	ands	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c8:	f04f 31ff 	mov.w	r1, #4294967295
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	fa01 f303 	lsl.w	r3, r1, r3
 80030d2:	43d9      	mvns	r1, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d8:	4313      	orrs	r3, r2
         );
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	; 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80030ec:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <__NVIC_SystemReset+0x20>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80030f8:	4903      	ldr	r1, [pc, #12]	; (8003108 <__NVIC_SystemReset+0x20>)
 80030fa:	4b04      	ldr	r3, [pc, #16]	; (800310c <__NVIC_SystemReset+0x24>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60cb      	str	r3, [r1, #12]
 8003100:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <__NVIC_SystemReset+0x1c>
 8003108:	e000ed00 	.word	0xe000ed00
 800310c:	05fa0004 	.word	0x05fa0004

08003110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3b01      	subs	r3, #1
 800311c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003120:	d301      	bcc.n	8003126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003122:	2301      	movs	r3, #1
 8003124:	e00f      	b.n	8003146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003126:	4a0a      	ldr	r2, [pc, #40]	; (8003150 <SysTick_Config+0x40>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3b01      	subs	r3, #1
 800312c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800312e:	210f      	movs	r1, #15
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	f7ff ff7a 	bl	800302c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <SysTick_Config+0x40>)
 800313a:	2200      	movs	r2, #0
 800313c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800313e:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SysTick_Config+0x40>)
 8003140:	2207      	movs	r2, #7
 8003142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	e000e010 	.word	0xe000e010

08003154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ff15 	bl	8002f8c <__NVIC_SetPriorityGrouping>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800316a:	b580      	push	{r7, lr}
 800316c:	b086      	sub	sp, #24
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	60b9      	str	r1, [r7, #8]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800317c:	f7ff ff2a 	bl	8002fd4 <__NVIC_GetPriorityGrouping>
 8003180:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	6978      	ldr	r0, [r7, #20]
 8003188:	f7ff ff7a 	bl	8003080 <NVIC_EncodePriority>
 800318c:	4602      	mov	r2, r0
 800318e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003192:	4611      	mov	r1, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff49 	bl	800302c <__NVIC_SetPriority>
}
 800319a:	bf00      	nop
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b082      	sub	sp, #8
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	4603      	mov	r3, r0
 80031aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ff1d 	bl	8002ff0 <__NVIC_EnableIRQ>
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80031c2:	f7ff ff91 	bl	80030e8 <__NVIC_SystemReset>

080031c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff ff9e 	bl	8003110 <SysTick_Config>
 80031d4:	4603      	mov	r3, r0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
	...

080031e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031ec:	f7ff fea0 	bl	8002f30 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e099      	b.n	8003330 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800321c:	e00f      	b.n	800323e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800321e:	f7ff fe87 	bl	8002f30 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b05      	cmp	r3, #5
 800322a:	d908      	bls.n	800323e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2203      	movs	r2, #3
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e078      	b.n	8003330 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e8      	bne.n	800321e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	4b38      	ldr	r3, [pc, #224]	; (8003338 <HAL_DMA_Init+0x158>)
 8003258:	4013      	ands	r3, r2
 800325a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800326a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003276:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003282:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003294:	2b04      	cmp	r3, #4
 8003296:	d107      	bne.n	80032a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a0:	4313      	orrs	r3, r2
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0307 	bic.w	r3, r3, #7
 80032be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d117      	bne.n	8003302 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00e      	beq.n	8003302 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fa0b 	bl	8003700 <DMA_CheckFifoParam>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d008      	beq.n	8003302 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2240      	movs	r2, #64	; 0x40
 80032f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80032fe:	2301      	movs	r3, #1
 8003300:	e016      	b.n	8003330 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f9c2 	bl	8003694 <DMA_CalcBaseAndBitshift>
 8003310:	4603      	mov	r3, r0
 8003312:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003318:	223f      	movs	r2, #63	; 0x3f
 800331a:	409a      	lsls	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	f010803f 	.word	0xf010803f

0800333c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d004      	beq.n	800335a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2280      	movs	r2, #128	; 0x80
 8003354:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e00c      	b.n	8003374 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2205      	movs	r2, #5
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0201 	bic.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800338c:	4b92      	ldr	r3, [pc, #584]	; (80035d8 <HAL_DMA_IRQHandler+0x258>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a92      	ldr	r2, [pc, #584]	; (80035dc <HAL_DMA_IRQHandler+0x25c>)
 8003392:	fba2 2303 	umull	r2, r3, r2, r3
 8003396:	0a9b      	lsrs	r3, r3, #10
 8003398:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033aa:	2208      	movs	r2, #8
 80033ac:	409a      	lsls	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d01a      	beq.n	80033ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d013      	beq.n	80033ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f022 0204 	bic.w	r2, r2, #4
 80033d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d8:	2208      	movs	r2, #8
 80033da:	409a      	lsls	r2, r3
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e4:	f043 0201 	orr.w	r2, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f0:	2201      	movs	r2, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d012      	beq.n	8003422 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340e:	2201      	movs	r2, #1
 8003410:	409a      	lsls	r2, r3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341a:	f043 0202 	orr.w	r2, r3, #2
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003426:	2204      	movs	r2, #4
 8003428:	409a      	lsls	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4013      	ands	r3, r2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d012      	beq.n	8003458 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00b      	beq.n	8003458 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003444:	2204      	movs	r2, #4
 8003446:	409a      	lsls	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003450:	f043 0204 	orr.w	r2, r3, #4
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345c:	2210      	movs	r2, #16
 800345e:	409a      	lsls	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d043      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	d03c      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347a:	2210      	movs	r2, #16
 800347c:	409a      	lsls	r2, r3
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d018      	beq.n	80034c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d108      	bne.n	80034b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d024      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	4798      	blx	r3
 80034ae:	e01f      	b.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01b      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	4798      	blx	r3
 80034c0:	e016      	b.n	80034f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d107      	bne.n	80034e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0208 	bic.w	r2, r2, #8
 80034de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	2220      	movs	r2, #32
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 808e 	beq.w	800361e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0310 	and.w	r3, r3, #16
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 8086 	beq.w	800361e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003516:	2220      	movs	r2, #32
 8003518:	409a      	lsls	r2, r3
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b05      	cmp	r3, #5
 8003528:	d136      	bne.n	8003598 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0216 	bic.w	r2, r2, #22
 8003538:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003548:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d103      	bne.n	800355a <HAL_DMA_IRQHandler+0x1da>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0208 	bic.w	r2, r2, #8
 8003568:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356e:	223f      	movs	r2, #63	; 0x3f
 8003570:	409a      	lsls	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358a:	2b00      	cmp	r3, #0
 800358c:	d07d      	beq.n	800368a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	4798      	blx	r3
        }
        return;
 8003596:	e078      	b.n	800368a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d01c      	beq.n	80035e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d108      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d030      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	4798      	blx	r3
 80035c4:	e02b      	b.n	800361e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d027      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	4798      	blx	r3
 80035d6:	e022      	b.n	800361e <HAL_DMA_IRQHandler+0x29e>
 80035d8:	20000188 	.word	0x20000188
 80035dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10f      	bne.n	800360e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0210 	bic.w	r2, r2, #16
 80035fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	2b00      	cmp	r3, #0
 8003624:	d032      	beq.n	800368c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d022      	beq.n	8003678 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2205      	movs	r2, #5
 8003636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	3301      	adds	r3, #1
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	429a      	cmp	r2, r3
 8003654:	d307      	bcc.n	8003666 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f2      	bne.n	800364a <HAL_DMA_IRQHandler+0x2ca>
 8003664:	e000      	b.n	8003668 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003666:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	4798      	blx	r3
 8003688:	e000      	b.n	800368c <HAL_DMA_IRQHandler+0x30c>
        return;
 800368a:	bf00      	nop
    }
  }
}
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop

08003694 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	3b10      	subs	r3, #16
 80036a4:	4a14      	ldr	r2, [pc, #80]	; (80036f8 <DMA_CalcBaseAndBitshift+0x64>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	091b      	lsrs	r3, r3, #4
 80036ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036ae:	4a13      	ldr	r2, [pc, #76]	; (80036fc <DMA_CalcBaseAndBitshift+0x68>)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4413      	add	r3, r2
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	461a      	mov	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2b03      	cmp	r3, #3
 80036c0:	d909      	bls.n	80036d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036ca:	f023 0303 	bic.w	r3, r3, #3
 80036ce:	1d1a      	adds	r2, r3, #4
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	659a      	str	r2, [r3, #88]	; 0x58
 80036d4:	e007      	b.n	80036e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036de:	f023 0303 	bic.w	r3, r3, #3
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	aaaaaaab 	.word	0xaaaaaaab
 80036fc:	08007ee0 	.word	0x08007ee0

08003700 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003708:	2300      	movs	r3, #0
 800370a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003710:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d11f      	bne.n	800375a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b03      	cmp	r3, #3
 800371e:	d855      	bhi.n	80037cc <DMA_CheckFifoParam+0xcc>
 8003720:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <DMA_CheckFifoParam+0x28>)
 8003722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003726:	bf00      	nop
 8003728:	08003739 	.word	0x08003739
 800372c:	0800374b 	.word	0x0800374b
 8003730:	08003739 	.word	0x08003739
 8003734:	080037cd 	.word	0x080037cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d045      	beq.n	80037d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003748:	e042      	b.n	80037d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003752:	d13f      	bne.n	80037d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003758:	e03c      	b.n	80037d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003762:	d121      	bne.n	80037a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b03      	cmp	r3, #3
 8003768:	d836      	bhi.n	80037d8 <DMA_CheckFifoParam+0xd8>
 800376a:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <DMA_CheckFifoParam+0x70>)
 800376c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003770:	08003781 	.word	0x08003781
 8003774:	08003787 	.word	0x08003787
 8003778:	08003781 	.word	0x08003781
 800377c:	08003799 	.word	0x08003799
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
      break;
 8003784:	e02f      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d024      	beq.n	80037dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003796:	e021      	b.n	80037dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037a0:	d11e      	bne.n	80037e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037a6:	e01b      	b.n	80037e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d902      	bls.n	80037b4 <DMA_CheckFifoParam+0xb4>
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d003      	beq.n	80037ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037b2:	e018      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
      break;
 80037b8:	e015      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00e      	beq.n	80037e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
      break;
 80037ca:	e00b      	b.n	80037e4 <DMA_CheckFifoParam+0xe4>
      break;
 80037cc:	bf00      	nop
 80037ce:	e00a      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;
 80037d0:	bf00      	nop
 80037d2:	e008      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;
 80037d4:	bf00      	nop
 80037d6:	e006      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;
 80037d8:	bf00      	nop
 80037da:	e004      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;
 80037dc:	bf00      	nop
 80037de:	e002      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80037e0:	bf00      	nop
 80037e2:	e000      	b.n	80037e6 <DMA_CheckFifoParam+0xe6>
      break;
 80037e4:	bf00      	nop
    }
  } 
  
  return status; 
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b089      	sub	sp, #36	; 0x24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003806:	2300      	movs	r3, #0
 8003808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800380a:	2300      	movs	r3, #0
 800380c:	61fb      	str	r3, [r7, #28]
 800380e:	e16b      	b.n	8003ae8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003810:	2201      	movs	r2, #1
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	429a      	cmp	r2, r3
 800382a:	f040 815a 	bne.w	8003ae2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d00b      	beq.n	800384e <HAL_GPIO_Init+0x5a>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d007      	beq.n	800384e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003842:	2b11      	cmp	r3, #17
 8003844:	d003      	beq.n	800384e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b12      	cmp	r3, #18
 800384c:	d130      	bne.n	80038b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	2203      	movs	r2, #3
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003884:	2201      	movs	r2, #1
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	091b      	lsrs	r3, r3, #4
 800389a:	f003 0201 	and.w	r2, r3, #1
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	2203      	movs	r2, #3
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	43db      	mvns	r3, r3
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	4013      	ands	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0xfc>
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b12      	cmp	r3, #18
 80038ee:	d123      	bne.n	8003938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	08da      	lsrs	r2, r3, #3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3208      	adds	r2, #8
 80038f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	220f      	movs	r2, #15
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	691a      	ldr	r2, [r3, #16]
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	08da      	lsrs	r2, r3, #3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	3208      	adds	r2, #8
 8003932:	69b9      	ldr	r1, [r7, #24]
 8003934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	005b      	lsls	r3, r3, #1
 8003942:	2203      	movs	r2, #3
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	43db      	mvns	r3, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 0203 	and.w	r2, r3, #3
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80b4 	beq.w	8003ae2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
 800397e:	4b5f      	ldr	r3, [pc, #380]	; (8003afc <HAL_GPIO_Init+0x308>)
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	4a5e      	ldr	r2, [pc, #376]	; (8003afc <HAL_GPIO_Init+0x308>)
 8003984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003988:	6453      	str	r3, [r2, #68]	; 0x44
 800398a:	4b5c      	ldr	r3, [pc, #368]	; (8003afc <HAL_GPIO_Init+0x308>)
 800398c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003996:	4a5a      	ldr	r2, [pc, #360]	; (8003b00 <HAL_GPIO_Init+0x30c>)
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	089b      	lsrs	r3, r3, #2
 800399c:	3302      	adds	r3, #2
 800399e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	220f      	movs	r2, #15
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	4013      	ands	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a51      	ldr	r2, [pc, #324]	; (8003b04 <HAL_GPIO_Init+0x310>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d02b      	beq.n	8003a1a <HAL_GPIO_Init+0x226>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a50      	ldr	r2, [pc, #320]	; (8003b08 <HAL_GPIO_Init+0x314>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d025      	beq.n	8003a16 <HAL_GPIO_Init+0x222>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a4f      	ldr	r2, [pc, #316]	; (8003b0c <HAL_GPIO_Init+0x318>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d01f      	beq.n	8003a12 <HAL_GPIO_Init+0x21e>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a4e      	ldr	r2, [pc, #312]	; (8003b10 <HAL_GPIO_Init+0x31c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d019      	beq.n	8003a0e <HAL_GPIO_Init+0x21a>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a4d      	ldr	r2, [pc, #308]	; (8003b14 <HAL_GPIO_Init+0x320>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d013      	beq.n	8003a0a <HAL_GPIO_Init+0x216>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a4c      	ldr	r2, [pc, #304]	; (8003b18 <HAL_GPIO_Init+0x324>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00d      	beq.n	8003a06 <HAL_GPIO_Init+0x212>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a4b      	ldr	r2, [pc, #300]	; (8003b1c <HAL_GPIO_Init+0x328>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <HAL_GPIO_Init+0x20e>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a4a      	ldr	r2, [pc, #296]	; (8003b20 <HAL_GPIO_Init+0x32c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d101      	bne.n	80039fe <HAL_GPIO_Init+0x20a>
 80039fa:	2307      	movs	r3, #7
 80039fc:	e00e      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 80039fe:	2308      	movs	r3, #8
 8003a00:	e00c      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a02:	2306      	movs	r3, #6
 8003a04:	e00a      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a06:	2305      	movs	r3, #5
 8003a08:	e008      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a0a:	2304      	movs	r3, #4
 8003a0c:	e006      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e004      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e002      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_GPIO_Init+0x228>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	69fa      	ldr	r2, [r7, #28]
 8003a1e:	f002 0203 	and.w	r2, r2, #3
 8003a22:	0092      	lsls	r2, r2, #2
 8003a24:	4093      	lsls	r3, r2
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a2c:	4934      	ldr	r1, [pc, #208]	; (8003b00 <HAL_GPIO_Init+0x30c>)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	089b      	lsrs	r3, r3, #2
 8003a32:	3302      	adds	r3, #2
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a3a:	4b3a      	ldr	r3, [pc, #232]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	43db      	mvns	r3, r3
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	4013      	ands	r3, r2
 8003a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a5e:	4a31      	ldr	r2, [pc, #196]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a64:	4b2f      	ldr	r3, [pc, #188]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	4013      	ands	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a88:	4a26      	ldr	r2, [pc, #152]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a8e:	4b25      	ldr	r3, [pc, #148]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ab2:	4a1c      	ldr	r2, [pc, #112]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab8:	4b1a      	ldr	r3, [pc, #104]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003adc:	4a11      	ldr	r2, [pc, #68]	; (8003b24 <HAL_GPIO_Init+0x330>)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	61fb      	str	r3, [r7, #28]
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	2b0f      	cmp	r3, #15
 8003aec:	f67f ae90 	bls.w	8003810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003af0:	bf00      	nop
 8003af2:	3724      	adds	r7, #36	; 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40023800 	.word	0x40023800
 8003b00:	40013800 	.word	0x40013800
 8003b04:	40020000 	.word	0x40020000
 8003b08:	40020400 	.word	0x40020400
 8003b0c:	40020800 	.word	0x40020800
 8003b10:	40020c00 	.word	0x40020c00
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40021400 	.word	0x40021400
 8003b1c:	40021800 	.word	0x40021800
 8003b20:	40021c00 	.word	0x40021c00
 8003b24:	40013c00 	.word	0x40013c00

08003b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691a      	ldr	r2, [r3, #16]
 8003b38:	887b      	ldrh	r3, [r7, #2]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b40:	2301      	movs	r3, #1
 8003b42:	73fb      	strb	r3, [r7, #15]
 8003b44:	e001      	b.n	8003b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b46:	2300      	movs	r3, #0
 8003b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3714      	adds	r7, #20
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
 8003b64:	4613      	mov	r3, r2
 8003b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b68:	787b      	ldrb	r3, [r7, #1]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b6e:	887a      	ldrh	r2, [r7, #2]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b74:	e003      	b.n	8003b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b76:	887b      	ldrh	r3, [r7, #2]
 8003b78:	041a      	lsls	r2, r3, #16
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	619a      	str	r2, [r3, #24]
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e25b      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d075      	beq.n	8003c96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003baa:	4ba3      	ldr	r3, [pc, #652]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f003 030c 	and.w	r3, r3, #12
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d00c      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bb6:	4ba0      	ldr	r3, [pc, #640]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d112      	bne.n	8003be8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bc2:	4b9d      	ldr	r3, [pc, #628]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bce:	d10b      	bne.n	8003be8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd0:	4b99      	ldr	r3, [pc, #612]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d05b      	beq.n	8003c94 <HAL_RCC_OscConfig+0x108>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d157      	bne.n	8003c94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e236      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf0:	d106      	bne.n	8003c00 <HAL_RCC_OscConfig+0x74>
 8003bf2:	4b91      	ldr	r3, [pc, #580]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a90      	ldr	r2, [pc, #576]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	e01d      	b.n	8003c3c <HAL_RCC_OscConfig+0xb0>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x98>
 8003c0a:	4b8b      	ldr	r3, [pc, #556]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a8a      	ldr	r2, [pc, #552]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b88      	ldr	r3, [pc, #544]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a87      	ldr	r2, [pc, #540]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	e00b      	b.n	8003c3c <HAL_RCC_OscConfig+0xb0>
 8003c24:	4b84      	ldr	r3, [pc, #528]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a83      	ldr	r2, [pc, #524]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	4b81      	ldr	r3, [pc, #516]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a80      	ldr	r2, [pc, #512]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d013      	beq.n	8003c6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7ff f974 	bl	8002f30 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c4c:	f7ff f970 	bl	8002f30 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b64      	cmp	r3, #100	; 0x64
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e1fb      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5e:	4b76      	ldr	r3, [pc, #472]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0xc0>
 8003c6a:	e014      	b.n	8003c96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7ff f960 	bl	8002f30 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c74:	f7ff f95c 	bl	8002f30 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	; 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e1e7      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c86:	4b6c      	ldr	r3, [pc, #432]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0xe8>
 8003c92:	e000      	b.n	8003c96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d063      	beq.n	8003d6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ca2:	4b65      	ldr	r3, [pc, #404]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cae:	4b62      	ldr	r3, [pc, #392]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cb6:	2b08      	cmp	r3, #8
 8003cb8:	d11c      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cba:	4b5f      	ldr	r3, [pc, #380]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d116      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc6:	4b5c      	ldr	r3, [pc, #368]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d005      	beq.n	8003cde <HAL_RCC_OscConfig+0x152>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d001      	beq.n	8003cde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e1bb      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cde:	4b56      	ldr	r3, [pc, #344]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	4952      	ldr	r1, [pc, #328]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf2:	e03a      	b.n	8003d6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d020      	beq.n	8003d3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cfc:	4b4f      	ldr	r3, [pc, #316]	; (8003e3c <HAL_RCC_OscConfig+0x2b0>)
 8003cfe:	2201      	movs	r2, #1
 8003d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d02:	f7ff f915 	bl	8002f30 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	e008      	b.n	8003d1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d0a:	f7ff f911 	bl	8002f30 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e19c      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1c:	4b46      	ldr	r3, [pc, #280]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0f0      	beq.n	8003d0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d28:	4b43      	ldr	r3, [pc, #268]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	4940      	ldr	r1, [pc, #256]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	600b      	str	r3, [r1, #0]
 8003d3c:	e015      	b.n	8003d6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d3e:	4b3f      	ldr	r3, [pc, #252]	; (8003e3c <HAL_RCC_OscConfig+0x2b0>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7ff f8f4 	bl	8002f30 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d4c:	f7ff f8f0 	bl	8002f30 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e17b      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d5e:	4b36      	ldr	r3, [pc, #216]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1f0      	bne.n	8003d4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d030      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d016      	beq.n	8003dac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d7e:	4b30      	ldr	r3, [pc, #192]	; (8003e40 <HAL_RCC_OscConfig+0x2b4>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d84:	f7ff f8d4 	bl	8002f30 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d8c:	f7ff f8d0 	bl	8002f30 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e15b      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d9e:	4b26      	ldr	r3, [pc, #152]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x200>
 8003daa:	e015      	b.n	8003dd8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dac:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <HAL_RCC_OscConfig+0x2b4>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db2:	f7ff f8bd 	bl	8002f30 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dba:	f7ff f8b9 	bl	8002f30 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e144      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b1a      	ldr	r3, [pc, #104]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f0      	bne.n	8003dba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80a0 	beq.w	8003f26 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b13      	ldr	r3, [pc, #76]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10f      	bne.n	8003e16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfe:	4a0e      	ldr	r2, [pc, #56]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e04:	6413      	str	r3, [r2, #64]	; 0x40
 8003e06:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <HAL_RCC_OscConfig+0x2ac>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0e:	60bb      	str	r3, [r7, #8]
 8003e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e12:	2301      	movs	r3, #1
 8003e14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e16:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <HAL_RCC_OscConfig+0x2b8>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d121      	bne.n	8003e66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e22:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <HAL_RCC_OscConfig+0x2b8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a07      	ldr	r2, [pc, #28]	; (8003e44 <HAL_RCC_OscConfig+0x2b8>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2e:	f7ff f87f 	bl	8002f30 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e34:	e011      	b.n	8003e5a <HAL_RCC_OscConfig+0x2ce>
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	42470000 	.word	0x42470000
 8003e40:	42470e80 	.word	0x42470e80
 8003e44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e48:	f7ff f872 	bl	8002f30 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e0fd      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5a:	4b81      	ldr	r3, [pc, #516]	; (8004060 <HAL_RCC_OscConfig+0x4d4>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d106      	bne.n	8003e7c <HAL_RCC_OscConfig+0x2f0>
 8003e6e:	4b7d      	ldr	r3, [pc, #500]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e72:	4a7c      	ldr	r2, [pc, #496]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e74:	f043 0301 	orr.w	r3, r3, #1
 8003e78:	6713      	str	r3, [r2, #112]	; 0x70
 8003e7a:	e01c      	b.n	8003eb6 <HAL_RCC_OscConfig+0x32a>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b05      	cmp	r3, #5
 8003e82:	d10c      	bne.n	8003e9e <HAL_RCC_OscConfig+0x312>
 8003e84:	4b77      	ldr	r3, [pc, #476]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e88:	4a76      	ldr	r2, [pc, #472]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e8a:	f043 0304 	orr.w	r3, r3, #4
 8003e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e90:	4b74      	ldr	r3, [pc, #464]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e94:	4a73      	ldr	r2, [pc, #460]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e9c:	e00b      	b.n	8003eb6 <HAL_RCC_OscConfig+0x32a>
 8003e9e:	4b71      	ldr	r3, [pc, #452]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea2:	4a70      	ldr	r2, [pc, #448]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eaa:	4b6e      	ldr	r3, [pc, #440]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eae:	4a6d      	ldr	r2, [pc, #436]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003eb0:	f023 0304 	bic.w	r3, r3, #4
 8003eb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d015      	beq.n	8003eea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ebe:	f7ff f837 	bl	8002f30 <HAL_GetTick>
 8003ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec4:	e00a      	b.n	8003edc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ec6:	f7ff f833 	bl	8002f30 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e0bc      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003edc:	4b61      	ldr	r3, [pc, #388]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0ee      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x33a>
 8003ee8:	e014      	b.n	8003f14 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eea:	f7ff f821 	bl	8002f30 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef0:	e00a      	b.n	8003f08 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ef2:	f7ff f81d 	bl	8002f30 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e0a6      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f08:	4b56      	ldr	r3, [pc, #344]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1ee      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f14:	7dfb      	ldrb	r3, [r7, #23]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d105      	bne.n	8003f26 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f1a:	4b52      	ldr	r3, [pc, #328]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	4a51      	ldr	r2, [pc, #324]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 8092 	beq.w	8004054 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f30:	4b4c      	ldr	r3, [pc, #304]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 030c 	and.w	r3, r3, #12
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d05c      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d141      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f44:	4b48      	ldr	r3, [pc, #288]	; (8004068 <HAL_RCC_OscConfig+0x4dc>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4a:	f7fe fff1 	bl	8002f30 <HAL_GetTick>
 8003f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f50:	e008      	b.n	8003f64 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f52:	f7fe ffed 	bl	8002f30 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e078      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f64:	4b3f      	ldr	r3, [pc, #252]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1f0      	bne.n	8003f52 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69da      	ldr	r2, [r3, #28]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	019b      	lsls	r3, r3, #6
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f86:	085b      	lsrs	r3, r3, #1
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	041b      	lsls	r3, r3, #16
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f92:	061b      	lsls	r3, r3, #24
 8003f94:	4933      	ldr	r1, [pc, #204]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f9a:	4b33      	ldr	r3, [pc, #204]	; (8004068 <HAL_RCC_OscConfig+0x4dc>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe ffc6 	bl	8002f30 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fa8:	f7fe ffc2 	bl	8002f30 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e04d      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fba:	4b2a      	ldr	r3, [pc, #168]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x41c>
 8003fc6:	e045      	b.n	8004054 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc8:	4b27      	ldr	r3, [pc, #156]	; (8004068 <HAL_RCC_OscConfig+0x4dc>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fce:	f7fe ffaf 	bl	8002f30 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fd6:	f7fe ffab 	bl	8002f30 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e036      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fe8:	4b1e      	ldr	r3, [pc, #120]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x44a>
 8003ff4:	e02e      	b.n	8004054 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e029      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004002:	4b18      	ldr	r3, [pc, #96]	; (8004064 <HAL_RCC_OscConfig+0x4d8>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	429a      	cmp	r2, r3
 8004014:	d11c      	bne.n	8004050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d115      	bne.n	8004050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800402a:	4013      	ands	r3, r2
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004030:	4293      	cmp	r3, r2
 8004032:	d10d      	bne.n	8004050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800403e:	429a      	cmp	r2, r3
 8004040:	d106      	bne.n	8004050 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e000      	b.n	8004056 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	40007000 	.word	0x40007000
 8004064:	40023800 	.word	0x40023800
 8004068:	42470060 	.word	0x42470060

0800406c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e0cc      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004080:	4b68      	ldr	r3, [pc, #416]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 030f 	and.w	r3, r3, #15
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d90c      	bls.n	80040a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800408e:	4b65      	ldr	r3, [pc, #404]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004096:	4b63      	ldr	r3, [pc, #396]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d001      	beq.n	80040a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e0b8      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d020      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040c0:	4b59      	ldr	r3, [pc, #356]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4a58      	ldr	r2, [pc, #352]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0308 	and.w	r3, r3, #8
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040d8:	4b53      	ldr	r3, [pc, #332]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	4a52      	ldr	r2, [pc, #328]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e4:	4b50      	ldr	r3, [pc, #320]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	494d      	ldr	r1, [pc, #308]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d044      	beq.n	800418c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410a:	4b47      	ldr	r3, [pc, #284]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d119      	bne.n	800414a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e07f      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d003      	beq.n	800412a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004126:	2b03      	cmp	r3, #3
 8004128:	d107      	bne.n	800413a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800412a:	4b3f      	ldr	r3, [pc, #252]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d109      	bne.n	800414a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e06f      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800413a:	4b3b      	ldr	r3, [pc, #236]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e067      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800414a:	4b37      	ldr	r3, [pc, #220]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f023 0203 	bic.w	r2, r3, #3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	4934      	ldr	r1, [pc, #208]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 8004158:	4313      	orrs	r3, r2
 800415a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800415c:	f7fe fee8 	bl	8002f30 <HAL_GetTick>
 8004160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004162:	e00a      	b.n	800417a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004164:	f7fe fee4 	bl	8002f30 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004172:	4293      	cmp	r3, r2
 8004174:	d901      	bls.n	800417a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e04f      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800417a:	4b2b      	ldr	r3, [pc, #172]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 020c 	and.w	r2, r3, #12
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	429a      	cmp	r2, r3
 800418a:	d1eb      	bne.n	8004164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800418c:	4b25      	ldr	r3, [pc, #148]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 030f 	and.w	r3, r3, #15
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	429a      	cmp	r2, r3
 8004198:	d20c      	bcs.n	80041b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419a:	4b22      	ldr	r3, [pc, #136]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a2:	4b20      	ldr	r3, [pc, #128]	; (8004224 <HAL_RCC_ClockConfig+0x1b8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d001      	beq.n	80041b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e032      	b.n	800421a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d008      	beq.n	80041d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041c0:	4b19      	ldr	r3, [pc, #100]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	4916      	ldr	r1, [pc, #88]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d009      	beq.n	80041f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041de:	4b12      	ldr	r3, [pc, #72]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	490e      	ldr	r1, [pc, #56]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041f2:	f000 f821 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 80041f6:	4601      	mov	r1, r0
 80041f8:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	091b      	lsrs	r3, r3, #4
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	4a0a      	ldr	r2, [pc, #40]	; (800422c <HAL_RCC_ClockConfig+0x1c0>)
 8004204:	5cd3      	ldrb	r3, [r2, r3]
 8004206:	fa21 f303 	lsr.w	r3, r1, r3
 800420a:	4a09      	ldr	r2, [pc, #36]	; (8004230 <HAL_RCC_ClockConfig+0x1c4>)
 800420c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800420e:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_RCC_ClockConfig+0x1c8>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4618      	mov	r0, r3
 8004214:	f7fe fe48 	bl	8002ea8 <HAL_InitTick>

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	40023c00 	.word	0x40023c00
 8004228:	40023800 	.word	0x40023800
 800422c:	08007ed0 	.word	0x08007ed0
 8004230:	20000188 	.word	0x20000188
 8004234:	2000018c 	.word	0x2000018c

08004238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]
 8004242:	2300      	movs	r3, #0
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	2300      	movs	r3, #0
 8004248:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800424e:	4b63      	ldr	r3, [pc, #396]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 030c 	and.w	r3, r3, #12
 8004256:	2b04      	cmp	r3, #4
 8004258:	d007      	beq.n	800426a <HAL_RCC_GetSysClockFreq+0x32>
 800425a:	2b08      	cmp	r3, #8
 800425c:	d008      	beq.n	8004270 <HAL_RCC_GetSysClockFreq+0x38>
 800425e:	2b00      	cmp	r3, #0
 8004260:	f040 80b4 	bne.w	80043cc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004264:	4b5e      	ldr	r3, [pc, #376]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004266:	60bb      	str	r3, [r7, #8]
       break;
 8004268:	e0b3      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800426a:	4b5e      	ldr	r3, [pc, #376]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800426c:	60bb      	str	r3, [r7, #8]
      break;
 800426e:	e0b0      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004270:	4b5a      	ldr	r3, [pc, #360]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004278:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800427a:	4b58      	ldr	r3, [pc, #352]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d04a      	beq.n	800431c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004286:	4b55      	ldr	r3, [pc, #340]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	099b      	lsrs	r3, r3, #6
 800428c:	f04f 0400 	mov.w	r4, #0
 8004290:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004294:	f04f 0200 	mov.w	r2, #0
 8004298:	ea03 0501 	and.w	r5, r3, r1
 800429c:	ea04 0602 	and.w	r6, r4, r2
 80042a0:	4629      	mov	r1, r5
 80042a2:	4632      	mov	r2, r6
 80042a4:	f04f 0300 	mov.w	r3, #0
 80042a8:	f04f 0400 	mov.w	r4, #0
 80042ac:	0154      	lsls	r4, r2, #5
 80042ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80042b2:	014b      	lsls	r3, r1, #5
 80042b4:	4619      	mov	r1, r3
 80042b6:	4622      	mov	r2, r4
 80042b8:	1b49      	subs	r1, r1, r5
 80042ba:	eb62 0206 	sbc.w	r2, r2, r6
 80042be:	f04f 0300 	mov.w	r3, #0
 80042c2:	f04f 0400 	mov.w	r4, #0
 80042c6:	0194      	lsls	r4, r2, #6
 80042c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80042cc:	018b      	lsls	r3, r1, #6
 80042ce:	1a5b      	subs	r3, r3, r1
 80042d0:	eb64 0402 	sbc.w	r4, r4, r2
 80042d4:	f04f 0100 	mov.w	r1, #0
 80042d8:	f04f 0200 	mov.w	r2, #0
 80042dc:	00e2      	lsls	r2, r4, #3
 80042de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80042e2:	00d9      	lsls	r1, r3, #3
 80042e4:	460b      	mov	r3, r1
 80042e6:	4614      	mov	r4, r2
 80042e8:	195b      	adds	r3, r3, r5
 80042ea:	eb44 0406 	adc.w	r4, r4, r6
 80042ee:	f04f 0100 	mov.w	r1, #0
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	0262      	lsls	r2, r4, #9
 80042f8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80042fc:	0259      	lsls	r1, r3, #9
 80042fe:	460b      	mov	r3, r1
 8004300:	4614      	mov	r4, r2
 8004302:	4618      	mov	r0, r3
 8004304:	4621      	mov	r1, r4
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f04f 0400 	mov.w	r4, #0
 800430c:	461a      	mov	r2, r3
 800430e:	4623      	mov	r3, r4
 8004310:	f7fc fc4a 	bl	8000ba8 <__aeabi_uldivmod>
 8004314:	4603      	mov	r3, r0
 8004316:	460c      	mov	r4, r1
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	e049      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800431c:	4b2f      	ldr	r3, [pc, #188]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	099b      	lsrs	r3, r3, #6
 8004322:	f04f 0400 	mov.w	r4, #0
 8004326:	f240 11ff 	movw	r1, #511	; 0x1ff
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	ea03 0501 	and.w	r5, r3, r1
 8004332:	ea04 0602 	and.w	r6, r4, r2
 8004336:	4629      	mov	r1, r5
 8004338:	4632      	mov	r2, r6
 800433a:	f04f 0300 	mov.w	r3, #0
 800433e:	f04f 0400 	mov.w	r4, #0
 8004342:	0154      	lsls	r4, r2, #5
 8004344:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004348:	014b      	lsls	r3, r1, #5
 800434a:	4619      	mov	r1, r3
 800434c:	4622      	mov	r2, r4
 800434e:	1b49      	subs	r1, r1, r5
 8004350:	eb62 0206 	sbc.w	r2, r2, r6
 8004354:	f04f 0300 	mov.w	r3, #0
 8004358:	f04f 0400 	mov.w	r4, #0
 800435c:	0194      	lsls	r4, r2, #6
 800435e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004362:	018b      	lsls	r3, r1, #6
 8004364:	1a5b      	subs	r3, r3, r1
 8004366:	eb64 0402 	sbc.w	r4, r4, r2
 800436a:	f04f 0100 	mov.w	r1, #0
 800436e:	f04f 0200 	mov.w	r2, #0
 8004372:	00e2      	lsls	r2, r4, #3
 8004374:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004378:	00d9      	lsls	r1, r3, #3
 800437a:	460b      	mov	r3, r1
 800437c:	4614      	mov	r4, r2
 800437e:	195b      	adds	r3, r3, r5
 8004380:	eb44 0406 	adc.w	r4, r4, r6
 8004384:	f04f 0100 	mov.w	r1, #0
 8004388:	f04f 0200 	mov.w	r2, #0
 800438c:	02a2      	lsls	r2, r4, #10
 800438e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004392:	0299      	lsls	r1, r3, #10
 8004394:	460b      	mov	r3, r1
 8004396:	4614      	mov	r4, r2
 8004398:	4618      	mov	r0, r3
 800439a:	4621      	mov	r1, r4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f04f 0400 	mov.w	r4, #0
 80043a2:	461a      	mov	r2, r3
 80043a4:	4623      	mov	r3, r4
 80043a6:	f7fc fbff 	bl	8000ba8 <__aeabi_uldivmod>
 80043aa:	4603      	mov	r3, r0
 80043ac:	460c      	mov	r4, r1
 80043ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043b0:	4b0a      	ldr	r3, [pc, #40]	; (80043dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	0c1b      	lsrs	r3, r3, #16
 80043b6:	f003 0303 	and.w	r3, r3, #3
 80043ba:	3301      	adds	r3, #1
 80043bc:	005b      	lsls	r3, r3, #1
 80043be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c8:	60bb      	str	r3, [r7, #8]
      break;
 80043ca:	e002      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80043ce:	60bb      	str	r3, [r7, #8]
      break;
 80043d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043d2:	68bb      	ldr	r3, [r7, #8]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043dc:	40023800 	.word	0x40023800
 80043e0:	00f42400 	.word	0x00f42400
 80043e4:	007a1200 	.word	0x007a1200

080043e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e056      	b.n	80044a8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d106      	bne.n	800441a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f7fe fb3d 	bl	8002a94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2202      	movs	r2, #2
 800441e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004430:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	431a      	orrs	r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004456:	431a      	orrs	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69db      	ldr	r3, [r3, #28]
 800445c:	431a      	orrs	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	ea42 0103 	orr.w	r1, r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	0c1b      	lsrs	r3, r3, #16
 8004478:	f003 0104 	and.w	r1, r3, #4
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	69da      	ldr	r2, [r3, #28]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004496:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	4613      	mov	r3, r2
 80044bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_SPI_Transmit_IT+0x20>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e067      	b.n	80045a0 <HAL_SPI_Transmit_IT+0xf0>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <HAL_SPI_Transmit_IT+0x34>
 80044de:	88fb      	ldrh	r3, [r7, #6]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d102      	bne.n	80044ea <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044e8:	e055      	b.n	8004596 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d002      	beq.n	80044fc <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
 80044f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044fa:	e04c      	b.n	8004596 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2203      	movs	r2, #3
 8004500:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	88fa      	ldrh	r2, [r7, #6]
 8004514:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	88fa      	ldrh	r2, [r7, #6]
 800451a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4a1b      	ldr	r2, [pc, #108]	; (80045ac <HAL_SPI_Transmit_IT+0xfc>)
 8004540:	645a      	str	r2, [r3, #68]	; 0x44
 8004542:	e002      	b.n	800454a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4a1a      	ldr	r2, [pc, #104]	; (80045b0 <HAL_SPI_Transmit_IT+0x100>)
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004552:	d107      	bne.n	8004564 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004562:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004572:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457e:	2b40      	cmp	r3, #64	; 0x40
 8004580:	d008      	beq.n	8004594 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	e000      	b.n	8004596 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8004594:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800459e:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	371c      	adds	r7, #28
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	0800484b 	.word	0x0800484b
 80045b0:	08004805 	.word	0x08004805

080045b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	099b      	lsrs	r3, r3, #6
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10f      	bne.n	80045f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	099b      	lsrs	r3, r3, #6
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d004      	beq.n	80045f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	4798      	blx	r3
    return;
 80045f6:	e0d8      	b.n	80047aa <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	085b      	lsrs	r3, r3, #1
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <HAL_SPI_IRQHandler+0x66>
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	09db      	lsrs	r3, r3, #7
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d004      	beq.n	800461a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	4798      	blx	r3
    return;
 8004618:	e0c7      	b.n	80047aa <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	095b      	lsrs	r3, r3, #5
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10c      	bne.n	8004640 <HAL_SPI_IRQHandler+0x8c>
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	099b      	lsrs	r3, r3, #6
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d106      	bne.n	8004640 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	0a1b      	lsrs	r3, r3, #8
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 80b5 	beq.w	80047aa <HAL_SPI_IRQHandler+0x1f6>
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 80ae 	beq.w	80047aa <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	099b      	lsrs	r3, r3, #6
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d023      	beq.n	80046a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b03      	cmp	r3, #3
 8004664:	d011      	beq.n	800468a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466a:	f043 0204 	orr.w	r2, r3, #4
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004672:	2300      	movs	r3, #0
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	617b      	str	r3, [r7, #20]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	e00b      	b.n	80046a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800468a:	2300      	movs	r3, #0
 800468c:	613b      	str	r3, [r7, #16]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	613b      	str	r3, [r7, #16]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	613b      	str	r3, [r7, #16]
 800469e:	693b      	ldr	r3, [r7, #16]
        return;
 80046a0:	e083      	b.n	80047aa <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	095b      	lsrs	r3, r3, #5
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d014      	beq.n	80046d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b2:	f043 0201 	orr.w	r2, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80046ba:	2300      	movs	r3, #0
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	0a1b      	lsrs	r3, r3, #8
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00c      	beq.n	80046fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e8:	f043 0208 	orr.w	r2, r3, #8
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80046f0:	2300      	movs	r3, #0
 80046f2:	60bb      	str	r3, [r7, #8]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	60bb      	str	r3, [r7, #8]
 80046fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004702:	2b00      	cmp	r3, #0
 8004704:	d050      	beq.n	80047a8 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004714:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d104      	bne.n	8004732 <HAL_SPI_IRQHandler+0x17e>
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d034      	beq.n	800479c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0203 	bic.w	r2, r2, #3
 8004740:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004746:	2b00      	cmp	r3, #0
 8004748:	d011      	beq.n	800476e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800474e:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <HAL_SPI_IRQHandler+0x1fc>)
 8004750:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe fdf0 	bl	800333c <HAL_DMA_Abort_IT>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d005      	beq.n	800476e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004772:	2b00      	cmp	r3, #0
 8004774:	d016      	beq.n	80047a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800477a:	4a0d      	ldr	r2, [pc, #52]	; (80047b0 <HAL_SPI_IRQHandler+0x1fc>)
 800477c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe fdda 	bl	800333c <HAL_DMA_Abort_IT>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004792:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800479a:	e003      	b.n	80047a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 f813 	bl	80047c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80047a2:	e000      	b.n	80047a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80047a4:	bf00      	nop
    return;
 80047a6:	bf00      	nop
 80047a8:	bf00      	nop
  }
}
 80047aa:	3720      	adds	r7, #32
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	080047dd 	.word	0x080047dd

080047b4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f7ff ffe6 	bl	80047c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80047fc:	bf00      	nop
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	330c      	adds	r3, #12
 8004816:	7812      	ldrb	r2, [r2, #0]
 8004818:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481e:	1c5a      	adds	r2, r3, #1
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004828:	b29b      	uxth	r3, r3
 800482a:	3b01      	subs	r3, #1
 800482c:	b29a      	uxth	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d102      	bne.n	8004842 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f8d3 	bl	80049e8 <SPI_CloseTx_ISR>
  }
}
 8004842:	bf00      	nop
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b082      	sub	sp, #8
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	881a      	ldrh	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	1c9a      	adds	r2, r3, #2
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800486c:	b29b      	uxth	r3, r3
 800486e:	3b01      	subs	r3, #1
 8004870:	b29a      	uxth	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800487a:	b29b      	uxth	r3, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f8b1 	bl	80049e8 <SPI_CloseTx_ISR>
  }
}
 8004886:	bf00      	nop
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b084      	sub	sp, #16
 8004892:	af00      	add	r7, sp, #0
 8004894:	60f8      	str	r0, [r7, #12]
 8004896:	60b9      	str	r1, [r7, #8]
 8004898:	603b      	str	r3, [r7, #0]
 800489a:	4613      	mov	r3, r2
 800489c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800489e:	e04c      	b.n	800493a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a6:	d048      	beq.n	800493a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80048a8:	f7fe fb42 	bl	8002f30 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d902      	bls.n	80048be <SPI_WaitFlagStateUntilTimeout+0x30>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d13d      	bne.n	800493a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048d6:	d111      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x6e>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048e0:	d004      	beq.n	80048ec <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ea:	d107      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004904:	d10f      	bne.n	8004926 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004914:	601a      	str	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004924:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e00f      	b.n	800495a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689a      	ldr	r2, [r3, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	4013      	ands	r3, r2
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	429a      	cmp	r2, r3
 8004948:	bf0c      	ite	eq
 800494a:	2301      	moveq	r3, #1
 800494c:	2300      	movne	r3, #0
 800494e:	b2db      	uxtb	r3, r3
 8004950:	461a      	mov	r2, r3
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	429a      	cmp	r2, r3
 8004956:	d1a3      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af02      	add	r7, sp, #8
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004970:	4b1b      	ldr	r3, [pc, #108]	; (80049e0 <SPI_EndRxTxTransaction+0x7c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <SPI_EndRxTxTransaction+0x80>)
 8004976:	fba2 2303 	umull	r2, r3, r2, r3
 800497a:	0d5b      	lsrs	r3, r3, #21
 800497c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004980:	fb02 f303 	mul.w	r3, r2, r3
 8004984:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800498e:	d112      	bne.n	80049b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	2200      	movs	r2, #0
 8004998:	2180      	movs	r1, #128	; 0x80
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f7ff ff77 	bl	800488e <SPI_WaitFlagStateUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d016      	beq.n	80049d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049aa:	f043 0220 	orr.w	r2, r3, #32
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e00f      	b.n	80049d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00a      	beq.n	80049d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3b01      	subs	r3, #1
 80049c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049cc:	2b80      	cmp	r3, #128	; 0x80
 80049ce:	d0f2      	beq.n	80049b6 <SPI_EndRxTxTransaction+0x52>
 80049d0:	e000      	b.n	80049d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80049d2:	bf00      	nop
  }

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20000188 	.word	0x20000188
 80049e4:	165e9f81 	.word	0x165e9f81

080049e8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80049f0:	4b2c      	ldr	r3, [pc, #176]	; (8004aa4 <SPI_CloseTx_ISR+0xbc>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a2c      	ldr	r2, [pc, #176]	; (8004aa8 <SPI_CloseTx_ISR+0xc0>)
 80049f6:	fba2 2303 	umull	r2, r3, r2, r3
 80049fa:	0a5b      	lsrs	r3, r3, #9
 80049fc:	2264      	movs	r2, #100	; 0x64
 80049fe:	fb02 f303 	mul.w	r3, r2, r3
 8004a02:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a04:	f7fe fa94 	bl	8002f30 <HAL_GetTick>
 8004a08:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d106      	bne.n	8004a1e <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a14:	f043 0220 	orr.w	r2, r3, #32
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a1c:	e009      	b.n	8004a32 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	3b01      	subs	r3, #1
 8004a22:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d0eb      	beq.n	8004a0a <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a40:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	2164      	movs	r1, #100	; 0x64
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7ff ff8c 	bl	8004964 <SPI_EndRxTxTransaction>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d005      	beq.n	8004a5e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a56:	f043 0220 	orr.w	r2, r3, #32
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10a      	bne.n	8004a7c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff fe9b 	bl	80047c8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004a92:	e002      	b.n	8004a9a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff fe8d 	bl	80047b4 <HAL_SPI_TxCpltCallback>
}
 8004a9a:	bf00      	nop
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	20000188 	.word	0x20000188
 8004aa8:	057619f1 	.word	0x057619f1

08004aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e01d      	b.n	8004afa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d106      	bne.n	8004ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f7fe f880 	bl	8002bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4610      	mov	r0, r2
 8004aec:	f000 fbd2 	bl	8005294 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3708      	adds	r7, #8
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b085      	sub	sp, #20
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68da      	ldr	r2, [r3, #12]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b06      	cmp	r3, #6
 8004b2a:	d007      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0201 	orr.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b083      	sub	sp, #12
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68da      	ldr	r2, [r3, #12]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0201 	bic.w	r2, r2, #1
 8004b60:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6a1a      	ldr	r2, [r3, #32]
 8004b68:	f241 1311 	movw	r3, #4369	; 0x1111
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10f      	bne.n	8004b92 <HAL_TIM_Base_Stop_IT+0x48>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6a1a      	ldr	r2, [r3, #32]
 8004b78:	f240 4344 	movw	r3, #1092	; 0x444
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d107      	bne.n	8004b92 <HAL_TIM_Base_Stop_IT+0x48>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0201 	bic.w	r2, r2, #1
 8004b90:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e01d      	b.n	8004bee <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d106      	bne.n	8004bcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f815 	bl	8004bf6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	3304      	adds	r3, #4
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4610      	mov	r0, r2
 8004be0:	f000 fb58 	bl	8005294 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
	...

08004c0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	6839      	ldr	r1, [r7, #0]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fe22 	bl	8005868 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a15      	ldr	r2, [pc, #84]	; (8004c80 <HAL_TIM_PWM_Start+0x74>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d004      	beq.n	8004c38 <HAL_TIM_PWM_Start+0x2c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a14      	ldr	r2, [pc, #80]	; (8004c84 <HAL_TIM_PWM_Start+0x78>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d101      	bne.n	8004c3c <HAL_TIM_PWM_Start+0x30>
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e000      	b.n	8004c3e <HAL_TIM_PWM_Start+0x32>
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d007      	beq.n	8004c52 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2b06      	cmp	r3, #6
 8004c62:	d007      	beq.n	8004c74 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0201 	orr.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40010400 	.word	0x40010400

08004c88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	6839      	ldr	r1, [r7, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fde4 	bl	8005868 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a22      	ldr	r2, [pc, #136]	; (8004d30 <HAL_TIM_PWM_Stop+0xa8>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIM_PWM_Stop+0x2c>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a21      	ldr	r2, [pc, #132]	; (8004d34 <HAL_TIM_PWM_Stop+0xac>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d101      	bne.n	8004cb8 <HAL_TIM_PWM_Stop+0x30>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e000      	b.n	8004cba <HAL_TIM_PWM_Stop+0x32>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d017      	beq.n	8004cee <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6a1a      	ldr	r2, [r3, #32]
 8004cc4:	f241 1311 	movw	r3, #4369	; 0x1111
 8004cc8:	4013      	ands	r3, r2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10f      	bne.n	8004cee <HAL_TIM_PWM_Stop+0x66>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6a1a      	ldr	r2, [r3, #32]
 8004cd4:	f240 4344 	movw	r3, #1092	; 0x444
 8004cd8:	4013      	ands	r3, r2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d107      	bne.n	8004cee <HAL_TIM_PWM_Stop+0x66>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6a1a      	ldr	r2, [r3, #32]
 8004cf4:	f241 1311 	movw	r3, #4369	; 0x1111
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10f      	bne.n	8004d1e <HAL_TIM_PWM_Stop+0x96>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6a1a      	ldr	r2, [r3, #32]
 8004d04:	f240 4344 	movw	r3, #1092	; 0x444
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d107      	bne.n	8004d1e <HAL_TIM_PWM_Stop+0x96>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0201 	bic.w	r2, r2, #1
 8004d1c:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3708      	adds	r7, #8
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40010000 	.word	0x40010000
 8004d34:	40010400 	.word	0x40010400

08004d38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d122      	bne.n	8004d94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d11b      	bne.n	8004d94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0202 	mvn.w	r2, #2
 8004d64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	f003 0303 	and.w	r3, r3, #3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fa6b 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004d80:	e005      	b.n	8004d8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fa5d 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 fa6e 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	2b04      	cmp	r3, #4
 8004da0:	d122      	bne.n	8004de8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d11b      	bne.n	8004de8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f06f 0204 	mvn.w	r2, #4
 8004db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fa41 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004dd4:	e005      	b.n	8004de2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fa33 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fa44 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	f003 0308 	and.w	r3, r3, #8
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d122      	bne.n	8004e3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	2b08      	cmp	r3, #8
 8004e02:	d11b      	bne.n	8004e3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f06f 0208 	mvn.w	r2, #8
 8004e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2204      	movs	r2, #4
 8004e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	69db      	ldr	r3, [r3, #28]
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa17 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004e28:	e005      	b.n	8004e36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fa09 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 fa1a 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	f003 0310 	and.w	r3, r3, #16
 8004e46:	2b10      	cmp	r3, #16
 8004e48:	d122      	bne.n	8004e90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b10      	cmp	r3, #16
 8004e56:	d11b      	bne.n	8004e90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f06f 0210 	mvn.w	r2, #16
 8004e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2208      	movs	r2, #8
 8004e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	69db      	ldr	r3, [r3, #28]
 8004e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 f9ed 	bl	8005256 <HAL_TIM_IC_CaptureCallback>
 8004e7c:	e005      	b.n	8004e8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 f9df 	bl	8005242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f9f0 	bl	800526a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d10e      	bne.n	8004ebc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d107      	bne.n	8004ebc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f06f 0201 	mvn.w	r2, #1
 8004eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fd fb08 	bl	80024cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec6:	2b80      	cmp	r3, #128	; 0x80
 8004ec8:	d10e      	bne.n	8004ee8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed4:	2b80      	cmp	r3, #128	; 0x80
 8004ed6:	d107      	bne.n	8004ee8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 fd6c 	bl	80059c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef2:	2b40      	cmp	r3, #64	; 0x40
 8004ef4:	d10e      	bne.n	8004f14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f00:	2b40      	cmp	r3, #64	; 0x40
 8004f02:	d107      	bne.n	8004f14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f9b5 	bl	800527e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b20      	cmp	r3, #32
 8004f20:	d10e      	bne.n	8004f40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b20      	cmp	r3, #32
 8004f2e:	d107      	bne.n	8004f40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f06f 0220 	mvn.w	r2, #32
 8004f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 fd36 	bl	80059ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f40:	bf00      	nop
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d101      	bne.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	e0b4      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x184>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b0c      	cmp	r3, #12
 8004f76:	f200 809f 	bhi.w	80050b8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004f7a:	a201      	add	r2, pc, #4	; (adr r2, 8004f80 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f80:	08004fb5 	.word	0x08004fb5
 8004f84:	080050b9 	.word	0x080050b9
 8004f88:	080050b9 	.word	0x080050b9
 8004f8c:	080050b9 	.word	0x080050b9
 8004f90:	08004ff5 	.word	0x08004ff5
 8004f94:	080050b9 	.word	0x080050b9
 8004f98:	080050b9 	.word	0x080050b9
 8004f9c:	080050b9 	.word	0x080050b9
 8004fa0:	08005037 	.word	0x08005037
 8004fa4:	080050b9 	.word	0x080050b9
 8004fa8:	080050b9 	.word	0x080050b9
 8004fac:	080050b9 	.word	0x080050b9
 8004fb0:	08005077 	.word	0x08005077
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 fa0a 	bl	80053d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0208 	orr.w	r2, r2, #8
 8004fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0204 	bic.w	r2, r2, #4
 8004fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6999      	ldr	r1, [r3, #24]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	619a      	str	r2, [r3, #24]
      break;
 8004ff2:	e062      	b.n	80050ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fa5a 	bl	80054b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699a      	ldr	r2, [r3, #24]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699a      	ldr	r2, [r3, #24]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800501e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6999      	ldr	r1, [r3, #24]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	021a      	lsls	r2, r3, #8
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	619a      	str	r2, [r3, #24]
      break;
 8005034:	e041      	b.n	80050ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 faaf 	bl	80055a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f042 0208 	orr.w	r2, r2, #8
 8005050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69da      	ldr	r2, [r3, #28]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0204 	bic.w	r2, r2, #4
 8005060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69d9      	ldr	r1, [r3, #28]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	430a      	orrs	r2, r1
 8005072:	61da      	str	r2, [r3, #28]
      break;
 8005074:	e021      	b.n	80050ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 fb03 	bl	8005688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69da      	ldr	r2, [r3, #28]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69da      	ldr	r2, [r3, #28]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69d9      	ldr	r1, [r3, #28]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	021a      	lsls	r2, r3, #8
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	61da      	str	r2, [r3, #28]
      break;
 80050b6:	e000      	b.n	80050ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80050b8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_TIM_ConfigClockSource+0x18>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e0a6      	b.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800510a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005112:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2b40      	cmp	r3, #64	; 0x40
 8005122:	d067      	beq.n	80051f4 <HAL_TIM_ConfigClockSource+0x120>
 8005124:	2b40      	cmp	r3, #64	; 0x40
 8005126:	d80b      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x6c>
 8005128:	2b10      	cmp	r3, #16
 800512a:	d073      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0x140>
 800512c:	2b10      	cmp	r3, #16
 800512e:	d802      	bhi.n	8005136 <HAL_TIM_ConfigClockSource+0x62>
 8005130:	2b00      	cmp	r3, #0
 8005132:	d06f      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005134:	e078      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005136:	2b20      	cmp	r3, #32
 8005138:	d06c      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0x140>
 800513a:	2b30      	cmp	r3, #48	; 0x30
 800513c:	d06a      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800513e:	e073      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005140:	2b70      	cmp	r3, #112	; 0x70
 8005142:	d00d      	beq.n	8005160 <HAL_TIM_ConfigClockSource+0x8c>
 8005144:	2b70      	cmp	r3, #112	; 0x70
 8005146:	d804      	bhi.n	8005152 <HAL_TIM_ConfigClockSource+0x7e>
 8005148:	2b50      	cmp	r3, #80	; 0x50
 800514a:	d033      	beq.n	80051b4 <HAL_TIM_ConfigClockSource+0xe0>
 800514c:	2b60      	cmp	r3, #96	; 0x60
 800514e:	d041      	beq.n	80051d4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005150:	e06a      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005156:	d066      	beq.n	8005226 <HAL_TIM_ConfigClockSource+0x152>
 8005158:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800515c:	d017      	beq.n	800518e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800515e:	e063      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6818      	ldr	r0, [r3, #0]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	6899      	ldr	r1, [r3, #8]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f000 fb5a 	bl	8005828 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005182:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	609a      	str	r2, [r3, #8]
      break;
 800518c:	e04c      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6818      	ldr	r0, [r3, #0]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	6899      	ldr	r1, [r3, #8]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f000 fb43 	bl	8005828 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051b0:	609a      	str	r2, [r3, #8]
      break;
 80051b2:	e039      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6818      	ldr	r0, [r3, #0]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	6859      	ldr	r1, [r3, #4]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	461a      	mov	r2, r3
 80051c2:	f000 fab7 	bl	8005734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2150      	movs	r1, #80	; 0x50
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fb10 	bl	80057f2 <TIM_ITRx_SetConfig>
      break;
 80051d2:	e029      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6818      	ldr	r0, [r3, #0]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	6859      	ldr	r1, [r3, #4]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	461a      	mov	r2, r3
 80051e2:	f000 fad6 	bl	8005792 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2160      	movs	r1, #96	; 0x60
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 fb00 	bl	80057f2 <TIM_ITRx_SetConfig>
      break;
 80051f2:	e019      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6818      	ldr	r0, [r3, #0]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	6859      	ldr	r1, [r3, #4]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	461a      	mov	r2, r3
 8005202:	f000 fa97 	bl	8005734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2140      	movs	r1, #64	; 0x40
 800520c:	4618      	mov	r0, r3
 800520e:	f000 faf0 	bl	80057f2 <TIM_ITRx_SetConfig>
      break;
 8005212:	e009      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4619      	mov	r1, r3
 800521e:	4610      	mov	r0, r2
 8005220:	f000 fae7 	bl	80057f2 <TIM_ITRx_SetConfig>
      break;
 8005224:	e000      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005226:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005242:	b480      	push	{r7}
 8005244:	b083      	sub	sp, #12
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr

0800527e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800527e:	b480      	push	{r7}
 8005280:	b083      	sub	sp, #12
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a40      	ldr	r2, [pc, #256]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d013      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b2:	d00f      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a3d      	ldr	r2, [pc, #244]	; (80053ac <TIM_Base_SetConfig+0x118>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d00b      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a3c      	ldr	r2, [pc, #240]	; (80053b0 <TIM_Base_SetConfig+0x11c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d007      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3b      	ldr	r2, [pc, #236]	; (80053b4 <TIM_Base_SetConfig+0x120>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3a      	ldr	r2, [pc, #232]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d108      	bne.n	80052e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a2f      	ldr	r2, [pc, #188]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d02b      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f4:	d027      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a2c      	ldr	r2, [pc, #176]	; (80053ac <TIM_Base_SetConfig+0x118>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d023      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2b      	ldr	r2, [pc, #172]	; (80053b0 <TIM_Base_SetConfig+0x11c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d01f      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2a      	ldr	r2, [pc, #168]	; (80053b4 <TIM_Base_SetConfig+0x120>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d01b      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a29      	ldr	r2, [pc, #164]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d017      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a28      	ldr	r2, [pc, #160]	; (80053bc <TIM_Base_SetConfig+0x128>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a27      	ldr	r2, [pc, #156]	; (80053c0 <TIM_Base_SetConfig+0x12c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d00f      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a26      	ldr	r2, [pc, #152]	; (80053c4 <TIM_Base_SetConfig+0x130>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00b      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a25      	ldr	r2, [pc, #148]	; (80053c8 <TIM_Base_SetConfig+0x134>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d007      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a24      	ldr	r2, [pc, #144]	; (80053cc <TIM_Base_SetConfig+0x138>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a23      	ldr	r2, [pc, #140]	; (80053d0 <TIM_Base_SetConfig+0x13c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d108      	bne.n	8005358 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800534c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <TIM_Base_SetConfig+0x114>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d003      	beq.n	800538c <TIM_Base_SetConfig+0xf8>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a0c      	ldr	r2, [pc, #48]	; (80053b8 <TIM_Base_SetConfig+0x124>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d103      	bne.n	8005394 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	691a      	ldr	r2, [r3, #16]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	615a      	str	r2, [r3, #20]
}
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	40010000 	.word	0x40010000
 80053ac:	40000400 	.word	0x40000400
 80053b0:	40000800 	.word	0x40000800
 80053b4:	40000c00 	.word	0x40000c00
 80053b8:	40010400 	.word	0x40010400
 80053bc:	40014000 	.word	0x40014000
 80053c0:	40014400 	.word	0x40014400
 80053c4:	40014800 	.word	0x40014800
 80053c8:	40001800 	.word	0x40001800
 80053cc:	40001c00 	.word	0x40001c00
 80053d0:	40002000 	.word	0x40002000

080053d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	f023 0201 	bic.w	r2, r3, #1
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 0303 	bic.w	r3, r3, #3
 800540a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f023 0302 	bic.w	r3, r3, #2
 800541c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	4313      	orrs	r3, r2
 8005426:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a20      	ldr	r2, [pc, #128]	; (80054ac <TIM_OC1_SetConfig+0xd8>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d003      	beq.n	8005438 <TIM_OC1_SetConfig+0x64>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a1f      	ldr	r2, [pc, #124]	; (80054b0 <TIM_OC1_SetConfig+0xdc>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d10c      	bne.n	8005452 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f023 0308 	bic.w	r3, r3, #8
 800543e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	4313      	orrs	r3, r2
 8005448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f023 0304 	bic.w	r3, r3, #4
 8005450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a15      	ldr	r2, [pc, #84]	; (80054ac <TIM_OC1_SetConfig+0xd8>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d003      	beq.n	8005462 <TIM_OC1_SetConfig+0x8e>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a14      	ldr	r2, [pc, #80]	; (80054b0 <TIM_OC1_SetConfig+0xdc>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d111      	bne.n	8005486 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	4313      	orrs	r3, r2
 800547a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	621a      	str	r2, [r3, #32]
}
 80054a0:	bf00      	nop
 80054a2:	371c      	adds	r7, #28
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr
 80054ac:	40010000 	.word	0x40010000
 80054b0:	40010400 	.word	0x40010400

080054b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b087      	sub	sp, #28
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	f023 0210 	bic.w	r2, r3, #16
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	021b      	lsls	r3, r3, #8
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	f023 0320 	bic.w	r3, r3, #32
 80054fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a22      	ldr	r2, [pc, #136]	; (8005598 <TIM_OC2_SetConfig+0xe4>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d003      	beq.n	800551c <TIM_OC2_SetConfig+0x68>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a21      	ldr	r2, [pc, #132]	; (800559c <TIM_OC2_SetConfig+0xe8>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d10d      	bne.n	8005538 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	011b      	lsls	r3, r3, #4
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005536:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a17      	ldr	r2, [pc, #92]	; (8005598 <TIM_OC2_SetConfig+0xe4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d003      	beq.n	8005548 <TIM_OC2_SetConfig+0x94>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a16      	ldr	r2, [pc, #88]	; (800559c <TIM_OC2_SetConfig+0xe8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d113      	bne.n	8005570 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800554e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	621a      	str	r2, [r3, #32]
}
 800558a:	bf00      	nop
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40010000 	.word	0x40010000
 800559c:	40010400 	.word	0x40010400

080055a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f023 0303 	bic.w	r3, r3, #3
 80055d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	021b      	lsls	r3, r3, #8
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a21      	ldr	r2, [pc, #132]	; (8005680 <TIM_OC3_SetConfig+0xe0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC3_SetConfig+0x66>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a20      	ldr	r2, [pc, #128]	; (8005684 <TIM_OC3_SetConfig+0xe4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d10d      	bne.n	8005622 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800560c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a16      	ldr	r2, [pc, #88]	; (8005680 <TIM_OC3_SetConfig+0xe0>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d003      	beq.n	8005632 <TIM_OC3_SetConfig+0x92>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a15      	ldr	r2, [pc, #84]	; (8005684 <TIM_OC3_SetConfig+0xe4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d113      	bne.n	800565a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005638:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005640:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	011b      	lsls	r3, r3, #4
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	4313      	orrs	r3, r2
 800564c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	011b      	lsls	r3, r3, #4
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	621a      	str	r2, [r3, #32]
}
 8005674:	bf00      	nop
 8005676:	371c      	adds	r7, #28
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	40010000 	.word	0x40010000
 8005684:	40010400 	.word	0x40010400

08005688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	021b      	lsls	r3, r3, #8
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	031b      	lsls	r3, r3, #12
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	4313      	orrs	r3, r2
 80056de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a12      	ldr	r2, [pc, #72]	; (800572c <TIM_OC4_SetConfig+0xa4>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d003      	beq.n	80056f0 <TIM_OC4_SetConfig+0x68>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a11      	ldr	r2, [pc, #68]	; (8005730 <TIM_OC4_SetConfig+0xa8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d109      	bne.n	8005704 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	019b      	lsls	r3, r3, #6
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	4313      	orrs	r3, r2
 8005702:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40010000 	.word	0x40010000
 8005730:	40010400 	.word	0x40010400

08005734 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	f023 0201 	bic.w	r2, r3, #1
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800575e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	4313      	orrs	r3, r2
 8005768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f023 030a 	bic.w	r3, r3, #10
 8005770:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	621a      	str	r2, [r3, #32]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005792:	b480      	push	{r7}
 8005794:	b087      	sub	sp, #28
 8005796:	af00      	add	r7, sp, #0
 8005798:	60f8      	str	r0, [r7, #12]
 800579a:	60b9      	str	r1, [r7, #8]
 800579c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	f023 0210 	bic.w	r2, r3, #16
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	031b      	lsls	r3, r3, #12
 80057c2:	697a      	ldr	r2, [r7, #20]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	011b      	lsls	r3, r3, #4
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	621a      	str	r2, [r3, #32]
}
 80057e6:	bf00      	nop
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b085      	sub	sp, #20
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005808:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	f043 0307 	orr.w	r3, r3, #7
 8005814:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	609a      	str	r2, [r3, #8]
}
 800581c:	bf00      	nop
 800581e:	3714      	adds	r7, #20
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005828:	b480      	push	{r7}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]
 8005834:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005842:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	021a      	lsls	r2, r3, #8
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	431a      	orrs	r2, r3
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	4313      	orrs	r3, r2
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	609a      	str	r2, [r3, #8]
}
 800585c:	bf00      	nop
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	f003 031f 	and.w	r3, r3, #31
 800587a:	2201      	movs	r2, #1
 800587c:	fa02 f303 	lsl.w	r3, r2, r3
 8005880:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6a1a      	ldr	r2, [r3, #32]
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	43db      	mvns	r3, r3
 800588a:	401a      	ands	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6a1a      	ldr	r2, [r3, #32]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 031f 	and.w	r3, r3, #31
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	fa01 f303 	lsl.w	r3, r1, r3
 80058a0:	431a      	orrs	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	621a      	str	r2, [r3, #32]
}
 80058a6:	bf00      	nop
 80058a8:	371c      	adds	r7, #28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
	...

080058b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058c8:	2302      	movs	r3, #2
 80058ca:	e05a      	b.n	8005982 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a21      	ldr	r2, [pc, #132]	; (8005990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d022      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d01d      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a1d      	ldr	r2, [pc, #116]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d018      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a1b      	ldr	r2, [pc, #108]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a1a      	ldr	r2, [pc, #104]	; (800599c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00e      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a18      	ldr	r2, [pc, #96]	; (80059a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d009      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a17      	ldr	r2, [pc, #92]	; (80059a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d004      	beq.n	8005956 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a15      	ldr	r2, [pc, #84]	; (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d10c      	bne.n	8005970 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800595c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	4313      	orrs	r3, r2
 8005966:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	40010000 	.word	0x40010000
 8005994:	40000400 	.word	0x40000400
 8005998:	40000800 	.word	0x40000800
 800599c:	40000c00 	.word	0x40000c00
 80059a0:	40010400 	.word	0x40010400
 80059a4:	40014000 	.word	0x40014000
 80059a8:	40001800 	.word	0x40001800

080059ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <__errno>:
 80059d4:	4b01      	ldr	r3, [pc, #4]	; (80059dc <__errno+0x8>)
 80059d6:	6818      	ldr	r0, [r3, #0]
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20000194 	.word	0x20000194

080059e0 <__libc_init_array>:
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	4e0d      	ldr	r6, [pc, #52]	; (8005a18 <__libc_init_array+0x38>)
 80059e4:	4c0d      	ldr	r4, [pc, #52]	; (8005a1c <__libc_init_array+0x3c>)
 80059e6:	1ba4      	subs	r4, r4, r6
 80059e8:	10a4      	asrs	r4, r4, #2
 80059ea:	2500      	movs	r5, #0
 80059ec:	42a5      	cmp	r5, r4
 80059ee:	d109      	bne.n	8005a04 <__libc_init_array+0x24>
 80059f0:	4e0b      	ldr	r6, [pc, #44]	; (8005a20 <__libc_init_array+0x40>)
 80059f2:	4c0c      	ldr	r4, [pc, #48]	; (8005a24 <__libc_init_array+0x44>)
 80059f4:	f002 f85c 	bl	8007ab0 <_init>
 80059f8:	1ba4      	subs	r4, r4, r6
 80059fa:	10a4      	asrs	r4, r4, #2
 80059fc:	2500      	movs	r5, #0
 80059fe:	42a5      	cmp	r5, r4
 8005a00:	d105      	bne.n	8005a0e <__libc_init_array+0x2e>
 8005a02:	bd70      	pop	{r4, r5, r6, pc}
 8005a04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a08:	4798      	blx	r3
 8005a0a:	3501      	adds	r5, #1
 8005a0c:	e7ee      	b.n	80059ec <__libc_init_array+0xc>
 8005a0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a12:	4798      	blx	r3
 8005a14:	3501      	adds	r5, #1
 8005a16:	e7f2      	b.n	80059fe <__libc_init_array+0x1e>
 8005a18:	08008150 	.word	0x08008150
 8005a1c:	08008150 	.word	0x08008150
 8005a20:	08008150 	.word	0x08008150
 8005a24:	08008154 	.word	0x08008154

08005a28 <memset>:
 8005a28:	4402      	add	r2, r0
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d100      	bne.n	8005a32 <memset+0xa>
 8005a30:	4770      	bx	lr
 8005a32:	f803 1b01 	strb.w	r1, [r3], #1
 8005a36:	e7f9      	b.n	8005a2c <memset+0x4>

08005a38 <__cvt>:
 8005a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a3c:	ec55 4b10 	vmov	r4, r5, d0
 8005a40:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005a42:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005a46:	2d00      	cmp	r5, #0
 8005a48:	460e      	mov	r6, r1
 8005a4a:	4691      	mov	r9, r2
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	bfb8      	it	lt
 8005a50:	4622      	movlt	r2, r4
 8005a52:	462b      	mov	r3, r5
 8005a54:	f027 0720 	bic.w	r7, r7, #32
 8005a58:	bfbb      	ittet	lt
 8005a5a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a5e:	461d      	movlt	r5, r3
 8005a60:	2300      	movge	r3, #0
 8005a62:	232d      	movlt	r3, #45	; 0x2d
 8005a64:	bfb8      	it	lt
 8005a66:	4614      	movlt	r4, r2
 8005a68:	2f46      	cmp	r7, #70	; 0x46
 8005a6a:	700b      	strb	r3, [r1, #0]
 8005a6c:	d004      	beq.n	8005a78 <__cvt+0x40>
 8005a6e:	2f45      	cmp	r7, #69	; 0x45
 8005a70:	d100      	bne.n	8005a74 <__cvt+0x3c>
 8005a72:	3601      	adds	r6, #1
 8005a74:	2102      	movs	r1, #2
 8005a76:	e000      	b.n	8005a7a <__cvt+0x42>
 8005a78:	2103      	movs	r1, #3
 8005a7a:	ab03      	add	r3, sp, #12
 8005a7c:	9301      	str	r3, [sp, #4]
 8005a7e:	ab02      	add	r3, sp, #8
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	4632      	mov	r2, r6
 8005a84:	4653      	mov	r3, sl
 8005a86:	ec45 4b10 	vmov	d0, r4, r5
 8005a8a:	f000 fcdd 	bl	8006448 <_dtoa_r>
 8005a8e:	2f47      	cmp	r7, #71	; 0x47
 8005a90:	4680      	mov	r8, r0
 8005a92:	d102      	bne.n	8005a9a <__cvt+0x62>
 8005a94:	f019 0f01 	tst.w	r9, #1
 8005a98:	d026      	beq.n	8005ae8 <__cvt+0xb0>
 8005a9a:	2f46      	cmp	r7, #70	; 0x46
 8005a9c:	eb08 0906 	add.w	r9, r8, r6
 8005aa0:	d111      	bne.n	8005ac6 <__cvt+0x8e>
 8005aa2:	f898 3000 	ldrb.w	r3, [r8]
 8005aa6:	2b30      	cmp	r3, #48	; 0x30
 8005aa8:	d10a      	bne.n	8005ac0 <__cvt+0x88>
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2300      	movs	r3, #0
 8005aae:	4620      	mov	r0, r4
 8005ab0:	4629      	mov	r1, r5
 8005ab2:	f7fb f809 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ab6:	b918      	cbnz	r0, 8005ac0 <__cvt+0x88>
 8005ab8:	f1c6 0601 	rsb	r6, r6, #1
 8005abc:	f8ca 6000 	str.w	r6, [sl]
 8005ac0:	f8da 3000 	ldr.w	r3, [sl]
 8005ac4:	4499      	add	r9, r3
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	2300      	movs	r3, #0
 8005aca:	4620      	mov	r0, r4
 8005acc:	4629      	mov	r1, r5
 8005ace:	f7fa fffb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ad2:	b938      	cbnz	r0, 8005ae4 <__cvt+0xac>
 8005ad4:	2230      	movs	r2, #48	; 0x30
 8005ad6:	9b03      	ldr	r3, [sp, #12]
 8005ad8:	454b      	cmp	r3, r9
 8005ada:	d205      	bcs.n	8005ae8 <__cvt+0xb0>
 8005adc:	1c59      	adds	r1, r3, #1
 8005ade:	9103      	str	r1, [sp, #12]
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	e7f8      	b.n	8005ad6 <__cvt+0x9e>
 8005ae4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ae8:	9b03      	ldr	r3, [sp, #12]
 8005aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aec:	eba3 0308 	sub.w	r3, r3, r8
 8005af0:	4640      	mov	r0, r8
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	b004      	add	sp, #16
 8005af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005afa <__exponent>:
 8005afa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005afc:	2900      	cmp	r1, #0
 8005afe:	4604      	mov	r4, r0
 8005b00:	bfba      	itte	lt
 8005b02:	4249      	neglt	r1, r1
 8005b04:	232d      	movlt	r3, #45	; 0x2d
 8005b06:	232b      	movge	r3, #43	; 0x2b
 8005b08:	2909      	cmp	r1, #9
 8005b0a:	f804 2b02 	strb.w	r2, [r4], #2
 8005b0e:	7043      	strb	r3, [r0, #1]
 8005b10:	dd20      	ble.n	8005b54 <__exponent+0x5a>
 8005b12:	f10d 0307 	add.w	r3, sp, #7
 8005b16:	461f      	mov	r7, r3
 8005b18:	260a      	movs	r6, #10
 8005b1a:	fb91 f5f6 	sdiv	r5, r1, r6
 8005b1e:	fb06 1115 	mls	r1, r6, r5, r1
 8005b22:	3130      	adds	r1, #48	; 0x30
 8005b24:	2d09      	cmp	r5, #9
 8005b26:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b2a:	f103 32ff 	add.w	r2, r3, #4294967295
 8005b2e:	4629      	mov	r1, r5
 8005b30:	dc09      	bgt.n	8005b46 <__exponent+0x4c>
 8005b32:	3130      	adds	r1, #48	; 0x30
 8005b34:	3b02      	subs	r3, #2
 8005b36:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005b3a:	42bb      	cmp	r3, r7
 8005b3c:	4622      	mov	r2, r4
 8005b3e:	d304      	bcc.n	8005b4a <__exponent+0x50>
 8005b40:	1a10      	subs	r0, r2, r0
 8005b42:	b003      	add	sp, #12
 8005b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b46:	4613      	mov	r3, r2
 8005b48:	e7e7      	b.n	8005b1a <__exponent+0x20>
 8005b4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b4e:	f804 2b01 	strb.w	r2, [r4], #1
 8005b52:	e7f2      	b.n	8005b3a <__exponent+0x40>
 8005b54:	2330      	movs	r3, #48	; 0x30
 8005b56:	4419      	add	r1, r3
 8005b58:	7083      	strb	r3, [r0, #2]
 8005b5a:	1d02      	adds	r2, r0, #4
 8005b5c:	70c1      	strb	r1, [r0, #3]
 8005b5e:	e7ef      	b.n	8005b40 <__exponent+0x46>

08005b60 <_printf_float>:
 8005b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b64:	b08d      	sub	sp, #52	; 0x34
 8005b66:	460c      	mov	r4, r1
 8005b68:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005b6c:	4616      	mov	r6, r2
 8005b6e:	461f      	mov	r7, r3
 8005b70:	4605      	mov	r5, r0
 8005b72:	f001 fa21 	bl	8006fb8 <_localeconv_r>
 8005b76:	6803      	ldr	r3, [r0, #0]
 8005b78:	9304      	str	r3, [sp, #16]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fa fb28 	bl	80001d0 <strlen>
 8005b80:	2300      	movs	r3, #0
 8005b82:	930a      	str	r3, [sp, #40]	; 0x28
 8005b84:	f8d8 3000 	ldr.w	r3, [r8]
 8005b88:	9005      	str	r0, [sp, #20]
 8005b8a:	3307      	adds	r3, #7
 8005b8c:	f023 0307 	bic.w	r3, r3, #7
 8005b90:	f103 0208 	add.w	r2, r3, #8
 8005b94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b98:	f8d4 b000 	ldr.w	fp, [r4]
 8005b9c:	f8c8 2000 	str.w	r2, [r8]
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ba8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005bac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bb0:	9307      	str	r3, [sp, #28]
 8005bb2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bba:	4ba7      	ldr	r3, [pc, #668]	; (8005e58 <_printf_float+0x2f8>)
 8005bbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bc0:	f7fa ffb4 	bl	8000b2c <__aeabi_dcmpun>
 8005bc4:	bb70      	cbnz	r0, 8005c24 <_printf_float+0xc4>
 8005bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bca:	4ba3      	ldr	r3, [pc, #652]	; (8005e58 <_printf_float+0x2f8>)
 8005bcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bd0:	f7fa ff8e 	bl	8000af0 <__aeabi_dcmple>
 8005bd4:	bb30      	cbnz	r0, 8005c24 <_printf_float+0xc4>
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2300      	movs	r3, #0
 8005bda:	4640      	mov	r0, r8
 8005bdc:	4649      	mov	r1, r9
 8005bde:	f7fa ff7d 	bl	8000adc <__aeabi_dcmplt>
 8005be2:	b110      	cbz	r0, 8005bea <_printf_float+0x8a>
 8005be4:	232d      	movs	r3, #45	; 0x2d
 8005be6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bea:	4a9c      	ldr	r2, [pc, #624]	; (8005e5c <_printf_float+0x2fc>)
 8005bec:	4b9c      	ldr	r3, [pc, #624]	; (8005e60 <_printf_float+0x300>)
 8005bee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005bf2:	bf8c      	ite	hi
 8005bf4:	4690      	movhi	r8, r2
 8005bf6:	4698      	movls	r8, r3
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	f02b 0204 	bic.w	r2, fp, #4
 8005bfe:	6123      	str	r3, [r4, #16]
 8005c00:	6022      	str	r2, [r4, #0]
 8005c02:	f04f 0900 	mov.w	r9, #0
 8005c06:	9700      	str	r7, [sp, #0]
 8005c08:	4633      	mov	r3, r6
 8005c0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f000 f9e6 	bl	8005fe0 <_printf_common>
 8005c14:	3001      	adds	r0, #1
 8005c16:	f040 808d 	bne.w	8005d34 <_printf_float+0x1d4>
 8005c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c1e:	b00d      	add	sp, #52	; 0x34
 8005c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c24:	4642      	mov	r2, r8
 8005c26:	464b      	mov	r3, r9
 8005c28:	4640      	mov	r0, r8
 8005c2a:	4649      	mov	r1, r9
 8005c2c:	f7fa ff7e 	bl	8000b2c <__aeabi_dcmpun>
 8005c30:	b110      	cbz	r0, 8005c38 <_printf_float+0xd8>
 8005c32:	4a8c      	ldr	r2, [pc, #560]	; (8005e64 <_printf_float+0x304>)
 8005c34:	4b8c      	ldr	r3, [pc, #560]	; (8005e68 <_printf_float+0x308>)
 8005c36:	e7da      	b.n	8005bee <_printf_float+0x8e>
 8005c38:	6861      	ldr	r1, [r4, #4]
 8005c3a:	1c4b      	adds	r3, r1, #1
 8005c3c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005c40:	a80a      	add	r0, sp, #40	; 0x28
 8005c42:	d13e      	bne.n	8005cc2 <_printf_float+0x162>
 8005c44:	2306      	movs	r3, #6
 8005c46:	6063      	str	r3, [r4, #4]
 8005c48:	2300      	movs	r3, #0
 8005c4a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005c4e:	ab09      	add	r3, sp, #36	; 0x24
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	ec49 8b10 	vmov	d0, r8, r9
 8005c56:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c5a:	6022      	str	r2, [r4, #0]
 8005c5c:	f8cd a004 	str.w	sl, [sp, #4]
 8005c60:	6861      	ldr	r1, [r4, #4]
 8005c62:	4628      	mov	r0, r5
 8005c64:	f7ff fee8 	bl	8005a38 <__cvt>
 8005c68:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005c6c:	2b47      	cmp	r3, #71	; 0x47
 8005c6e:	4680      	mov	r8, r0
 8005c70:	d109      	bne.n	8005c86 <_printf_float+0x126>
 8005c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c74:	1cd8      	adds	r0, r3, #3
 8005c76:	db02      	blt.n	8005c7e <_printf_float+0x11e>
 8005c78:	6862      	ldr	r2, [r4, #4]
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	dd47      	ble.n	8005d0e <_printf_float+0x1ae>
 8005c7e:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c82:	fa5f fa8a 	uxtb.w	sl, sl
 8005c86:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005c8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c8c:	d824      	bhi.n	8005cd8 <_printf_float+0x178>
 8005c8e:	3901      	subs	r1, #1
 8005c90:	4652      	mov	r2, sl
 8005c92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c96:	9109      	str	r1, [sp, #36]	; 0x24
 8005c98:	f7ff ff2f 	bl	8005afa <__exponent>
 8005c9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c9e:	1813      	adds	r3, r2, r0
 8005ca0:	2a01      	cmp	r2, #1
 8005ca2:	4681      	mov	r9, r0
 8005ca4:	6123      	str	r3, [r4, #16]
 8005ca6:	dc02      	bgt.n	8005cae <_printf_float+0x14e>
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	07d1      	lsls	r1, r2, #31
 8005cac:	d501      	bpl.n	8005cb2 <_printf_float+0x152>
 8005cae:	3301      	adds	r3, #1
 8005cb0:	6123      	str	r3, [r4, #16]
 8005cb2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d0a5      	beq.n	8005c06 <_printf_float+0xa6>
 8005cba:	232d      	movs	r3, #45	; 0x2d
 8005cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc0:	e7a1      	b.n	8005c06 <_printf_float+0xa6>
 8005cc2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005cc6:	f000 8177 	beq.w	8005fb8 <_printf_float+0x458>
 8005cca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005cce:	d1bb      	bne.n	8005c48 <_printf_float+0xe8>
 8005cd0:	2900      	cmp	r1, #0
 8005cd2:	d1b9      	bne.n	8005c48 <_printf_float+0xe8>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e7b6      	b.n	8005c46 <_printf_float+0xe6>
 8005cd8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005cdc:	d119      	bne.n	8005d12 <_printf_float+0x1b2>
 8005cde:	2900      	cmp	r1, #0
 8005ce0:	6863      	ldr	r3, [r4, #4]
 8005ce2:	dd0c      	ble.n	8005cfe <_printf_float+0x19e>
 8005ce4:	6121      	str	r1, [r4, #16]
 8005ce6:	b913      	cbnz	r3, 8005cee <_printf_float+0x18e>
 8005ce8:	6822      	ldr	r2, [r4, #0]
 8005cea:	07d2      	lsls	r2, r2, #31
 8005cec:	d502      	bpl.n	8005cf4 <_printf_float+0x194>
 8005cee:	3301      	adds	r3, #1
 8005cf0:	440b      	add	r3, r1
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cf6:	65a3      	str	r3, [r4, #88]	; 0x58
 8005cf8:	f04f 0900 	mov.w	r9, #0
 8005cfc:	e7d9      	b.n	8005cb2 <_printf_float+0x152>
 8005cfe:	b913      	cbnz	r3, 8005d06 <_printf_float+0x1a6>
 8005d00:	6822      	ldr	r2, [r4, #0]
 8005d02:	07d0      	lsls	r0, r2, #31
 8005d04:	d501      	bpl.n	8005d0a <_printf_float+0x1aa>
 8005d06:	3302      	adds	r3, #2
 8005d08:	e7f3      	b.n	8005cf2 <_printf_float+0x192>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e7f1      	b.n	8005cf2 <_printf_float+0x192>
 8005d0e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005d12:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d16:	4293      	cmp	r3, r2
 8005d18:	db05      	blt.n	8005d26 <_printf_float+0x1c6>
 8005d1a:	6822      	ldr	r2, [r4, #0]
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	07d1      	lsls	r1, r2, #31
 8005d20:	d5e8      	bpl.n	8005cf4 <_printf_float+0x194>
 8005d22:	3301      	adds	r3, #1
 8005d24:	e7e5      	b.n	8005cf2 <_printf_float+0x192>
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	bfd4      	ite	le
 8005d2a:	f1c3 0302 	rsble	r3, r3, #2
 8005d2e:	2301      	movgt	r3, #1
 8005d30:	4413      	add	r3, r2
 8005d32:	e7de      	b.n	8005cf2 <_printf_float+0x192>
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	055a      	lsls	r2, r3, #21
 8005d38:	d407      	bmi.n	8005d4a <_printf_float+0x1ea>
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	4642      	mov	r2, r8
 8005d3e:	4631      	mov	r1, r6
 8005d40:	4628      	mov	r0, r5
 8005d42:	47b8      	blx	r7
 8005d44:	3001      	adds	r0, #1
 8005d46:	d12b      	bne.n	8005da0 <_printf_float+0x240>
 8005d48:	e767      	b.n	8005c1a <_printf_float+0xba>
 8005d4a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005d4e:	f240 80dc 	bls.w	8005f0a <_printf_float+0x3aa>
 8005d52:	2200      	movs	r2, #0
 8005d54:	2300      	movs	r3, #0
 8005d56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d5a:	f7fa feb5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	d033      	beq.n	8005dca <_printf_float+0x26a>
 8005d62:	2301      	movs	r3, #1
 8005d64:	4a41      	ldr	r2, [pc, #260]	; (8005e6c <_printf_float+0x30c>)
 8005d66:	4631      	mov	r1, r6
 8005d68:	4628      	mov	r0, r5
 8005d6a:	47b8      	blx	r7
 8005d6c:	3001      	adds	r0, #1
 8005d6e:	f43f af54 	beq.w	8005c1a <_printf_float+0xba>
 8005d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d76:	429a      	cmp	r2, r3
 8005d78:	db02      	blt.n	8005d80 <_printf_float+0x220>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	07d8      	lsls	r0, r3, #31
 8005d7e:	d50f      	bpl.n	8005da0 <_printf_float+0x240>
 8005d80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d84:	4631      	mov	r1, r6
 8005d86:	4628      	mov	r0, r5
 8005d88:	47b8      	blx	r7
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	f43f af45 	beq.w	8005c1a <_printf_float+0xba>
 8005d90:	f04f 0800 	mov.w	r8, #0
 8005d94:	f104 091a 	add.w	r9, r4, #26
 8005d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	4543      	cmp	r3, r8
 8005d9e:	dc09      	bgt.n	8005db4 <_printf_float+0x254>
 8005da0:	6823      	ldr	r3, [r4, #0]
 8005da2:	079b      	lsls	r3, r3, #30
 8005da4:	f100 8103 	bmi.w	8005fae <_printf_float+0x44e>
 8005da8:	68e0      	ldr	r0, [r4, #12]
 8005daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dac:	4298      	cmp	r0, r3
 8005dae:	bfb8      	it	lt
 8005db0:	4618      	movlt	r0, r3
 8005db2:	e734      	b.n	8005c1e <_printf_float+0xbe>
 8005db4:	2301      	movs	r3, #1
 8005db6:	464a      	mov	r2, r9
 8005db8:	4631      	mov	r1, r6
 8005dba:	4628      	mov	r0, r5
 8005dbc:	47b8      	blx	r7
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	f43f af2b 	beq.w	8005c1a <_printf_float+0xba>
 8005dc4:	f108 0801 	add.w	r8, r8, #1
 8005dc8:	e7e6      	b.n	8005d98 <_printf_float+0x238>
 8005dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	dc2b      	bgt.n	8005e28 <_printf_float+0x2c8>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	4a26      	ldr	r2, [pc, #152]	; (8005e6c <_printf_float+0x30c>)
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	f43f af1d 	beq.w	8005c1a <_printf_float+0xba>
 8005de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de2:	b923      	cbnz	r3, 8005dee <_printf_float+0x28e>
 8005de4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005de6:	b913      	cbnz	r3, 8005dee <_printf_float+0x28e>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	07d9      	lsls	r1, r3, #31
 8005dec:	d5d8      	bpl.n	8005da0 <_printf_float+0x240>
 8005dee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	f43f af0e 	beq.w	8005c1a <_printf_float+0xba>
 8005dfe:	f04f 0900 	mov.w	r9, #0
 8005e02:	f104 0a1a 	add.w	sl, r4, #26
 8005e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e08:	425b      	negs	r3, r3
 8005e0a:	454b      	cmp	r3, r9
 8005e0c:	dc01      	bgt.n	8005e12 <_printf_float+0x2b2>
 8005e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e10:	e794      	b.n	8005d3c <_printf_float+0x1dc>
 8005e12:	2301      	movs	r3, #1
 8005e14:	4652      	mov	r2, sl
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f aefc 	beq.w	8005c1a <_printf_float+0xba>
 8005e22:	f109 0901 	add.w	r9, r9, #1
 8005e26:	e7ee      	b.n	8005e06 <_printf_float+0x2a6>
 8005e28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	bfa8      	it	ge
 8005e30:	461a      	movge	r2, r3
 8005e32:	2a00      	cmp	r2, #0
 8005e34:	4691      	mov	r9, r2
 8005e36:	dd07      	ble.n	8005e48 <_printf_float+0x2e8>
 8005e38:	4613      	mov	r3, r2
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4642      	mov	r2, r8
 8005e3e:	4628      	mov	r0, r5
 8005e40:	47b8      	blx	r7
 8005e42:	3001      	adds	r0, #1
 8005e44:	f43f aee9 	beq.w	8005c1a <_printf_float+0xba>
 8005e48:	f104 031a 	add.w	r3, r4, #26
 8005e4c:	f04f 0b00 	mov.w	fp, #0
 8005e50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e54:	9306      	str	r3, [sp, #24]
 8005e56:	e015      	b.n	8005e84 <_printf_float+0x324>
 8005e58:	7fefffff 	.word	0x7fefffff
 8005e5c:	08007eec 	.word	0x08007eec
 8005e60:	08007ee8 	.word	0x08007ee8
 8005e64:	08007ef4 	.word	0x08007ef4
 8005e68:	08007ef0 	.word	0x08007ef0
 8005e6c:	08007ef8 	.word	0x08007ef8
 8005e70:	2301      	movs	r3, #1
 8005e72:	9a06      	ldr	r2, [sp, #24]
 8005e74:	4631      	mov	r1, r6
 8005e76:	4628      	mov	r0, r5
 8005e78:	47b8      	blx	r7
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	f43f aecd 	beq.w	8005c1a <_printf_float+0xba>
 8005e80:	f10b 0b01 	add.w	fp, fp, #1
 8005e84:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005e88:	ebaa 0309 	sub.w	r3, sl, r9
 8005e8c:	455b      	cmp	r3, fp
 8005e8e:	dcef      	bgt.n	8005e70 <_printf_float+0x310>
 8005e90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e94:	429a      	cmp	r2, r3
 8005e96:	44d0      	add	r8, sl
 8005e98:	db15      	blt.n	8005ec6 <_printf_float+0x366>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	07da      	lsls	r2, r3, #31
 8005e9e:	d412      	bmi.n	8005ec6 <_printf_float+0x366>
 8005ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ea2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ea4:	eba3 020a 	sub.w	r2, r3, sl
 8005ea8:	eba3 0a01 	sub.w	sl, r3, r1
 8005eac:	4592      	cmp	sl, r2
 8005eae:	bfa8      	it	ge
 8005eb0:	4692      	movge	sl, r2
 8005eb2:	f1ba 0f00 	cmp.w	sl, #0
 8005eb6:	dc0e      	bgt.n	8005ed6 <_printf_float+0x376>
 8005eb8:	f04f 0800 	mov.w	r8, #0
 8005ebc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ec0:	f104 091a 	add.w	r9, r4, #26
 8005ec4:	e019      	b.n	8005efa <_printf_float+0x39a>
 8005ec6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4628      	mov	r0, r5
 8005ece:	47b8      	blx	r7
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d1e5      	bne.n	8005ea0 <_printf_float+0x340>
 8005ed4:	e6a1      	b.n	8005c1a <_printf_float+0xba>
 8005ed6:	4653      	mov	r3, sl
 8005ed8:	4642      	mov	r2, r8
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	d1e9      	bne.n	8005eb8 <_printf_float+0x358>
 8005ee4:	e699      	b.n	8005c1a <_printf_float+0xba>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	464a      	mov	r2, r9
 8005eea:	4631      	mov	r1, r6
 8005eec:	4628      	mov	r0, r5
 8005eee:	47b8      	blx	r7
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	f43f ae92 	beq.w	8005c1a <_printf_float+0xba>
 8005ef6:	f108 0801 	add.w	r8, r8, #1
 8005efa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	eba3 030a 	sub.w	r3, r3, sl
 8005f04:	4543      	cmp	r3, r8
 8005f06:	dcee      	bgt.n	8005ee6 <_printf_float+0x386>
 8005f08:	e74a      	b.n	8005da0 <_printf_float+0x240>
 8005f0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f0c:	2a01      	cmp	r2, #1
 8005f0e:	dc01      	bgt.n	8005f14 <_printf_float+0x3b4>
 8005f10:	07db      	lsls	r3, r3, #31
 8005f12:	d53a      	bpl.n	8005f8a <_printf_float+0x42a>
 8005f14:	2301      	movs	r3, #1
 8005f16:	4642      	mov	r2, r8
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f43f ae7b 	beq.w	8005c1a <_printf_float+0xba>
 8005f24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	47b8      	blx	r7
 8005f2e:	3001      	adds	r0, #1
 8005f30:	f108 0801 	add.w	r8, r8, #1
 8005f34:	f43f ae71 	beq.w	8005c1a <_printf_float+0xba>
 8005f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f103 3aff 	add.w	sl, r3, #4294967295
 8005f40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f44:	2300      	movs	r3, #0
 8005f46:	f7fa fdbf 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f4a:	b9c8      	cbnz	r0, 8005f80 <_printf_float+0x420>
 8005f4c:	4653      	mov	r3, sl
 8005f4e:	4642      	mov	r2, r8
 8005f50:	4631      	mov	r1, r6
 8005f52:	4628      	mov	r0, r5
 8005f54:	47b8      	blx	r7
 8005f56:	3001      	adds	r0, #1
 8005f58:	d10e      	bne.n	8005f78 <_printf_float+0x418>
 8005f5a:	e65e      	b.n	8005c1a <_printf_float+0xba>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	4652      	mov	r2, sl
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	f43f ae57 	beq.w	8005c1a <_printf_float+0xba>
 8005f6c:	f108 0801 	add.w	r8, r8, #1
 8005f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f72:	3b01      	subs	r3, #1
 8005f74:	4543      	cmp	r3, r8
 8005f76:	dcf1      	bgt.n	8005f5c <_printf_float+0x3fc>
 8005f78:	464b      	mov	r3, r9
 8005f7a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f7e:	e6de      	b.n	8005d3e <_printf_float+0x1de>
 8005f80:	f04f 0800 	mov.w	r8, #0
 8005f84:	f104 0a1a 	add.w	sl, r4, #26
 8005f88:	e7f2      	b.n	8005f70 <_printf_float+0x410>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e7df      	b.n	8005f4e <_printf_float+0x3ee>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	464a      	mov	r2, r9
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	f43f ae3e 	beq.w	8005c1a <_printf_float+0xba>
 8005f9e:	f108 0801 	add.w	r8, r8, #1
 8005fa2:	68e3      	ldr	r3, [r4, #12]
 8005fa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fa6:	1a9b      	subs	r3, r3, r2
 8005fa8:	4543      	cmp	r3, r8
 8005faa:	dcf0      	bgt.n	8005f8e <_printf_float+0x42e>
 8005fac:	e6fc      	b.n	8005da8 <_printf_float+0x248>
 8005fae:	f04f 0800 	mov.w	r8, #0
 8005fb2:	f104 0919 	add.w	r9, r4, #25
 8005fb6:	e7f4      	b.n	8005fa2 <_printf_float+0x442>
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	f43f ae8b 	beq.w	8005cd4 <_printf_float+0x174>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005fc4:	ab09      	add	r3, sp, #36	; 0x24
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	ec49 8b10 	vmov	d0, r8, r9
 8005fcc:	6022      	str	r2, [r4, #0]
 8005fce:	f8cd a004 	str.w	sl, [sp, #4]
 8005fd2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f7ff fd2e 	bl	8005a38 <__cvt>
 8005fdc:	4680      	mov	r8, r0
 8005fde:	e648      	b.n	8005c72 <_printf_float+0x112>

08005fe0 <_printf_common>:
 8005fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe4:	4691      	mov	r9, r2
 8005fe6:	461f      	mov	r7, r3
 8005fe8:	688a      	ldr	r2, [r1, #8]
 8005fea:	690b      	ldr	r3, [r1, #16]
 8005fec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	bfb8      	it	lt
 8005ff4:	4613      	movlt	r3, r2
 8005ff6:	f8c9 3000 	str.w	r3, [r9]
 8005ffa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ffe:	4606      	mov	r6, r0
 8006000:	460c      	mov	r4, r1
 8006002:	b112      	cbz	r2, 800600a <_printf_common+0x2a>
 8006004:	3301      	adds	r3, #1
 8006006:	f8c9 3000 	str.w	r3, [r9]
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	0699      	lsls	r1, r3, #26
 800600e:	bf42      	ittt	mi
 8006010:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006014:	3302      	addmi	r3, #2
 8006016:	f8c9 3000 	strmi.w	r3, [r9]
 800601a:	6825      	ldr	r5, [r4, #0]
 800601c:	f015 0506 	ands.w	r5, r5, #6
 8006020:	d107      	bne.n	8006032 <_printf_common+0x52>
 8006022:	f104 0a19 	add.w	sl, r4, #25
 8006026:	68e3      	ldr	r3, [r4, #12]
 8006028:	f8d9 2000 	ldr.w	r2, [r9]
 800602c:	1a9b      	subs	r3, r3, r2
 800602e:	42ab      	cmp	r3, r5
 8006030:	dc28      	bgt.n	8006084 <_printf_common+0xa4>
 8006032:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006036:	6822      	ldr	r2, [r4, #0]
 8006038:	3300      	adds	r3, #0
 800603a:	bf18      	it	ne
 800603c:	2301      	movne	r3, #1
 800603e:	0692      	lsls	r2, r2, #26
 8006040:	d42d      	bmi.n	800609e <_printf_common+0xbe>
 8006042:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006046:	4639      	mov	r1, r7
 8006048:	4630      	mov	r0, r6
 800604a:	47c0      	blx	r8
 800604c:	3001      	adds	r0, #1
 800604e:	d020      	beq.n	8006092 <_printf_common+0xb2>
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	68e5      	ldr	r5, [r4, #12]
 8006054:	f8d9 2000 	ldr.w	r2, [r9]
 8006058:	f003 0306 	and.w	r3, r3, #6
 800605c:	2b04      	cmp	r3, #4
 800605e:	bf08      	it	eq
 8006060:	1aad      	subeq	r5, r5, r2
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	6922      	ldr	r2, [r4, #16]
 8006066:	bf0c      	ite	eq
 8006068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800606c:	2500      	movne	r5, #0
 800606e:	4293      	cmp	r3, r2
 8006070:	bfc4      	itt	gt
 8006072:	1a9b      	subgt	r3, r3, r2
 8006074:	18ed      	addgt	r5, r5, r3
 8006076:	f04f 0900 	mov.w	r9, #0
 800607a:	341a      	adds	r4, #26
 800607c:	454d      	cmp	r5, r9
 800607e:	d11a      	bne.n	80060b6 <_printf_common+0xd6>
 8006080:	2000      	movs	r0, #0
 8006082:	e008      	b.n	8006096 <_printf_common+0xb6>
 8006084:	2301      	movs	r3, #1
 8006086:	4652      	mov	r2, sl
 8006088:	4639      	mov	r1, r7
 800608a:	4630      	mov	r0, r6
 800608c:	47c0      	blx	r8
 800608e:	3001      	adds	r0, #1
 8006090:	d103      	bne.n	800609a <_printf_common+0xba>
 8006092:	f04f 30ff 	mov.w	r0, #4294967295
 8006096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800609a:	3501      	adds	r5, #1
 800609c:	e7c3      	b.n	8006026 <_printf_common+0x46>
 800609e:	18e1      	adds	r1, r4, r3
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	2030      	movs	r0, #48	; 0x30
 80060a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060a8:	4422      	add	r2, r4
 80060aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060b2:	3302      	adds	r3, #2
 80060b4:	e7c5      	b.n	8006042 <_printf_common+0x62>
 80060b6:	2301      	movs	r3, #1
 80060b8:	4622      	mov	r2, r4
 80060ba:	4639      	mov	r1, r7
 80060bc:	4630      	mov	r0, r6
 80060be:	47c0      	blx	r8
 80060c0:	3001      	adds	r0, #1
 80060c2:	d0e6      	beq.n	8006092 <_printf_common+0xb2>
 80060c4:	f109 0901 	add.w	r9, r9, #1
 80060c8:	e7d8      	b.n	800607c <_printf_common+0x9c>
	...

080060cc <_printf_i>:
 80060cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80060d4:	460c      	mov	r4, r1
 80060d6:	7e09      	ldrb	r1, [r1, #24]
 80060d8:	b085      	sub	sp, #20
 80060da:	296e      	cmp	r1, #110	; 0x6e
 80060dc:	4617      	mov	r7, r2
 80060de:	4606      	mov	r6, r0
 80060e0:	4698      	mov	r8, r3
 80060e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060e4:	f000 80b3 	beq.w	800624e <_printf_i+0x182>
 80060e8:	d822      	bhi.n	8006130 <_printf_i+0x64>
 80060ea:	2963      	cmp	r1, #99	; 0x63
 80060ec:	d036      	beq.n	800615c <_printf_i+0x90>
 80060ee:	d80a      	bhi.n	8006106 <_printf_i+0x3a>
 80060f0:	2900      	cmp	r1, #0
 80060f2:	f000 80b9 	beq.w	8006268 <_printf_i+0x19c>
 80060f6:	2958      	cmp	r1, #88	; 0x58
 80060f8:	f000 8083 	beq.w	8006202 <_printf_i+0x136>
 80060fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006100:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006104:	e032      	b.n	800616c <_printf_i+0xa0>
 8006106:	2964      	cmp	r1, #100	; 0x64
 8006108:	d001      	beq.n	800610e <_printf_i+0x42>
 800610a:	2969      	cmp	r1, #105	; 0x69
 800610c:	d1f6      	bne.n	80060fc <_printf_i+0x30>
 800610e:	6820      	ldr	r0, [r4, #0]
 8006110:	6813      	ldr	r3, [r2, #0]
 8006112:	0605      	lsls	r5, r0, #24
 8006114:	f103 0104 	add.w	r1, r3, #4
 8006118:	d52a      	bpl.n	8006170 <_printf_i+0xa4>
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6011      	str	r1, [r2, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	da03      	bge.n	800612a <_printf_i+0x5e>
 8006122:	222d      	movs	r2, #45	; 0x2d
 8006124:	425b      	negs	r3, r3
 8006126:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800612a:	486f      	ldr	r0, [pc, #444]	; (80062e8 <_printf_i+0x21c>)
 800612c:	220a      	movs	r2, #10
 800612e:	e039      	b.n	80061a4 <_printf_i+0xd8>
 8006130:	2973      	cmp	r1, #115	; 0x73
 8006132:	f000 809d 	beq.w	8006270 <_printf_i+0x1a4>
 8006136:	d808      	bhi.n	800614a <_printf_i+0x7e>
 8006138:	296f      	cmp	r1, #111	; 0x6f
 800613a:	d020      	beq.n	800617e <_printf_i+0xb2>
 800613c:	2970      	cmp	r1, #112	; 0x70
 800613e:	d1dd      	bne.n	80060fc <_printf_i+0x30>
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	f043 0320 	orr.w	r3, r3, #32
 8006146:	6023      	str	r3, [r4, #0]
 8006148:	e003      	b.n	8006152 <_printf_i+0x86>
 800614a:	2975      	cmp	r1, #117	; 0x75
 800614c:	d017      	beq.n	800617e <_printf_i+0xb2>
 800614e:	2978      	cmp	r1, #120	; 0x78
 8006150:	d1d4      	bne.n	80060fc <_printf_i+0x30>
 8006152:	2378      	movs	r3, #120	; 0x78
 8006154:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006158:	4864      	ldr	r0, [pc, #400]	; (80062ec <_printf_i+0x220>)
 800615a:	e055      	b.n	8006208 <_printf_i+0x13c>
 800615c:	6813      	ldr	r3, [r2, #0]
 800615e:	1d19      	adds	r1, r3, #4
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6011      	str	r1, [r2, #0]
 8006164:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006168:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800616c:	2301      	movs	r3, #1
 800616e:	e08c      	b.n	800628a <_printf_i+0x1be>
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6011      	str	r1, [r2, #0]
 8006174:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006178:	bf18      	it	ne
 800617a:	b21b      	sxthne	r3, r3
 800617c:	e7cf      	b.n	800611e <_printf_i+0x52>
 800617e:	6813      	ldr	r3, [r2, #0]
 8006180:	6825      	ldr	r5, [r4, #0]
 8006182:	1d18      	adds	r0, r3, #4
 8006184:	6010      	str	r0, [r2, #0]
 8006186:	0628      	lsls	r0, r5, #24
 8006188:	d501      	bpl.n	800618e <_printf_i+0xc2>
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	e002      	b.n	8006194 <_printf_i+0xc8>
 800618e:	0668      	lsls	r0, r5, #25
 8006190:	d5fb      	bpl.n	800618a <_printf_i+0xbe>
 8006192:	881b      	ldrh	r3, [r3, #0]
 8006194:	4854      	ldr	r0, [pc, #336]	; (80062e8 <_printf_i+0x21c>)
 8006196:	296f      	cmp	r1, #111	; 0x6f
 8006198:	bf14      	ite	ne
 800619a:	220a      	movne	r2, #10
 800619c:	2208      	moveq	r2, #8
 800619e:	2100      	movs	r1, #0
 80061a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061a4:	6865      	ldr	r5, [r4, #4]
 80061a6:	60a5      	str	r5, [r4, #8]
 80061a8:	2d00      	cmp	r5, #0
 80061aa:	f2c0 8095 	blt.w	80062d8 <_printf_i+0x20c>
 80061ae:	6821      	ldr	r1, [r4, #0]
 80061b0:	f021 0104 	bic.w	r1, r1, #4
 80061b4:	6021      	str	r1, [r4, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d13d      	bne.n	8006236 <_printf_i+0x16a>
 80061ba:	2d00      	cmp	r5, #0
 80061bc:	f040 808e 	bne.w	80062dc <_printf_i+0x210>
 80061c0:	4665      	mov	r5, ip
 80061c2:	2a08      	cmp	r2, #8
 80061c4:	d10b      	bne.n	80061de <_printf_i+0x112>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	07db      	lsls	r3, r3, #31
 80061ca:	d508      	bpl.n	80061de <_printf_i+0x112>
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	6862      	ldr	r2, [r4, #4]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	bfde      	ittt	le
 80061d4:	2330      	movle	r3, #48	; 0x30
 80061d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80061de:	ebac 0305 	sub.w	r3, ip, r5
 80061e2:	6123      	str	r3, [r4, #16]
 80061e4:	f8cd 8000 	str.w	r8, [sp]
 80061e8:	463b      	mov	r3, r7
 80061ea:	aa03      	add	r2, sp, #12
 80061ec:	4621      	mov	r1, r4
 80061ee:	4630      	mov	r0, r6
 80061f0:	f7ff fef6 	bl	8005fe0 <_printf_common>
 80061f4:	3001      	adds	r0, #1
 80061f6:	d14d      	bne.n	8006294 <_printf_i+0x1c8>
 80061f8:	f04f 30ff 	mov.w	r0, #4294967295
 80061fc:	b005      	add	sp, #20
 80061fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006202:	4839      	ldr	r0, [pc, #228]	; (80062e8 <_printf_i+0x21c>)
 8006204:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006208:	6813      	ldr	r3, [r2, #0]
 800620a:	6821      	ldr	r1, [r4, #0]
 800620c:	1d1d      	adds	r5, r3, #4
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	6015      	str	r5, [r2, #0]
 8006212:	060a      	lsls	r2, r1, #24
 8006214:	d50b      	bpl.n	800622e <_printf_i+0x162>
 8006216:	07ca      	lsls	r2, r1, #31
 8006218:	bf44      	itt	mi
 800621a:	f041 0120 	orrmi.w	r1, r1, #32
 800621e:	6021      	strmi	r1, [r4, #0]
 8006220:	b91b      	cbnz	r3, 800622a <_printf_i+0x15e>
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	f022 0220 	bic.w	r2, r2, #32
 8006228:	6022      	str	r2, [r4, #0]
 800622a:	2210      	movs	r2, #16
 800622c:	e7b7      	b.n	800619e <_printf_i+0xd2>
 800622e:	064d      	lsls	r5, r1, #25
 8006230:	bf48      	it	mi
 8006232:	b29b      	uxthmi	r3, r3
 8006234:	e7ef      	b.n	8006216 <_printf_i+0x14a>
 8006236:	4665      	mov	r5, ip
 8006238:	fbb3 f1f2 	udiv	r1, r3, r2
 800623c:	fb02 3311 	mls	r3, r2, r1, r3
 8006240:	5cc3      	ldrb	r3, [r0, r3]
 8006242:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006246:	460b      	mov	r3, r1
 8006248:	2900      	cmp	r1, #0
 800624a:	d1f5      	bne.n	8006238 <_printf_i+0x16c>
 800624c:	e7b9      	b.n	80061c2 <_printf_i+0xf6>
 800624e:	6813      	ldr	r3, [r2, #0]
 8006250:	6825      	ldr	r5, [r4, #0]
 8006252:	6961      	ldr	r1, [r4, #20]
 8006254:	1d18      	adds	r0, r3, #4
 8006256:	6010      	str	r0, [r2, #0]
 8006258:	0628      	lsls	r0, r5, #24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	d501      	bpl.n	8006262 <_printf_i+0x196>
 800625e:	6019      	str	r1, [r3, #0]
 8006260:	e002      	b.n	8006268 <_printf_i+0x19c>
 8006262:	066a      	lsls	r2, r5, #25
 8006264:	d5fb      	bpl.n	800625e <_printf_i+0x192>
 8006266:	8019      	strh	r1, [r3, #0]
 8006268:	2300      	movs	r3, #0
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	4665      	mov	r5, ip
 800626e:	e7b9      	b.n	80061e4 <_printf_i+0x118>
 8006270:	6813      	ldr	r3, [r2, #0]
 8006272:	1d19      	adds	r1, r3, #4
 8006274:	6011      	str	r1, [r2, #0]
 8006276:	681d      	ldr	r5, [r3, #0]
 8006278:	6862      	ldr	r2, [r4, #4]
 800627a:	2100      	movs	r1, #0
 800627c:	4628      	mov	r0, r5
 800627e:	f7f9 ffaf 	bl	80001e0 <memchr>
 8006282:	b108      	cbz	r0, 8006288 <_printf_i+0x1bc>
 8006284:	1b40      	subs	r0, r0, r5
 8006286:	6060      	str	r0, [r4, #4]
 8006288:	6863      	ldr	r3, [r4, #4]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2300      	movs	r3, #0
 800628e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006292:	e7a7      	b.n	80061e4 <_printf_i+0x118>
 8006294:	6923      	ldr	r3, [r4, #16]
 8006296:	462a      	mov	r2, r5
 8006298:	4639      	mov	r1, r7
 800629a:	4630      	mov	r0, r6
 800629c:	47c0      	blx	r8
 800629e:	3001      	adds	r0, #1
 80062a0:	d0aa      	beq.n	80061f8 <_printf_i+0x12c>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	079b      	lsls	r3, r3, #30
 80062a6:	d413      	bmi.n	80062d0 <_printf_i+0x204>
 80062a8:	68e0      	ldr	r0, [r4, #12]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	4298      	cmp	r0, r3
 80062ae:	bfb8      	it	lt
 80062b0:	4618      	movlt	r0, r3
 80062b2:	e7a3      	b.n	80061fc <_printf_i+0x130>
 80062b4:	2301      	movs	r3, #1
 80062b6:	464a      	mov	r2, r9
 80062b8:	4639      	mov	r1, r7
 80062ba:	4630      	mov	r0, r6
 80062bc:	47c0      	blx	r8
 80062be:	3001      	adds	r0, #1
 80062c0:	d09a      	beq.n	80061f8 <_printf_i+0x12c>
 80062c2:	3501      	adds	r5, #1
 80062c4:	68e3      	ldr	r3, [r4, #12]
 80062c6:	9a03      	ldr	r2, [sp, #12]
 80062c8:	1a9b      	subs	r3, r3, r2
 80062ca:	42ab      	cmp	r3, r5
 80062cc:	dcf2      	bgt.n	80062b4 <_printf_i+0x1e8>
 80062ce:	e7eb      	b.n	80062a8 <_printf_i+0x1dc>
 80062d0:	2500      	movs	r5, #0
 80062d2:	f104 0919 	add.w	r9, r4, #25
 80062d6:	e7f5      	b.n	80062c4 <_printf_i+0x1f8>
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1ac      	bne.n	8006236 <_printf_i+0x16a>
 80062dc:	7803      	ldrb	r3, [r0, #0]
 80062de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062e6:	e76c      	b.n	80061c2 <_printf_i+0xf6>
 80062e8:	08007efa 	.word	0x08007efa
 80062ec:	08007f0b 	.word	0x08007f0b

080062f0 <siprintf>:
 80062f0:	b40e      	push	{r1, r2, r3}
 80062f2:	b500      	push	{lr}
 80062f4:	b09c      	sub	sp, #112	; 0x70
 80062f6:	ab1d      	add	r3, sp, #116	; 0x74
 80062f8:	9002      	str	r0, [sp, #8]
 80062fa:	9006      	str	r0, [sp, #24]
 80062fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006300:	4809      	ldr	r0, [pc, #36]	; (8006328 <siprintf+0x38>)
 8006302:	9107      	str	r1, [sp, #28]
 8006304:	9104      	str	r1, [sp, #16]
 8006306:	4909      	ldr	r1, [pc, #36]	; (800632c <siprintf+0x3c>)
 8006308:	f853 2b04 	ldr.w	r2, [r3], #4
 800630c:	9105      	str	r1, [sp, #20]
 800630e:	6800      	ldr	r0, [r0, #0]
 8006310:	9301      	str	r3, [sp, #4]
 8006312:	a902      	add	r1, sp, #8
 8006314:	f001 fa5c 	bl	80077d0 <_svfiprintf_r>
 8006318:	9b02      	ldr	r3, [sp, #8]
 800631a:	2200      	movs	r2, #0
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	b01c      	add	sp, #112	; 0x70
 8006320:	f85d eb04 	ldr.w	lr, [sp], #4
 8006324:	b003      	add	sp, #12
 8006326:	4770      	bx	lr
 8006328:	20000194 	.word	0x20000194
 800632c:	ffff0208 	.word	0xffff0208

08006330 <quorem>:
 8006330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	6903      	ldr	r3, [r0, #16]
 8006336:	690c      	ldr	r4, [r1, #16]
 8006338:	42a3      	cmp	r3, r4
 800633a:	4680      	mov	r8, r0
 800633c:	f2c0 8082 	blt.w	8006444 <quorem+0x114>
 8006340:	3c01      	subs	r4, #1
 8006342:	f101 0714 	add.w	r7, r1, #20
 8006346:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800634a:	f100 0614 	add.w	r6, r0, #20
 800634e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006352:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006356:	eb06 030c 	add.w	r3, r6, ip
 800635a:	3501      	adds	r5, #1
 800635c:	eb07 090c 	add.w	r9, r7, ip
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	fbb0 f5f5 	udiv	r5, r0, r5
 8006366:	b395      	cbz	r5, 80063ce <quorem+0x9e>
 8006368:	f04f 0a00 	mov.w	sl, #0
 800636c:	4638      	mov	r0, r7
 800636e:	46b6      	mov	lr, r6
 8006370:	46d3      	mov	fp, sl
 8006372:	f850 2b04 	ldr.w	r2, [r0], #4
 8006376:	b293      	uxth	r3, r2
 8006378:	fb05 a303 	mla	r3, r5, r3, sl
 800637c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006380:	b29b      	uxth	r3, r3
 8006382:	ebab 0303 	sub.w	r3, fp, r3
 8006386:	0c12      	lsrs	r2, r2, #16
 8006388:	f8de b000 	ldr.w	fp, [lr]
 800638c:	fb05 a202 	mla	r2, r5, r2, sl
 8006390:	fa13 f38b 	uxtah	r3, r3, fp
 8006394:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006398:	fa1f fb82 	uxth.w	fp, r2
 800639c:	f8de 2000 	ldr.w	r2, [lr]
 80063a0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80063a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063ae:	4581      	cmp	r9, r0
 80063b0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80063b4:	f84e 3b04 	str.w	r3, [lr], #4
 80063b8:	d2db      	bcs.n	8006372 <quorem+0x42>
 80063ba:	f856 300c 	ldr.w	r3, [r6, ip]
 80063be:	b933      	cbnz	r3, 80063ce <quorem+0x9e>
 80063c0:	9b01      	ldr	r3, [sp, #4]
 80063c2:	3b04      	subs	r3, #4
 80063c4:	429e      	cmp	r6, r3
 80063c6:	461a      	mov	r2, r3
 80063c8:	d330      	bcc.n	800642c <quorem+0xfc>
 80063ca:	f8c8 4010 	str.w	r4, [r8, #16]
 80063ce:	4640      	mov	r0, r8
 80063d0:	f001 f828 	bl	8007424 <__mcmp>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	db25      	blt.n	8006424 <quorem+0xf4>
 80063d8:	3501      	adds	r5, #1
 80063da:	4630      	mov	r0, r6
 80063dc:	f04f 0c00 	mov.w	ip, #0
 80063e0:	f857 2b04 	ldr.w	r2, [r7], #4
 80063e4:	f8d0 e000 	ldr.w	lr, [r0]
 80063e8:	b293      	uxth	r3, r2
 80063ea:	ebac 0303 	sub.w	r3, ip, r3
 80063ee:	0c12      	lsrs	r2, r2, #16
 80063f0:	fa13 f38e 	uxtah	r3, r3, lr
 80063f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006402:	45b9      	cmp	r9, r7
 8006404:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006408:	f840 3b04 	str.w	r3, [r0], #4
 800640c:	d2e8      	bcs.n	80063e0 <quorem+0xb0>
 800640e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006412:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006416:	b92a      	cbnz	r2, 8006424 <quorem+0xf4>
 8006418:	3b04      	subs	r3, #4
 800641a:	429e      	cmp	r6, r3
 800641c:	461a      	mov	r2, r3
 800641e:	d30b      	bcc.n	8006438 <quorem+0x108>
 8006420:	f8c8 4010 	str.w	r4, [r8, #16]
 8006424:	4628      	mov	r0, r5
 8006426:	b003      	add	sp, #12
 8006428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800642c:	6812      	ldr	r2, [r2, #0]
 800642e:	3b04      	subs	r3, #4
 8006430:	2a00      	cmp	r2, #0
 8006432:	d1ca      	bne.n	80063ca <quorem+0x9a>
 8006434:	3c01      	subs	r4, #1
 8006436:	e7c5      	b.n	80063c4 <quorem+0x94>
 8006438:	6812      	ldr	r2, [r2, #0]
 800643a:	3b04      	subs	r3, #4
 800643c:	2a00      	cmp	r2, #0
 800643e:	d1ef      	bne.n	8006420 <quorem+0xf0>
 8006440:	3c01      	subs	r4, #1
 8006442:	e7ea      	b.n	800641a <quorem+0xea>
 8006444:	2000      	movs	r0, #0
 8006446:	e7ee      	b.n	8006426 <quorem+0xf6>

08006448 <_dtoa_r>:
 8006448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644c:	ec57 6b10 	vmov	r6, r7, d0
 8006450:	b097      	sub	sp, #92	; 0x5c
 8006452:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006454:	9106      	str	r1, [sp, #24]
 8006456:	4604      	mov	r4, r0
 8006458:	920b      	str	r2, [sp, #44]	; 0x2c
 800645a:	9312      	str	r3, [sp, #72]	; 0x48
 800645c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006460:	e9cd 6700 	strd	r6, r7, [sp]
 8006464:	b93d      	cbnz	r5, 8006476 <_dtoa_r+0x2e>
 8006466:	2010      	movs	r0, #16
 8006468:	f000 fdb4 	bl	8006fd4 <malloc>
 800646c:	6260      	str	r0, [r4, #36]	; 0x24
 800646e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006472:	6005      	str	r5, [r0, #0]
 8006474:	60c5      	str	r5, [r0, #12]
 8006476:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006478:	6819      	ldr	r1, [r3, #0]
 800647a:	b151      	cbz	r1, 8006492 <_dtoa_r+0x4a>
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	604a      	str	r2, [r1, #4]
 8006480:	2301      	movs	r3, #1
 8006482:	4093      	lsls	r3, r2
 8006484:	608b      	str	r3, [r1, #8]
 8006486:	4620      	mov	r0, r4
 8006488:	f000 fdeb 	bl	8007062 <_Bfree>
 800648c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]
 8006492:	1e3b      	subs	r3, r7, #0
 8006494:	bfbb      	ittet	lt
 8006496:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800649a:	9301      	strlt	r3, [sp, #4]
 800649c:	2300      	movge	r3, #0
 800649e:	2201      	movlt	r2, #1
 80064a0:	bfac      	ite	ge
 80064a2:	f8c8 3000 	strge.w	r3, [r8]
 80064a6:	f8c8 2000 	strlt.w	r2, [r8]
 80064aa:	4baf      	ldr	r3, [pc, #700]	; (8006768 <_dtoa_r+0x320>)
 80064ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80064b0:	ea33 0308 	bics.w	r3, r3, r8
 80064b4:	d114      	bne.n	80064e0 <_dtoa_r+0x98>
 80064b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80064bc:	6013      	str	r3, [r2, #0]
 80064be:	9b00      	ldr	r3, [sp, #0]
 80064c0:	b923      	cbnz	r3, 80064cc <_dtoa_r+0x84>
 80064c2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f000 8542 	beq.w	8006f50 <_dtoa_r+0xb08>
 80064cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064ce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800677c <_dtoa_r+0x334>
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f000 8544 	beq.w	8006f60 <_dtoa_r+0xb18>
 80064d8:	f10b 0303 	add.w	r3, fp, #3
 80064dc:	f000 bd3e 	b.w	8006f5c <_dtoa_r+0xb14>
 80064e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80064e4:	2200      	movs	r2, #0
 80064e6:	2300      	movs	r3, #0
 80064e8:	4630      	mov	r0, r6
 80064ea:	4639      	mov	r1, r7
 80064ec:	f7fa faec 	bl	8000ac8 <__aeabi_dcmpeq>
 80064f0:	4681      	mov	r9, r0
 80064f2:	b168      	cbz	r0, 8006510 <_dtoa_r+0xc8>
 80064f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064f6:	2301      	movs	r3, #1
 80064f8:	6013      	str	r3, [r2, #0]
 80064fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 8524 	beq.w	8006f4a <_dtoa_r+0xb02>
 8006502:	4b9a      	ldr	r3, [pc, #616]	; (800676c <_dtoa_r+0x324>)
 8006504:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006506:	f103 3bff 	add.w	fp, r3, #4294967295
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	f000 bd28 	b.w	8006f60 <_dtoa_r+0xb18>
 8006510:	aa14      	add	r2, sp, #80	; 0x50
 8006512:	a915      	add	r1, sp, #84	; 0x54
 8006514:	ec47 6b10 	vmov	d0, r6, r7
 8006518:	4620      	mov	r0, r4
 800651a:	f000 fffa 	bl	8007512 <__d2b>
 800651e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006522:	9004      	str	r0, [sp, #16]
 8006524:	2d00      	cmp	r5, #0
 8006526:	d07c      	beq.n	8006622 <_dtoa_r+0x1da>
 8006528:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800652c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006530:	46b2      	mov	sl, r6
 8006532:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006536:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800653a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800653e:	2200      	movs	r2, #0
 8006540:	4b8b      	ldr	r3, [pc, #556]	; (8006770 <_dtoa_r+0x328>)
 8006542:	4650      	mov	r0, sl
 8006544:	4659      	mov	r1, fp
 8006546:	f7f9 fe9f 	bl	8000288 <__aeabi_dsub>
 800654a:	a381      	add	r3, pc, #516	; (adr r3, 8006750 <_dtoa_r+0x308>)
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	f7fa f852 	bl	80005f8 <__aeabi_dmul>
 8006554:	a380      	add	r3, pc, #512	; (adr r3, 8006758 <_dtoa_r+0x310>)
 8006556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655a:	f7f9 fe97 	bl	800028c <__adddf3>
 800655e:	4606      	mov	r6, r0
 8006560:	4628      	mov	r0, r5
 8006562:	460f      	mov	r7, r1
 8006564:	f7f9 ffde 	bl	8000524 <__aeabi_i2d>
 8006568:	a37d      	add	r3, pc, #500	; (adr r3, 8006760 <_dtoa_r+0x318>)
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	f7fa f843 	bl	80005f8 <__aeabi_dmul>
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	4630      	mov	r0, r6
 8006578:	4639      	mov	r1, r7
 800657a:	f7f9 fe87 	bl	800028c <__adddf3>
 800657e:	4606      	mov	r6, r0
 8006580:	460f      	mov	r7, r1
 8006582:	f7fa fae9 	bl	8000b58 <__aeabi_d2iz>
 8006586:	2200      	movs	r2, #0
 8006588:	4682      	mov	sl, r0
 800658a:	2300      	movs	r3, #0
 800658c:	4630      	mov	r0, r6
 800658e:	4639      	mov	r1, r7
 8006590:	f7fa faa4 	bl	8000adc <__aeabi_dcmplt>
 8006594:	b148      	cbz	r0, 80065aa <_dtoa_r+0x162>
 8006596:	4650      	mov	r0, sl
 8006598:	f7f9 ffc4 	bl	8000524 <__aeabi_i2d>
 800659c:	4632      	mov	r2, r6
 800659e:	463b      	mov	r3, r7
 80065a0:	f7fa fa92 	bl	8000ac8 <__aeabi_dcmpeq>
 80065a4:	b908      	cbnz	r0, 80065aa <_dtoa_r+0x162>
 80065a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065aa:	f1ba 0f16 	cmp.w	sl, #22
 80065ae:	d859      	bhi.n	8006664 <_dtoa_r+0x21c>
 80065b0:	4970      	ldr	r1, [pc, #448]	; (8006774 <_dtoa_r+0x32c>)
 80065b2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80065b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065be:	f7fa faab 	bl	8000b18 <__aeabi_dcmpgt>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	d050      	beq.n	8006668 <_dtoa_r+0x220>
 80065c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065ca:	2300      	movs	r3, #0
 80065cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80065ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065d0:	1b5d      	subs	r5, r3, r5
 80065d2:	f1b5 0801 	subs.w	r8, r5, #1
 80065d6:	bf49      	itett	mi
 80065d8:	f1c5 0301 	rsbmi	r3, r5, #1
 80065dc:	2300      	movpl	r3, #0
 80065de:	9305      	strmi	r3, [sp, #20]
 80065e0:	f04f 0800 	movmi.w	r8, #0
 80065e4:	bf58      	it	pl
 80065e6:	9305      	strpl	r3, [sp, #20]
 80065e8:	f1ba 0f00 	cmp.w	sl, #0
 80065ec:	db3e      	blt.n	800666c <_dtoa_r+0x224>
 80065ee:	2300      	movs	r3, #0
 80065f0:	44d0      	add	r8, sl
 80065f2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80065f6:	9307      	str	r3, [sp, #28]
 80065f8:	9b06      	ldr	r3, [sp, #24]
 80065fa:	2b09      	cmp	r3, #9
 80065fc:	f200 8090 	bhi.w	8006720 <_dtoa_r+0x2d8>
 8006600:	2b05      	cmp	r3, #5
 8006602:	bfc4      	itt	gt
 8006604:	3b04      	subgt	r3, #4
 8006606:	9306      	strgt	r3, [sp, #24]
 8006608:	9b06      	ldr	r3, [sp, #24]
 800660a:	f1a3 0302 	sub.w	r3, r3, #2
 800660e:	bfcc      	ite	gt
 8006610:	2500      	movgt	r5, #0
 8006612:	2501      	movle	r5, #1
 8006614:	2b03      	cmp	r3, #3
 8006616:	f200 808f 	bhi.w	8006738 <_dtoa_r+0x2f0>
 800661a:	e8df f003 	tbb	[pc, r3]
 800661e:	7f7d      	.short	0x7f7d
 8006620:	7131      	.short	0x7131
 8006622:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006626:	441d      	add	r5, r3
 8006628:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800662c:	2820      	cmp	r0, #32
 800662e:	dd13      	ble.n	8006658 <_dtoa_r+0x210>
 8006630:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006634:	9b00      	ldr	r3, [sp, #0]
 8006636:	fa08 f800 	lsl.w	r8, r8, r0
 800663a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800663e:	fa23 f000 	lsr.w	r0, r3, r0
 8006642:	ea48 0000 	orr.w	r0, r8, r0
 8006646:	f7f9 ff5d 	bl	8000504 <__aeabi_ui2d>
 800664a:	2301      	movs	r3, #1
 800664c:	4682      	mov	sl, r0
 800664e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006652:	3d01      	subs	r5, #1
 8006654:	9313      	str	r3, [sp, #76]	; 0x4c
 8006656:	e772      	b.n	800653e <_dtoa_r+0xf6>
 8006658:	9b00      	ldr	r3, [sp, #0]
 800665a:	f1c0 0020 	rsb	r0, r0, #32
 800665e:	fa03 f000 	lsl.w	r0, r3, r0
 8006662:	e7f0      	b.n	8006646 <_dtoa_r+0x1fe>
 8006664:	2301      	movs	r3, #1
 8006666:	e7b1      	b.n	80065cc <_dtoa_r+0x184>
 8006668:	900f      	str	r0, [sp, #60]	; 0x3c
 800666a:	e7b0      	b.n	80065ce <_dtoa_r+0x186>
 800666c:	9b05      	ldr	r3, [sp, #20]
 800666e:	eba3 030a 	sub.w	r3, r3, sl
 8006672:	9305      	str	r3, [sp, #20]
 8006674:	f1ca 0300 	rsb	r3, sl, #0
 8006678:	9307      	str	r3, [sp, #28]
 800667a:	2300      	movs	r3, #0
 800667c:	930e      	str	r3, [sp, #56]	; 0x38
 800667e:	e7bb      	b.n	80065f8 <_dtoa_r+0x1b0>
 8006680:	2301      	movs	r3, #1
 8006682:	930a      	str	r3, [sp, #40]	; 0x28
 8006684:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006686:	2b00      	cmp	r3, #0
 8006688:	dd59      	ble.n	800673e <_dtoa_r+0x2f6>
 800668a:	9302      	str	r3, [sp, #8]
 800668c:	4699      	mov	r9, r3
 800668e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006690:	2200      	movs	r2, #0
 8006692:	6072      	str	r2, [r6, #4]
 8006694:	2204      	movs	r2, #4
 8006696:	f102 0014 	add.w	r0, r2, #20
 800669a:	4298      	cmp	r0, r3
 800669c:	6871      	ldr	r1, [r6, #4]
 800669e:	d953      	bls.n	8006748 <_dtoa_r+0x300>
 80066a0:	4620      	mov	r0, r4
 80066a2:	f000 fcaa 	bl	8006ffa <_Balloc>
 80066a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066a8:	6030      	str	r0, [r6, #0]
 80066aa:	f1b9 0f0e 	cmp.w	r9, #14
 80066ae:	f8d3 b000 	ldr.w	fp, [r3]
 80066b2:	f200 80e6 	bhi.w	8006882 <_dtoa_r+0x43a>
 80066b6:	2d00      	cmp	r5, #0
 80066b8:	f000 80e3 	beq.w	8006882 <_dtoa_r+0x43a>
 80066bc:	ed9d 7b00 	vldr	d7, [sp]
 80066c0:	f1ba 0f00 	cmp.w	sl, #0
 80066c4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80066c8:	dd74      	ble.n	80067b4 <_dtoa_r+0x36c>
 80066ca:	4a2a      	ldr	r2, [pc, #168]	; (8006774 <_dtoa_r+0x32c>)
 80066cc:	f00a 030f 	and.w	r3, sl, #15
 80066d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80066d4:	ed93 7b00 	vldr	d7, [r3]
 80066d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80066dc:	06f0      	lsls	r0, r6, #27
 80066de:	ed8d 7b08 	vstr	d7, [sp, #32]
 80066e2:	d565      	bpl.n	80067b0 <_dtoa_r+0x368>
 80066e4:	4b24      	ldr	r3, [pc, #144]	; (8006778 <_dtoa_r+0x330>)
 80066e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066ee:	f7fa f8ad 	bl	800084c <__aeabi_ddiv>
 80066f2:	e9cd 0100 	strd	r0, r1, [sp]
 80066f6:	f006 060f 	and.w	r6, r6, #15
 80066fa:	2503      	movs	r5, #3
 80066fc:	4f1e      	ldr	r7, [pc, #120]	; (8006778 <_dtoa_r+0x330>)
 80066fe:	e04c      	b.n	800679a <_dtoa_r+0x352>
 8006700:	2301      	movs	r3, #1
 8006702:	930a      	str	r3, [sp, #40]	; 0x28
 8006704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006706:	4453      	add	r3, sl
 8006708:	f103 0901 	add.w	r9, r3, #1
 800670c:	9302      	str	r3, [sp, #8]
 800670e:	464b      	mov	r3, r9
 8006710:	2b01      	cmp	r3, #1
 8006712:	bfb8      	it	lt
 8006714:	2301      	movlt	r3, #1
 8006716:	e7ba      	b.n	800668e <_dtoa_r+0x246>
 8006718:	2300      	movs	r3, #0
 800671a:	e7b2      	b.n	8006682 <_dtoa_r+0x23a>
 800671c:	2300      	movs	r3, #0
 800671e:	e7f0      	b.n	8006702 <_dtoa_r+0x2ba>
 8006720:	2501      	movs	r5, #1
 8006722:	2300      	movs	r3, #0
 8006724:	9306      	str	r3, [sp, #24]
 8006726:	950a      	str	r5, [sp, #40]	; 0x28
 8006728:	f04f 33ff 	mov.w	r3, #4294967295
 800672c:	9302      	str	r3, [sp, #8]
 800672e:	4699      	mov	r9, r3
 8006730:	2200      	movs	r2, #0
 8006732:	2312      	movs	r3, #18
 8006734:	920b      	str	r2, [sp, #44]	; 0x2c
 8006736:	e7aa      	b.n	800668e <_dtoa_r+0x246>
 8006738:	2301      	movs	r3, #1
 800673a:	930a      	str	r3, [sp, #40]	; 0x28
 800673c:	e7f4      	b.n	8006728 <_dtoa_r+0x2e0>
 800673e:	2301      	movs	r3, #1
 8006740:	9302      	str	r3, [sp, #8]
 8006742:	4699      	mov	r9, r3
 8006744:	461a      	mov	r2, r3
 8006746:	e7f5      	b.n	8006734 <_dtoa_r+0x2ec>
 8006748:	3101      	adds	r1, #1
 800674a:	6071      	str	r1, [r6, #4]
 800674c:	0052      	lsls	r2, r2, #1
 800674e:	e7a2      	b.n	8006696 <_dtoa_r+0x24e>
 8006750:	636f4361 	.word	0x636f4361
 8006754:	3fd287a7 	.word	0x3fd287a7
 8006758:	8b60c8b3 	.word	0x8b60c8b3
 800675c:	3fc68a28 	.word	0x3fc68a28
 8006760:	509f79fb 	.word	0x509f79fb
 8006764:	3fd34413 	.word	0x3fd34413
 8006768:	7ff00000 	.word	0x7ff00000
 800676c:	08007ef9 	.word	0x08007ef9
 8006770:	3ff80000 	.word	0x3ff80000
 8006774:	08007f58 	.word	0x08007f58
 8006778:	08007f30 	.word	0x08007f30
 800677c:	08007f25 	.word	0x08007f25
 8006780:	07f1      	lsls	r1, r6, #31
 8006782:	d508      	bpl.n	8006796 <_dtoa_r+0x34e>
 8006784:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800678c:	f7f9 ff34 	bl	80005f8 <__aeabi_dmul>
 8006790:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006794:	3501      	adds	r5, #1
 8006796:	1076      	asrs	r6, r6, #1
 8006798:	3708      	adds	r7, #8
 800679a:	2e00      	cmp	r6, #0
 800679c:	d1f0      	bne.n	8006780 <_dtoa_r+0x338>
 800679e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067a6:	f7fa f851 	bl	800084c <__aeabi_ddiv>
 80067aa:	e9cd 0100 	strd	r0, r1, [sp]
 80067ae:	e01a      	b.n	80067e6 <_dtoa_r+0x39e>
 80067b0:	2502      	movs	r5, #2
 80067b2:	e7a3      	b.n	80066fc <_dtoa_r+0x2b4>
 80067b4:	f000 80a0 	beq.w	80068f8 <_dtoa_r+0x4b0>
 80067b8:	f1ca 0600 	rsb	r6, sl, #0
 80067bc:	4b9f      	ldr	r3, [pc, #636]	; (8006a3c <_dtoa_r+0x5f4>)
 80067be:	4fa0      	ldr	r7, [pc, #640]	; (8006a40 <_dtoa_r+0x5f8>)
 80067c0:	f006 020f 	and.w	r2, r6, #15
 80067c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067d0:	f7f9 ff12 	bl	80005f8 <__aeabi_dmul>
 80067d4:	e9cd 0100 	strd	r0, r1, [sp]
 80067d8:	1136      	asrs	r6, r6, #4
 80067da:	2300      	movs	r3, #0
 80067dc:	2502      	movs	r5, #2
 80067de:	2e00      	cmp	r6, #0
 80067e0:	d17f      	bne.n	80068e2 <_dtoa_r+0x49a>
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1e1      	bne.n	80067aa <_dtoa_r+0x362>
 80067e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 8087 	beq.w	80068fc <_dtoa_r+0x4b4>
 80067ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 80067f2:	2200      	movs	r2, #0
 80067f4:	4b93      	ldr	r3, [pc, #588]	; (8006a44 <_dtoa_r+0x5fc>)
 80067f6:	4630      	mov	r0, r6
 80067f8:	4639      	mov	r1, r7
 80067fa:	f7fa f96f 	bl	8000adc <__aeabi_dcmplt>
 80067fe:	2800      	cmp	r0, #0
 8006800:	d07c      	beq.n	80068fc <_dtoa_r+0x4b4>
 8006802:	f1b9 0f00 	cmp.w	r9, #0
 8006806:	d079      	beq.n	80068fc <_dtoa_r+0x4b4>
 8006808:	9b02      	ldr	r3, [sp, #8]
 800680a:	2b00      	cmp	r3, #0
 800680c:	dd35      	ble.n	800687a <_dtoa_r+0x432>
 800680e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006812:	9308      	str	r3, [sp, #32]
 8006814:	4639      	mov	r1, r7
 8006816:	2200      	movs	r2, #0
 8006818:	4b8b      	ldr	r3, [pc, #556]	; (8006a48 <_dtoa_r+0x600>)
 800681a:	4630      	mov	r0, r6
 800681c:	f7f9 feec 	bl	80005f8 <__aeabi_dmul>
 8006820:	e9cd 0100 	strd	r0, r1, [sp]
 8006824:	9f02      	ldr	r7, [sp, #8]
 8006826:	3501      	adds	r5, #1
 8006828:	4628      	mov	r0, r5
 800682a:	f7f9 fe7b 	bl	8000524 <__aeabi_i2d>
 800682e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006832:	f7f9 fee1 	bl	80005f8 <__aeabi_dmul>
 8006836:	2200      	movs	r2, #0
 8006838:	4b84      	ldr	r3, [pc, #528]	; (8006a4c <_dtoa_r+0x604>)
 800683a:	f7f9 fd27 	bl	800028c <__adddf3>
 800683e:	4605      	mov	r5, r0
 8006840:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006844:	2f00      	cmp	r7, #0
 8006846:	d15d      	bne.n	8006904 <_dtoa_r+0x4bc>
 8006848:	2200      	movs	r2, #0
 800684a:	4b81      	ldr	r3, [pc, #516]	; (8006a50 <_dtoa_r+0x608>)
 800684c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006850:	f7f9 fd1a 	bl	8000288 <__aeabi_dsub>
 8006854:	462a      	mov	r2, r5
 8006856:	4633      	mov	r3, r6
 8006858:	e9cd 0100 	strd	r0, r1, [sp]
 800685c:	f7fa f95c 	bl	8000b18 <__aeabi_dcmpgt>
 8006860:	2800      	cmp	r0, #0
 8006862:	f040 8288 	bne.w	8006d76 <_dtoa_r+0x92e>
 8006866:	462a      	mov	r2, r5
 8006868:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800686c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006870:	f7fa f934 	bl	8000adc <__aeabi_dcmplt>
 8006874:	2800      	cmp	r0, #0
 8006876:	f040 827c 	bne.w	8006d72 <_dtoa_r+0x92a>
 800687a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800687e:	e9cd 2300 	strd	r2, r3, [sp]
 8006882:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006884:	2b00      	cmp	r3, #0
 8006886:	f2c0 8150 	blt.w	8006b2a <_dtoa_r+0x6e2>
 800688a:	f1ba 0f0e 	cmp.w	sl, #14
 800688e:	f300 814c 	bgt.w	8006b2a <_dtoa_r+0x6e2>
 8006892:	4b6a      	ldr	r3, [pc, #424]	; (8006a3c <_dtoa_r+0x5f4>)
 8006894:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006898:	ed93 7b00 	vldr	d7, [r3]
 800689c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800689e:	2b00      	cmp	r3, #0
 80068a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80068a4:	f280 80d8 	bge.w	8006a58 <_dtoa_r+0x610>
 80068a8:	f1b9 0f00 	cmp.w	r9, #0
 80068ac:	f300 80d4 	bgt.w	8006a58 <_dtoa_r+0x610>
 80068b0:	f040 825e 	bne.w	8006d70 <_dtoa_r+0x928>
 80068b4:	2200      	movs	r2, #0
 80068b6:	4b66      	ldr	r3, [pc, #408]	; (8006a50 <_dtoa_r+0x608>)
 80068b8:	ec51 0b17 	vmov	r0, r1, d7
 80068bc:	f7f9 fe9c 	bl	80005f8 <__aeabi_dmul>
 80068c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068c4:	f7fa f91e 	bl	8000b04 <__aeabi_dcmpge>
 80068c8:	464f      	mov	r7, r9
 80068ca:	464e      	mov	r6, r9
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f040 8234 	bne.w	8006d3a <_dtoa_r+0x8f2>
 80068d2:	2331      	movs	r3, #49	; 0x31
 80068d4:	f10b 0501 	add.w	r5, fp, #1
 80068d8:	f88b 3000 	strb.w	r3, [fp]
 80068dc:	f10a 0a01 	add.w	sl, sl, #1
 80068e0:	e22f      	b.n	8006d42 <_dtoa_r+0x8fa>
 80068e2:	07f2      	lsls	r2, r6, #31
 80068e4:	d505      	bpl.n	80068f2 <_dtoa_r+0x4aa>
 80068e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	3501      	adds	r5, #1
 80068f0:	2301      	movs	r3, #1
 80068f2:	1076      	asrs	r6, r6, #1
 80068f4:	3708      	adds	r7, #8
 80068f6:	e772      	b.n	80067de <_dtoa_r+0x396>
 80068f8:	2502      	movs	r5, #2
 80068fa:	e774      	b.n	80067e6 <_dtoa_r+0x39e>
 80068fc:	f8cd a020 	str.w	sl, [sp, #32]
 8006900:	464f      	mov	r7, r9
 8006902:	e791      	b.n	8006828 <_dtoa_r+0x3e0>
 8006904:	4b4d      	ldr	r3, [pc, #308]	; (8006a3c <_dtoa_r+0x5f4>)
 8006906:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800690a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800690e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006910:	2b00      	cmp	r3, #0
 8006912:	d047      	beq.n	80069a4 <_dtoa_r+0x55c>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	2000      	movs	r0, #0
 800691a:	494e      	ldr	r1, [pc, #312]	; (8006a54 <_dtoa_r+0x60c>)
 800691c:	f7f9 ff96 	bl	800084c <__aeabi_ddiv>
 8006920:	462a      	mov	r2, r5
 8006922:	4633      	mov	r3, r6
 8006924:	f7f9 fcb0 	bl	8000288 <__aeabi_dsub>
 8006928:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800692c:	465d      	mov	r5, fp
 800692e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006932:	f7fa f911 	bl	8000b58 <__aeabi_d2iz>
 8006936:	4606      	mov	r6, r0
 8006938:	f7f9 fdf4 	bl	8000524 <__aeabi_i2d>
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006944:	f7f9 fca0 	bl	8000288 <__aeabi_dsub>
 8006948:	3630      	adds	r6, #48	; 0x30
 800694a:	f805 6b01 	strb.w	r6, [r5], #1
 800694e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006952:	e9cd 0100 	strd	r0, r1, [sp]
 8006956:	f7fa f8c1 	bl	8000adc <__aeabi_dcmplt>
 800695a:	2800      	cmp	r0, #0
 800695c:	d163      	bne.n	8006a26 <_dtoa_r+0x5de>
 800695e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006962:	2000      	movs	r0, #0
 8006964:	4937      	ldr	r1, [pc, #220]	; (8006a44 <_dtoa_r+0x5fc>)
 8006966:	f7f9 fc8f 	bl	8000288 <__aeabi_dsub>
 800696a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800696e:	f7fa f8b5 	bl	8000adc <__aeabi_dcmplt>
 8006972:	2800      	cmp	r0, #0
 8006974:	f040 80b7 	bne.w	8006ae6 <_dtoa_r+0x69e>
 8006978:	eba5 030b 	sub.w	r3, r5, fp
 800697c:	429f      	cmp	r7, r3
 800697e:	f77f af7c 	ble.w	800687a <_dtoa_r+0x432>
 8006982:	2200      	movs	r2, #0
 8006984:	4b30      	ldr	r3, [pc, #192]	; (8006a48 <_dtoa_r+0x600>)
 8006986:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	2200      	movs	r2, #0
 8006990:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006994:	4b2c      	ldr	r3, [pc, #176]	; (8006a48 <_dtoa_r+0x600>)
 8006996:	e9dd 0100 	ldrd	r0, r1, [sp]
 800699a:	f7f9 fe2d 	bl	80005f8 <__aeabi_dmul>
 800699e:	e9cd 0100 	strd	r0, r1, [sp]
 80069a2:	e7c4      	b.n	800692e <_dtoa_r+0x4e6>
 80069a4:	462a      	mov	r2, r5
 80069a6:	4633      	mov	r3, r6
 80069a8:	f7f9 fe26 	bl	80005f8 <__aeabi_dmul>
 80069ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80069b0:	eb0b 0507 	add.w	r5, fp, r7
 80069b4:	465e      	mov	r6, fp
 80069b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069ba:	f7fa f8cd 	bl	8000b58 <__aeabi_d2iz>
 80069be:	4607      	mov	r7, r0
 80069c0:	f7f9 fdb0 	bl	8000524 <__aeabi_i2d>
 80069c4:	3730      	adds	r7, #48	; 0x30
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069ce:	f7f9 fc5b 	bl	8000288 <__aeabi_dsub>
 80069d2:	f806 7b01 	strb.w	r7, [r6], #1
 80069d6:	42ae      	cmp	r6, r5
 80069d8:	e9cd 0100 	strd	r0, r1, [sp]
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	d126      	bne.n	8006a30 <_dtoa_r+0x5e8>
 80069e2:	4b1c      	ldr	r3, [pc, #112]	; (8006a54 <_dtoa_r+0x60c>)
 80069e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069e8:	f7f9 fc50 	bl	800028c <__adddf3>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069f4:	f7fa f890 	bl	8000b18 <__aeabi_dcmpgt>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d174      	bne.n	8006ae6 <_dtoa_r+0x69e>
 80069fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a00:	2000      	movs	r0, #0
 8006a02:	4914      	ldr	r1, [pc, #80]	; (8006a54 <_dtoa_r+0x60c>)
 8006a04:	f7f9 fc40 	bl	8000288 <__aeabi_dsub>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a10:	f7fa f864 	bl	8000adc <__aeabi_dcmplt>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	f43f af30 	beq.w	800687a <_dtoa_r+0x432>
 8006a1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a1e:	2b30      	cmp	r3, #48	; 0x30
 8006a20:	f105 32ff 	add.w	r2, r5, #4294967295
 8006a24:	d002      	beq.n	8006a2c <_dtoa_r+0x5e4>
 8006a26:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006a2a:	e04a      	b.n	8006ac2 <_dtoa_r+0x67a>
 8006a2c:	4615      	mov	r5, r2
 8006a2e:	e7f4      	b.n	8006a1a <_dtoa_r+0x5d2>
 8006a30:	4b05      	ldr	r3, [pc, #20]	; (8006a48 <_dtoa_r+0x600>)
 8006a32:	f7f9 fde1 	bl	80005f8 <__aeabi_dmul>
 8006a36:	e9cd 0100 	strd	r0, r1, [sp]
 8006a3a:	e7bc      	b.n	80069b6 <_dtoa_r+0x56e>
 8006a3c:	08007f58 	.word	0x08007f58
 8006a40:	08007f30 	.word	0x08007f30
 8006a44:	3ff00000 	.word	0x3ff00000
 8006a48:	40240000 	.word	0x40240000
 8006a4c:	401c0000 	.word	0x401c0000
 8006a50:	40140000 	.word	0x40140000
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a5c:	465d      	mov	r5, fp
 8006a5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a62:	4630      	mov	r0, r6
 8006a64:	4639      	mov	r1, r7
 8006a66:	f7f9 fef1 	bl	800084c <__aeabi_ddiv>
 8006a6a:	f7fa f875 	bl	8000b58 <__aeabi_d2iz>
 8006a6e:	4680      	mov	r8, r0
 8006a70:	f7f9 fd58 	bl	8000524 <__aeabi_i2d>
 8006a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a78:	f7f9 fdbe 	bl	80005f8 <__aeabi_dmul>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	4630      	mov	r0, r6
 8006a82:	4639      	mov	r1, r7
 8006a84:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006a88:	f7f9 fbfe 	bl	8000288 <__aeabi_dsub>
 8006a8c:	f805 6b01 	strb.w	r6, [r5], #1
 8006a90:	eba5 060b 	sub.w	r6, r5, fp
 8006a94:	45b1      	cmp	r9, r6
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	d139      	bne.n	8006b10 <_dtoa_r+0x6c8>
 8006a9c:	f7f9 fbf6 	bl	800028c <__adddf3>
 8006aa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006aa4:	4606      	mov	r6, r0
 8006aa6:	460f      	mov	r7, r1
 8006aa8:	f7fa f836 	bl	8000b18 <__aeabi_dcmpgt>
 8006aac:	b9c8      	cbnz	r0, 8006ae2 <_dtoa_r+0x69a>
 8006aae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	4639      	mov	r1, r7
 8006ab6:	f7fa f807 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aba:	b110      	cbz	r0, 8006ac2 <_dtoa_r+0x67a>
 8006abc:	f018 0f01 	tst.w	r8, #1
 8006ac0:	d10f      	bne.n	8006ae2 <_dtoa_r+0x69a>
 8006ac2:	9904      	ldr	r1, [sp, #16]
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f000 facc 	bl	8007062 <_Bfree>
 8006aca:	2300      	movs	r3, #0
 8006acc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ace:	702b      	strb	r3, [r5, #0]
 8006ad0:	f10a 0301 	add.w	r3, sl, #1
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 8241 	beq.w	8006f60 <_dtoa_r+0xb18>
 8006ade:	601d      	str	r5, [r3, #0]
 8006ae0:	e23e      	b.n	8006f60 <_dtoa_r+0xb18>
 8006ae2:	f8cd a020 	str.w	sl, [sp, #32]
 8006ae6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006aea:	2a39      	cmp	r2, #57	; 0x39
 8006aec:	f105 33ff 	add.w	r3, r5, #4294967295
 8006af0:	d108      	bne.n	8006b04 <_dtoa_r+0x6bc>
 8006af2:	459b      	cmp	fp, r3
 8006af4:	d10a      	bne.n	8006b0c <_dtoa_r+0x6c4>
 8006af6:	9b08      	ldr	r3, [sp, #32]
 8006af8:	3301      	adds	r3, #1
 8006afa:	9308      	str	r3, [sp, #32]
 8006afc:	2330      	movs	r3, #48	; 0x30
 8006afe:	f88b 3000 	strb.w	r3, [fp]
 8006b02:	465b      	mov	r3, fp
 8006b04:	781a      	ldrb	r2, [r3, #0]
 8006b06:	3201      	adds	r2, #1
 8006b08:	701a      	strb	r2, [r3, #0]
 8006b0a:	e78c      	b.n	8006a26 <_dtoa_r+0x5de>
 8006b0c:	461d      	mov	r5, r3
 8006b0e:	e7ea      	b.n	8006ae6 <_dtoa_r+0x69e>
 8006b10:	2200      	movs	r2, #0
 8006b12:	4b9b      	ldr	r3, [pc, #620]	; (8006d80 <_dtoa_r+0x938>)
 8006b14:	f7f9 fd70 	bl	80005f8 <__aeabi_dmul>
 8006b18:	2200      	movs	r2, #0
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	4606      	mov	r6, r0
 8006b1e:	460f      	mov	r7, r1
 8006b20:	f7f9 ffd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d09a      	beq.n	8006a5e <_dtoa_r+0x616>
 8006b28:	e7cb      	b.n	8006ac2 <_dtoa_r+0x67a>
 8006b2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b2c:	2a00      	cmp	r2, #0
 8006b2e:	f000 808b 	beq.w	8006c48 <_dtoa_r+0x800>
 8006b32:	9a06      	ldr	r2, [sp, #24]
 8006b34:	2a01      	cmp	r2, #1
 8006b36:	dc6e      	bgt.n	8006c16 <_dtoa_r+0x7ce>
 8006b38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b3a:	2a00      	cmp	r2, #0
 8006b3c:	d067      	beq.n	8006c0e <_dtoa_r+0x7c6>
 8006b3e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b42:	9f07      	ldr	r7, [sp, #28]
 8006b44:	9d05      	ldr	r5, [sp, #20]
 8006b46:	9a05      	ldr	r2, [sp, #20]
 8006b48:	2101      	movs	r1, #1
 8006b4a:	441a      	add	r2, r3
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	9205      	str	r2, [sp, #20]
 8006b50:	4498      	add	r8, r3
 8006b52:	f000 fb26 	bl	80071a2 <__i2b>
 8006b56:	4606      	mov	r6, r0
 8006b58:	2d00      	cmp	r5, #0
 8006b5a:	dd0c      	ble.n	8006b76 <_dtoa_r+0x72e>
 8006b5c:	f1b8 0f00 	cmp.w	r8, #0
 8006b60:	dd09      	ble.n	8006b76 <_dtoa_r+0x72e>
 8006b62:	4545      	cmp	r5, r8
 8006b64:	9a05      	ldr	r2, [sp, #20]
 8006b66:	462b      	mov	r3, r5
 8006b68:	bfa8      	it	ge
 8006b6a:	4643      	movge	r3, r8
 8006b6c:	1ad2      	subs	r2, r2, r3
 8006b6e:	9205      	str	r2, [sp, #20]
 8006b70:	1aed      	subs	r5, r5, r3
 8006b72:	eba8 0803 	sub.w	r8, r8, r3
 8006b76:	9b07      	ldr	r3, [sp, #28]
 8006b78:	b1eb      	cbz	r3, 8006bb6 <_dtoa_r+0x76e>
 8006b7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d067      	beq.n	8006c50 <_dtoa_r+0x808>
 8006b80:	b18f      	cbz	r7, 8006ba6 <_dtoa_r+0x75e>
 8006b82:	4631      	mov	r1, r6
 8006b84:	463a      	mov	r2, r7
 8006b86:	4620      	mov	r0, r4
 8006b88:	f000 fbaa 	bl	80072e0 <__pow5mult>
 8006b8c:	9a04      	ldr	r2, [sp, #16]
 8006b8e:	4601      	mov	r1, r0
 8006b90:	4606      	mov	r6, r0
 8006b92:	4620      	mov	r0, r4
 8006b94:	f000 fb0e 	bl	80071b4 <__multiply>
 8006b98:	9904      	ldr	r1, [sp, #16]
 8006b9a:	9008      	str	r0, [sp, #32]
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f000 fa60 	bl	8007062 <_Bfree>
 8006ba2:	9b08      	ldr	r3, [sp, #32]
 8006ba4:	9304      	str	r3, [sp, #16]
 8006ba6:	9b07      	ldr	r3, [sp, #28]
 8006ba8:	1bda      	subs	r2, r3, r7
 8006baa:	d004      	beq.n	8006bb6 <_dtoa_r+0x76e>
 8006bac:	9904      	ldr	r1, [sp, #16]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f000 fb96 	bl	80072e0 <__pow5mult>
 8006bb4:	9004      	str	r0, [sp, #16]
 8006bb6:	2101      	movs	r1, #1
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f000 faf2 	bl	80071a2 <__i2b>
 8006bbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bc0:	4607      	mov	r7, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 81d0 	beq.w	8006f68 <_dtoa_r+0xb20>
 8006bc8:	461a      	mov	r2, r3
 8006bca:	4601      	mov	r1, r0
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 fb87 	bl	80072e0 <__pow5mult>
 8006bd2:	9b06      	ldr	r3, [sp, #24]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	4607      	mov	r7, r0
 8006bd8:	dc40      	bgt.n	8006c5c <_dtoa_r+0x814>
 8006bda:	9b00      	ldr	r3, [sp, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d139      	bne.n	8006c54 <_dtoa_r+0x80c>
 8006be0:	9b01      	ldr	r3, [sp, #4]
 8006be2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d136      	bne.n	8006c58 <_dtoa_r+0x810>
 8006bea:	9b01      	ldr	r3, [sp, #4]
 8006bec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bf0:	0d1b      	lsrs	r3, r3, #20
 8006bf2:	051b      	lsls	r3, r3, #20
 8006bf4:	b12b      	cbz	r3, 8006c02 <_dtoa_r+0x7ba>
 8006bf6:	9b05      	ldr	r3, [sp, #20]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	9305      	str	r3, [sp, #20]
 8006bfc:	f108 0801 	add.w	r8, r8, #1
 8006c00:	2301      	movs	r3, #1
 8006c02:	9307      	str	r3, [sp, #28]
 8006c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d12a      	bne.n	8006c60 <_dtoa_r+0x818>
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	e030      	b.n	8006c70 <_dtoa_r+0x828>
 8006c0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c10:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c14:	e795      	b.n	8006b42 <_dtoa_r+0x6fa>
 8006c16:	9b07      	ldr	r3, [sp, #28]
 8006c18:	f109 37ff 	add.w	r7, r9, #4294967295
 8006c1c:	42bb      	cmp	r3, r7
 8006c1e:	bfbf      	itttt	lt
 8006c20:	9b07      	ldrlt	r3, [sp, #28]
 8006c22:	9707      	strlt	r7, [sp, #28]
 8006c24:	1afa      	sublt	r2, r7, r3
 8006c26:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006c28:	bfbb      	ittet	lt
 8006c2a:	189b      	addlt	r3, r3, r2
 8006c2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006c2e:	1bdf      	subge	r7, r3, r7
 8006c30:	2700      	movlt	r7, #0
 8006c32:	f1b9 0f00 	cmp.w	r9, #0
 8006c36:	bfb5      	itete	lt
 8006c38:	9b05      	ldrlt	r3, [sp, #20]
 8006c3a:	9d05      	ldrge	r5, [sp, #20]
 8006c3c:	eba3 0509 	sublt.w	r5, r3, r9
 8006c40:	464b      	movge	r3, r9
 8006c42:	bfb8      	it	lt
 8006c44:	2300      	movlt	r3, #0
 8006c46:	e77e      	b.n	8006b46 <_dtoa_r+0x6fe>
 8006c48:	9f07      	ldr	r7, [sp, #28]
 8006c4a:	9d05      	ldr	r5, [sp, #20]
 8006c4c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006c4e:	e783      	b.n	8006b58 <_dtoa_r+0x710>
 8006c50:	9a07      	ldr	r2, [sp, #28]
 8006c52:	e7ab      	b.n	8006bac <_dtoa_r+0x764>
 8006c54:	2300      	movs	r3, #0
 8006c56:	e7d4      	b.n	8006c02 <_dtoa_r+0x7ba>
 8006c58:	9b00      	ldr	r3, [sp, #0]
 8006c5a:	e7d2      	b.n	8006c02 <_dtoa_r+0x7ba>
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	9307      	str	r3, [sp, #28]
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006c66:	6918      	ldr	r0, [r3, #16]
 8006c68:	f000 fa4d 	bl	8007106 <__hi0bits>
 8006c6c:	f1c0 0020 	rsb	r0, r0, #32
 8006c70:	4440      	add	r0, r8
 8006c72:	f010 001f 	ands.w	r0, r0, #31
 8006c76:	d047      	beq.n	8006d08 <_dtoa_r+0x8c0>
 8006c78:	f1c0 0320 	rsb	r3, r0, #32
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	dd3b      	ble.n	8006cf8 <_dtoa_r+0x8b0>
 8006c80:	9b05      	ldr	r3, [sp, #20]
 8006c82:	f1c0 001c 	rsb	r0, r0, #28
 8006c86:	4403      	add	r3, r0
 8006c88:	9305      	str	r3, [sp, #20]
 8006c8a:	4405      	add	r5, r0
 8006c8c:	4480      	add	r8, r0
 8006c8e:	9b05      	ldr	r3, [sp, #20]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	dd05      	ble.n	8006ca0 <_dtoa_r+0x858>
 8006c94:	461a      	mov	r2, r3
 8006c96:	9904      	ldr	r1, [sp, #16]
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 fb6f 	bl	800737c <__lshift>
 8006c9e:	9004      	str	r0, [sp, #16]
 8006ca0:	f1b8 0f00 	cmp.w	r8, #0
 8006ca4:	dd05      	ble.n	8006cb2 <_dtoa_r+0x86a>
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	4642      	mov	r2, r8
 8006caa:	4620      	mov	r0, r4
 8006cac:	f000 fb66 	bl	800737c <__lshift>
 8006cb0:	4607      	mov	r7, r0
 8006cb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cb4:	b353      	cbz	r3, 8006d0c <_dtoa_r+0x8c4>
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	9804      	ldr	r0, [sp, #16]
 8006cba:	f000 fbb3 	bl	8007424 <__mcmp>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	da24      	bge.n	8006d0c <_dtoa_r+0x8c4>
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	220a      	movs	r2, #10
 8006cc6:	9904      	ldr	r1, [sp, #16]
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f000 f9e1 	bl	8007090 <__multadd>
 8006cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd0:	9004      	str	r0, [sp, #16]
 8006cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 814d 	beq.w	8006f76 <_dtoa_r+0xb2e>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4631      	mov	r1, r6
 8006ce0:	220a      	movs	r2, #10
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 f9d4 	bl	8007090 <__multadd>
 8006ce8:	9b02      	ldr	r3, [sp, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	4606      	mov	r6, r0
 8006cee:	dc4f      	bgt.n	8006d90 <_dtoa_r+0x948>
 8006cf0:	9b06      	ldr	r3, [sp, #24]
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	dd4c      	ble.n	8006d90 <_dtoa_r+0x948>
 8006cf6:	e011      	b.n	8006d1c <_dtoa_r+0x8d4>
 8006cf8:	d0c9      	beq.n	8006c8e <_dtoa_r+0x846>
 8006cfa:	9a05      	ldr	r2, [sp, #20]
 8006cfc:	331c      	adds	r3, #28
 8006cfe:	441a      	add	r2, r3
 8006d00:	9205      	str	r2, [sp, #20]
 8006d02:	441d      	add	r5, r3
 8006d04:	4498      	add	r8, r3
 8006d06:	e7c2      	b.n	8006c8e <_dtoa_r+0x846>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	e7f6      	b.n	8006cfa <_dtoa_r+0x8b2>
 8006d0c:	f1b9 0f00 	cmp.w	r9, #0
 8006d10:	dc38      	bgt.n	8006d84 <_dtoa_r+0x93c>
 8006d12:	9b06      	ldr	r3, [sp, #24]
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	dd35      	ble.n	8006d84 <_dtoa_r+0x93c>
 8006d18:	f8cd 9008 	str.w	r9, [sp, #8]
 8006d1c:	9b02      	ldr	r3, [sp, #8]
 8006d1e:	b963      	cbnz	r3, 8006d3a <_dtoa_r+0x8f2>
 8006d20:	4639      	mov	r1, r7
 8006d22:	2205      	movs	r2, #5
 8006d24:	4620      	mov	r0, r4
 8006d26:	f000 f9b3 	bl	8007090 <__multadd>
 8006d2a:	4601      	mov	r1, r0
 8006d2c:	4607      	mov	r7, r0
 8006d2e:	9804      	ldr	r0, [sp, #16]
 8006d30:	f000 fb78 	bl	8007424 <__mcmp>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	f73f adcc 	bgt.w	80068d2 <_dtoa_r+0x48a>
 8006d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d3c:	465d      	mov	r5, fp
 8006d3e:	ea6f 0a03 	mvn.w	sl, r3
 8006d42:	f04f 0900 	mov.w	r9, #0
 8006d46:	4639      	mov	r1, r7
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f000 f98a 	bl	8007062 <_Bfree>
 8006d4e:	2e00      	cmp	r6, #0
 8006d50:	f43f aeb7 	beq.w	8006ac2 <_dtoa_r+0x67a>
 8006d54:	f1b9 0f00 	cmp.w	r9, #0
 8006d58:	d005      	beq.n	8006d66 <_dtoa_r+0x91e>
 8006d5a:	45b1      	cmp	r9, r6
 8006d5c:	d003      	beq.n	8006d66 <_dtoa_r+0x91e>
 8006d5e:	4649      	mov	r1, r9
 8006d60:	4620      	mov	r0, r4
 8006d62:	f000 f97e 	bl	8007062 <_Bfree>
 8006d66:	4631      	mov	r1, r6
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 f97a 	bl	8007062 <_Bfree>
 8006d6e:	e6a8      	b.n	8006ac2 <_dtoa_r+0x67a>
 8006d70:	2700      	movs	r7, #0
 8006d72:	463e      	mov	r6, r7
 8006d74:	e7e1      	b.n	8006d3a <_dtoa_r+0x8f2>
 8006d76:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006d7a:	463e      	mov	r6, r7
 8006d7c:	e5a9      	b.n	80068d2 <_dtoa_r+0x48a>
 8006d7e:	bf00      	nop
 8006d80:	40240000 	.word	0x40240000
 8006d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d86:	f8cd 9008 	str.w	r9, [sp, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 80fa 	beq.w	8006f84 <_dtoa_r+0xb3c>
 8006d90:	2d00      	cmp	r5, #0
 8006d92:	dd05      	ble.n	8006da0 <_dtoa_r+0x958>
 8006d94:	4631      	mov	r1, r6
 8006d96:	462a      	mov	r2, r5
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f000 faef 	bl	800737c <__lshift>
 8006d9e:	4606      	mov	r6, r0
 8006da0:	9b07      	ldr	r3, [sp, #28]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d04c      	beq.n	8006e40 <_dtoa_r+0x9f8>
 8006da6:	6871      	ldr	r1, [r6, #4]
 8006da8:	4620      	mov	r0, r4
 8006daa:	f000 f926 	bl	8006ffa <_Balloc>
 8006dae:	6932      	ldr	r2, [r6, #16]
 8006db0:	3202      	adds	r2, #2
 8006db2:	4605      	mov	r5, r0
 8006db4:	0092      	lsls	r2, r2, #2
 8006db6:	f106 010c 	add.w	r1, r6, #12
 8006dba:	300c      	adds	r0, #12
 8006dbc:	f000 f912 	bl	8006fe4 <memcpy>
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	4629      	mov	r1, r5
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f000 fad9 	bl	800737c <__lshift>
 8006dca:	9b00      	ldr	r3, [sp, #0]
 8006dcc:	f8cd b014 	str.w	fp, [sp, #20]
 8006dd0:	f003 0301 	and.w	r3, r3, #1
 8006dd4:	46b1      	mov	r9, r6
 8006dd6:	9307      	str	r3, [sp, #28]
 8006dd8:	4606      	mov	r6, r0
 8006dda:	4639      	mov	r1, r7
 8006ddc:	9804      	ldr	r0, [sp, #16]
 8006dde:	f7ff faa7 	bl	8006330 <quorem>
 8006de2:	4649      	mov	r1, r9
 8006de4:	4605      	mov	r5, r0
 8006de6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006dea:	9804      	ldr	r0, [sp, #16]
 8006dec:	f000 fb1a 	bl	8007424 <__mcmp>
 8006df0:	4632      	mov	r2, r6
 8006df2:	9000      	str	r0, [sp, #0]
 8006df4:	4639      	mov	r1, r7
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 fb2e 	bl	8007458 <__mdiff>
 8006dfc:	68c3      	ldr	r3, [r0, #12]
 8006dfe:	4602      	mov	r2, r0
 8006e00:	bb03      	cbnz	r3, 8006e44 <_dtoa_r+0x9fc>
 8006e02:	4601      	mov	r1, r0
 8006e04:	9008      	str	r0, [sp, #32]
 8006e06:	9804      	ldr	r0, [sp, #16]
 8006e08:	f000 fb0c 	bl	8007424 <__mcmp>
 8006e0c:	9a08      	ldr	r2, [sp, #32]
 8006e0e:	4603      	mov	r3, r0
 8006e10:	4611      	mov	r1, r2
 8006e12:	4620      	mov	r0, r4
 8006e14:	9308      	str	r3, [sp, #32]
 8006e16:	f000 f924 	bl	8007062 <_Bfree>
 8006e1a:	9b08      	ldr	r3, [sp, #32]
 8006e1c:	b9a3      	cbnz	r3, 8006e48 <_dtoa_r+0xa00>
 8006e1e:	9a06      	ldr	r2, [sp, #24]
 8006e20:	b992      	cbnz	r2, 8006e48 <_dtoa_r+0xa00>
 8006e22:	9a07      	ldr	r2, [sp, #28]
 8006e24:	b982      	cbnz	r2, 8006e48 <_dtoa_r+0xa00>
 8006e26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e2a:	d029      	beq.n	8006e80 <_dtoa_r+0xa38>
 8006e2c:	9b00      	ldr	r3, [sp, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	dd01      	ble.n	8006e36 <_dtoa_r+0x9ee>
 8006e32:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006e36:	9b05      	ldr	r3, [sp, #20]
 8006e38:	1c5d      	adds	r5, r3, #1
 8006e3a:	f883 8000 	strb.w	r8, [r3]
 8006e3e:	e782      	b.n	8006d46 <_dtoa_r+0x8fe>
 8006e40:	4630      	mov	r0, r6
 8006e42:	e7c2      	b.n	8006dca <_dtoa_r+0x982>
 8006e44:	2301      	movs	r3, #1
 8006e46:	e7e3      	b.n	8006e10 <_dtoa_r+0x9c8>
 8006e48:	9a00      	ldr	r2, [sp, #0]
 8006e4a:	2a00      	cmp	r2, #0
 8006e4c:	db04      	blt.n	8006e58 <_dtoa_r+0xa10>
 8006e4e:	d125      	bne.n	8006e9c <_dtoa_r+0xa54>
 8006e50:	9a06      	ldr	r2, [sp, #24]
 8006e52:	bb1a      	cbnz	r2, 8006e9c <_dtoa_r+0xa54>
 8006e54:	9a07      	ldr	r2, [sp, #28]
 8006e56:	bb0a      	cbnz	r2, 8006e9c <_dtoa_r+0xa54>
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	ddec      	ble.n	8006e36 <_dtoa_r+0x9ee>
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	9904      	ldr	r1, [sp, #16]
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fa8b 	bl	800737c <__lshift>
 8006e66:	4639      	mov	r1, r7
 8006e68:	9004      	str	r0, [sp, #16]
 8006e6a:	f000 fadb 	bl	8007424 <__mcmp>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	dc03      	bgt.n	8006e7a <_dtoa_r+0xa32>
 8006e72:	d1e0      	bne.n	8006e36 <_dtoa_r+0x9ee>
 8006e74:	f018 0f01 	tst.w	r8, #1
 8006e78:	d0dd      	beq.n	8006e36 <_dtoa_r+0x9ee>
 8006e7a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006e7e:	d1d8      	bne.n	8006e32 <_dtoa_r+0x9ea>
 8006e80:	9b05      	ldr	r3, [sp, #20]
 8006e82:	9a05      	ldr	r2, [sp, #20]
 8006e84:	1c5d      	adds	r5, r3, #1
 8006e86:	2339      	movs	r3, #57	; 0x39
 8006e88:	7013      	strb	r3, [r2, #0]
 8006e8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e8e:	2b39      	cmp	r3, #57	; 0x39
 8006e90:	f105 32ff 	add.w	r2, r5, #4294967295
 8006e94:	d04f      	beq.n	8006f36 <_dtoa_r+0xaee>
 8006e96:	3301      	adds	r3, #1
 8006e98:	7013      	strb	r3, [r2, #0]
 8006e9a:	e754      	b.n	8006d46 <_dtoa_r+0x8fe>
 8006e9c:	9a05      	ldr	r2, [sp, #20]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f102 0501 	add.w	r5, r2, #1
 8006ea4:	dd06      	ble.n	8006eb4 <_dtoa_r+0xa6c>
 8006ea6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006eaa:	d0e9      	beq.n	8006e80 <_dtoa_r+0xa38>
 8006eac:	f108 0801 	add.w	r8, r8, #1
 8006eb0:	9b05      	ldr	r3, [sp, #20]
 8006eb2:	e7c2      	b.n	8006e3a <_dtoa_r+0x9f2>
 8006eb4:	9a02      	ldr	r2, [sp, #8]
 8006eb6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006eba:	eba5 030b 	sub.w	r3, r5, fp
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d021      	beq.n	8006f06 <_dtoa_r+0xabe>
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	220a      	movs	r2, #10
 8006ec6:	9904      	ldr	r1, [sp, #16]
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f000 f8e1 	bl	8007090 <__multadd>
 8006ece:	45b1      	cmp	r9, r6
 8006ed0:	9004      	str	r0, [sp, #16]
 8006ed2:	f04f 0300 	mov.w	r3, #0
 8006ed6:	f04f 020a 	mov.w	r2, #10
 8006eda:	4649      	mov	r1, r9
 8006edc:	4620      	mov	r0, r4
 8006ede:	d105      	bne.n	8006eec <_dtoa_r+0xaa4>
 8006ee0:	f000 f8d6 	bl	8007090 <__multadd>
 8006ee4:	4681      	mov	r9, r0
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	9505      	str	r5, [sp, #20]
 8006eea:	e776      	b.n	8006dda <_dtoa_r+0x992>
 8006eec:	f000 f8d0 	bl	8007090 <__multadd>
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	4681      	mov	r9, r0
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	220a      	movs	r2, #10
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f000 f8c9 	bl	8007090 <__multadd>
 8006efe:	4606      	mov	r6, r0
 8006f00:	e7f2      	b.n	8006ee8 <_dtoa_r+0xaa0>
 8006f02:	f04f 0900 	mov.w	r9, #0
 8006f06:	2201      	movs	r2, #1
 8006f08:	9904      	ldr	r1, [sp, #16]
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	f000 fa36 	bl	800737c <__lshift>
 8006f10:	4639      	mov	r1, r7
 8006f12:	9004      	str	r0, [sp, #16]
 8006f14:	f000 fa86 	bl	8007424 <__mcmp>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	dcb6      	bgt.n	8006e8a <_dtoa_r+0xa42>
 8006f1c:	d102      	bne.n	8006f24 <_dtoa_r+0xadc>
 8006f1e:	f018 0f01 	tst.w	r8, #1
 8006f22:	d1b2      	bne.n	8006e8a <_dtoa_r+0xa42>
 8006f24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f28:	2b30      	cmp	r3, #48	; 0x30
 8006f2a:	f105 32ff 	add.w	r2, r5, #4294967295
 8006f2e:	f47f af0a 	bne.w	8006d46 <_dtoa_r+0x8fe>
 8006f32:	4615      	mov	r5, r2
 8006f34:	e7f6      	b.n	8006f24 <_dtoa_r+0xadc>
 8006f36:	4593      	cmp	fp, r2
 8006f38:	d105      	bne.n	8006f46 <_dtoa_r+0xafe>
 8006f3a:	2331      	movs	r3, #49	; 0x31
 8006f3c:	f10a 0a01 	add.w	sl, sl, #1
 8006f40:	f88b 3000 	strb.w	r3, [fp]
 8006f44:	e6ff      	b.n	8006d46 <_dtoa_r+0x8fe>
 8006f46:	4615      	mov	r5, r2
 8006f48:	e79f      	b.n	8006e8a <_dtoa_r+0xa42>
 8006f4a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006fb0 <_dtoa_r+0xb68>
 8006f4e:	e007      	b.n	8006f60 <_dtoa_r+0xb18>
 8006f50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f52:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006fb4 <_dtoa_r+0xb6c>
 8006f56:	b11b      	cbz	r3, 8006f60 <_dtoa_r+0xb18>
 8006f58:	f10b 0308 	add.w	r3, fp, #8
 8006f5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f5e:	6013      	str	r3, [r2, #0]
 8006f60:	4658      	mov	r0, fp
 8006f62:	b017      	add	sp, #92	; 0x5c
 8006f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f68:	9b06      	ldr	r3, [sp, #24]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	f77f ae35 	ble.w	8006bda <_dtoa_r+0x792>
 8006f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f72:	9307      	str	r3, [sp, #28]
 8006f74:	e649      	b.n	8006c0a <_dtoa_r+0x7c2>
 8006f76:	9b02      	ldr	r3, [sp, #8]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	dc03      	bgt.n	8006f84 <_dtoa_r+0xb3c>
 8006f7c:	9b06      	ldr	r3, [sp, #24]
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	f73f aecc 	bgt.w	8006d1c <_dtoa_r+0x8d4>
 8006f84:	465d      	mov	r5, fp
 8006f86:	4639      	mov	r1, r7
 8006f88:	9804      	ldr	r0, [sp, #16]
 8006f8a:	f7ff f9d1 	bl	8006330 <quorem>
 8006f8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006f92:	f805 8b01 	strb.w	r8, [r5], #1
 8006f96:	9a02      	ldr	r2, [sp, #8]
 8006f98:	eba5 030b 	sub.w	r3, r5, fp
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	ddb0      	ble.n	8006f02 <_dtoa_r+0xaba>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	220a      	movs	r2, #10
 8006fa4:	9904      	ldr	r1, [sp, #16]
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	f000 f872 	bl	8007090 <__multadd>
 8006fac:	9004      	str	r0, [sp, #16]
 8006fae:	e7ea      	b.n	8006f86 <_dtoa_r+0xb3e>
 8006fb0:	08007ef8 	.word	0x08007ef8
 8006fb4:	08007f1c 	.word	0x08007f1c

08006fb8 <_localeconv_r>:
 8006fb8:	4b04      	ldr	r3, [pc, #16]	; (8006fcc <_localeconv_r+0x14>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6a18      	ldr	r0, [r3, #32]
 8006fbe:	4b04      	ldr	r3, [pc, #16]	; (8006fd0 <_localeconv_r+0x18>)
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	bf08      	it	eq
 8006fc4:	4618      	moveq	r0, r3
 8006fc6:	30f0      	adds	r0, #240	; 0xf0
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	20000194 	.word	0x20000194
 8006fd0:	200001f8 	.word	0x200001f8

08006fd4 <malloc>:
 8006fd4:	4b02      	ldr	r3, [pc, #8]	; (8006fe0 <malloc+0xc>)
 8006fd6:	4601      	mov	r1, r0
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	f000 bb45 	b.w	8007668 <_malloc_r>
 8006fde:	bf00      	nop
 8006fe0:	20000194 	.word	0x20000194

08006fe4 <memcpy>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	1e43      	subs	r3, r0, #1
 8006fe8:	440a      	add	r2, r1
 8006fea:	4291      	cmp	r1, r2
 8006fec:	d100      	bne.n	8006ff0 <memcpy+0xc>
 8006fee:	bd10      	pop	{r4, pc}
 8006ff0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ff8:	e7f7      	b.n	8006fea <memcpy+0x6>

08006ffa <_Balloc>:
 8006ffa:	b570      	push	{r4, r5, r6, lr}
 8006ffc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ffe:	4604      	mov	r4, r0
 8007000:	460e      	mov	r6, r1
 8007002:	b93d      	cbnz	r5, 8007014 <_Balloc+0x1a>
 8007004:	2010      	movs	r0, #16
 8007006:	f7ff ffe5 	bl	8006fd4 <malloc>
 800700a:	6260      	str	r0, [r4, #36]	; 0x24
 800700c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007010:	6005      	str	r5, [r0, #0]
 8007012:	60c5      	str	r5, [r0, #12]
 8007014:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007016:	68eb      	ldr	r3, [r5, #12]
 8007018:	b183      	cbz	r3, 800703c <_Balloc+0x42>
 800701a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007022:	b9b8      	cbnz	r0, 8007054 <_Balloc+0x5a>
 8007024:	2101      	movs	r1, #1
 8007026:	fa01 f506 	lsl.w	r5, r1, r6
 800702a:	1d6a      	adds	r2, r5, #5
 800702c:	0092      	lsls	r2, r2, #2
 800702e:	4620      	mov	r0, r4
 8007030:	f000 fabe 	bl	80075b0 <_calloc_r>
 8007034:	b160      	cbz	r0, 8007050 <_Balloc+0x56>
 8007036:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800703a:	e00e      	b.n	800705a <_Balloc+0x60>
 800703c:	2221      	movs	r2, #33	; 0x21
 800703e:	2104      	movs	r1, #4
 8007040:	4620      	mov	r0, r4
 8007042:	f000 fab5 	bl	80075b0 <_calloc_r>
 8007046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007048:	60e8      	str	r0, [r5, #12]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d1e4      	bne.n	800701a <_Balloc+0x20>
 8007050:	2000      	movs	r0, #0
 8007052:	bd70      	pop	{r4, r5, r6, pc}
 8007054:	6802      	ldr	r2, [r0, #0]
 8007056:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800705a:	2300      	movs	r3, #0
 800705c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007060:	e7f7      	b.n	8007052 <_Balloc+0x58>

08007062 <_Bfree>:
 8007062:	b570      	push	{r4, r5, r6, lr}
 8007064:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007066:	4606      	mov	r6, r0
 8007068:	460d      	mov	r5, r1
 800706a:	b93c      	cbnz	r4, 800707c <_Bfree+0x1a>
 800706c:	2010      	movs	r0, #16
 800706e:	f7ff ffb1 	bl	8006fd4 <malloc>
 8007072:	6270      	str	r0, [r6, #36]	; 0x24
 8007074:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007078:	6004      	str	r4, [r0, #0]
 800707a:	60c4      	str	r4, [r0, #12]
 800707c:	b13d      	cbz	r5, 800708e <_Bfree+0x2c>
 800707e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007080:	686a      	ldr	r2, [r5, #4]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007088:	6029      	str	r1, [r5, #0]
 800708a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800708e:	bd70      	pop	{r4, r5, r6, pc}

08007090 <__multadd>:
 8007090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007094:	690d      	ldr	r5, [r1, #16]
 8007096:	461f      	mov	r7, r3
 8007098:	4606      	mov	r6, r0
 800709a:	460c      	mov	r4, r1
 800709c:	f101 0c14 	add.w	ip, r1, #20
 80070a0:	2300      	movs	r3, #0
 80070a2:	f8dc 0000 	ldr.w	r0, [ip]
 80070a6:	b281      	uxth	r1, r0
 80070a8:	fb02 7101 	mla	r1, r2, r1, r7
 80070ac:	0c0f      	lsrs	r7, r1, #16
 80070ae:	0c00      	lsrs	r0, r0, #16
 80070b0:	fb02 7000 	mla	r0, r2, r0, r7
 80070b4:	b289      	uxth	r1, r1
 80070b6:	3301      	adds	r3, #1
 80070b8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80070bc:	429d      	cmp	r5, r3
 80070be:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80070c2:	f84c 1b04 	str.w	r1, [ip], #4
 80070c6:	dcec      	bgt.n	80070a2 <__multadd+0x12>
 80070c8:	b1d7      	cbz	r7, 8007100 <__multadd+0x70>
 80070ca:	68a3      	ldr	r3, [r4, #8]
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	dc12      	bgt.n	80070f6 <__multadd+0x66>
 80070d0:	6861      	ldr	r1, [r4, #4]
 80070d2:	4630      	mov	r0, r6
 80070d4:	3101      	adds	r1, #1
 80070d6:	f7ff ff90 	bl	8006ffa <_Balloc>
 80070da:	6922      	ldr	r2, [r4, #16]
 80070dc:	3202      	adds	r2, #2
 80070de:	f104 010c 	add.w	r1, r4, #12
 80070e2:	4680      	mov	r8, r0
 80070e4:	0092      	lsls	r2, r2, #2
 80070e6:	300c      	adds	r0, #12
 80070e8:	f7ff ff7c 	bl	8006fe4 <memcpy>
 80070ec:	4621      	mov	r1, r4
 80070ee:	4630      	mov	r0, r6
 80070f0:	f7ff ffb7 	bl	8007062 <_Bfree>
 80070f4:	4644      	mov	r4, r8
 80070f6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80070fa:	3501      	adds	r5, #1
 80070fc:	615f      	str	r7, [r3, #20]
 80070fe:	6125      	str	r5, [r4, #16]
 8007100:	4620      	mov	r0, r4
 8007102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007106 <__hi0bits>:
 8007106:	0c02      	lsrs	r2, r0, #16
 8007108:	0412      	lsls	r2, r2, #16
 800710a:	4603      	mov	r3, r0
 800710c:	b9b2      	cbnz	r2, 800713c <__hi0bits+0x36>
 800710e:	0403      	lsls	r3, r0, #16
 8007110:	2010      	movs	r0, #16
 8007112:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007116:	bf04      	itt	eq
 8007118:	021b      	lsleq	r3, r3, #8
 800711a:	3008      	addeq	r0, #8
 800711c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007120:	bf04      	itt	eq
 8007122:	011b      	lsleq	r3, r3, #4
 8007124:	3004      	addeq	r0, #4
 8007126:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800712a:	bf04      	itt	eq
 800712c:	009b      	lsleq	r3, r3, #2
 800712e:	3002      	addeq	r0, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	db06      	blt.n	8007142 <__hi0bits+0x3c>
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	d503      	bpl.n	8007140 <__hi0bits+0x3a>
 8007138:	3001      	adds	r0, #1
 800713a:	4770      	bx	lr
 800713c:	2000      	movs	r0, #0
 800713e:	e7e8      	b.n	8007112 <__hi0bits+0xc>
 8007140:	2020      	movs	r0, #32
 8007142:	4770      	bx	lr

08007144 <__lo0bits>:
 8007144:	6803      	ldr	r3, [r0, #0]
 8007146:	f013 0207 	ands.w	r2, r3, #7
 800714a:	4601      	mov	r1, r0
 800714c:	d00b      	beq.n	8007166 <__lo0bits+0x22>
 800714e:	07da      	lsls	r2, r3, #31
 8007150:	d423      	bmi.n	800719a <__lo0bits+0x56>
 8007152:	0798      	lsls	r0, r3, #30
 8007154:	bf49      	itett	mi
 8007156:	085b      	lsrmi	r3, r3, #1
 8007158:	089b      	lsrpl	r3, r3, #2
 800715a:	2001      	movmi	r0, #1
 800715c:	600b      	strmi	r3, [r1, #0]
 800715e:	bf5c      	itt	pl
 8007160:	600b      	strpl	r3, [r1, #0]
 8007162:	2002      	movpl	r0, #2
 8007164:	4770      	bx	lr
 8007166:	b298      	uxth	r0, r3
 8007168:	b9a8      	cbnz	r0, 8007196 <__lo0bits+0x52>
 800716a:	0c1b      	lsrs	r3, r3, #16
 800716c:	2010      	movs	r0, #16
 800716e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007172:	bf04      	itt	eq
 8007174:	0a1b      	lsreq	r3, r3, #8
 8007176:	3008      	addeq	r0, #8
 8007178:	071a      	lsls	r2, r3, #28
 800717a:	bf04      	itt	eq
 800717c:	091b      	lsreq	r3, r3, #4
 800717e:	3004      	addeq	r0, #4
 8007180:	079a      	lsls	r2, r3, #30
 8007182:	bf04      	itt	eq
 8007184:	089b      	lsreq	r3, r3, #2
 8007186:	3002      	addeq	r0, #2
 8007188:	07da      	lsls	r2, r3, #31
 800718a:	d402      	bmi.n	8007192 <__lo0bits+0x4e>
 800718c:	085b      	lsrs	r3, r3, #1
 800718e:	d006      	beq.n	800719e <__lo0bits+0x5a>
 8007190:	3001      	adds	r0, #1
 8007192:	600b      	str	r3, [r1, #0]
 8007194:	4770      	bx	lr
 8007196:	4610      	mov	r0, r2
 8007198:	e7e9      	b.n	800716e <__lo0bits+0x2a>
 800719a:	2000      	movs	r0, #0
 800719c:	4770      	bx	lr
 800719e:	2020      	movs	r0, #32
 80071a0:	4770      	bx	lr

080071a2 <__i2b>:
 80071a2:	b510      	push	{r4, lr}
 80071a4:	460c      	mov	r4, r1
 80071a6:	2101      	movs	r1, #1
 80071a8:	f7ff ff27 	bl	8006ffa <_Balloc>
 80071ac:	2201      	movs	r2, #1
 80071ae:	6144      	str	r4, [r0, #20]
 80071b0:	6102      	str	r2, [r0, #16]
 80071b2:	bd10      	pop	{r4, pc}

080071b4 <__multiply>:
 80071b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b8:	4614      	mov	r4, r2
 80071ba:	690a      	ldr	r2, [r1, #16]
 80071bc:	6923      	ldr	r3, [r4, #16]
 80071be:	429a      	cmp	r2, r3
 80071c0:	bfb8      	it	lt
 80071c2:	460b      	movlt	r3, r1
 80071c4:	4688      	mov	r8, r1
 80071c6:	bfbc      	itt	lt
 80071c8:	46a0      	movlt	r8, r4
 80071ca:	461c      	movlt	r4, r3
 80071cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80071d0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80071d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80071dc:	eb07 0609 	add.w	r6, r7, r9
 80071e0:	42b3      	cmp	r3, r6
 80071e2:	bfb8      	it	lt
 80071e4:	3101      	addlt	r1, #1
 80071e6:	f7ff ff08 	bl	8006ffa <_Balloc>
 80071ea:	f100 0514 	add.w	r5, r0, #20
 80071ee:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80071f2:	462b      	mov	r3, r5
 80071f4:	2200      	movs	r2, #0
 80071f6:	4573      	cmp	r3, lr
 80071f8:	d316      	bcc.n	8007228 <__multiply+0x74>
 80071fa:	f104 0214 	add.w	r2, r4, #20
 80071fe:	f108 0114 	add.w	r1, r8, #20
 8007202:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007206:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	9b00      	ldr	r3, [sp, #0]
 800720e:	9201      	str	r2, [sp, #4]
 8007210:	4293      	cmp	r3, r2
 8007212:	d80c      	bhi.n	800722e <__multiply+0x7a>
 8007214:	2e00      	cmp	r6, #0
 8007216:	dd03      	ble.n	8007220 <__multiply+0x6c>
 8007218:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800721c:	2b00      	cmp	r3, #0
 800721e:	d05d      	beq.n	80072dc <__multiply+0x128>
 8007220:	6106      	str	r6, [r0, #16]
 8007222:	b003      	add	sp, #12
 8007224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007228:	f843 2b04 	str.w	r2, [r3], #4
 800722c:	e7e3      	b.n	80071f6 <__multiply+0x42>
 800722e:	f8b2 b000 	ldrh.w	fp, [r2]
 8007232:	f1bb 0f00 	cmp.w	fp, #0
 8007236:	d023      	beq.n	8007280 <__multiply+0xcc>
 8007238:	4689      	mov	r9, r1
 800723a:	46ac      	mov	ip, r5
 800723c:	f04f 0800 	mov.w	r8, #0
 8007240:	f859 4b04 	ldr.w	r4, [r9], #4
 8007244:	f8dc a000 	ldr.w	sl, [ip]
 8007248:	b2a3      	uxth	r3, r4
 800724a:	fa1f fa8a 	uxth.w	sl, sl
 800724e:	fb0b a303 	mla	r3, fp, r3, sl
 8007252:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007256:	f8dc 4000 	ldr.w	r4, [ip]
 800725a:	4443      	add	r3, r8
 800725c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007260:	fb0b 840a 	mla	r4, fp, sl, r8
 8007264:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007268:	46e2      	mov	sl, ip
 800726a:	b29b      	uxth	r3, r3
 800726c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007270:	454f      	cmp	r7, r9
 8007272:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007276:	f84a 3b04 	str.w	r3, [sl], #4
 800727a:	d82b      	bhi.n	80072d4 <__multiply+0x120>
 800727c:	f8cc 8004 	str.w	r8, [ip, #4]
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007286:	3204      	adds	r2, #4
 8007288:	f1ba 0f00 	cmp.w	sl, #0
 800728c:	d020      	beq.n	80072d0 <__multiply+0x11c>
 800728e:	682b      	ldr	r3, [r5, #0]
 8007290:	4689      	mov	r9, r1
 8007292:	46a8      	mov	r8, r5
 8007294:	f04f 0b00 	mov.w	fp, #0
 8007298:	f8b9 c000 	ldrh.w	ip, [r9]
 800729c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80072a0:	fb0a 440c 	mla	r4, sl, ip, r4
 80072a4:	445c      	add	r4, fp
 80072a6:	46c4      	mov	ip, r8
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80072ae:	f84c 3b04 	str.w	r3, [ip], #4
 80072b2:	f859 3b04 	ldr.w	r3, [r9], #4
 80072b6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80072ba:	0c1b      	lsrs	r3, r3, #16
 80072bc:	fb0a b303 	mla	r3, sl, r3, fp
 80072c0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80072c4:	454f      	cmp	r7, r9
 80072c6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80072ca:	d805      	bhi.n	80072d8 <__multiply+0x124>
 80072cc:	f8c8 3004 	str.w	r3, [r8, #4]
 80072d0:	3504      	adds	r5, #4
 80072d2:	e79b      	b.n	800720c <__multiply+0x58>
 80072d4:	46d4      	mov	ip, sl
 80072d6:	e7b3      	b.n	8007240 <__multiply+0x8c>
 80072d8:	46e0      	mov	r8, ip
 80072da:	e7dd      	b.n	8007298 <__multiply+0xe4>
 80072dc:	3e01      	subs	r6, #1
 80072de:	e799      	b.n	8007214 <__multiply+0x60>

080072e0 <__pow5mult>:
 80072e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e4:	4615      	mov	r5, r2
 80072e6:	f012 0203 	ands.w	r2, r2, #3
 80072ea:	4606      	mov	r6, r0
 80072ec:	460f      	mov	r7, r1
 80072ee:	d007      	beq.n	8007300 <__pow5mult+0x20>
 80072f0:	3a01      	subs	r2, #1
 80072f2:	4c21      	ldr	r4, [pc, #132]	; (8007378 <__pow5mult+0x98>)
 80072f4:	2300      	movs	r3, #0
 80072f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072fa:	f7ff fec9 	bl	8007090 <__multadd>
 80072fe:	4607      	mov	r7, r0
 8007300:	10ad      	asrs	r5, r5, #2
 8007302:	d035      	beq.n	8007370 <__pow5mult+0x90>
 8007304:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007306:	b93c      	cbnz	r4, 8007318 <__pow5mult+0x38>
 8007308:	2010      	movs	r0, #16
 800730a:	f7ff fe63 	bl	8006fd4 <malloc>
 800730e:	6270      	str	r0, [r6, #36]	; 0x24
 8007310:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007314:	6004      	str	r4, [r0, #0]
 8007316:	60c4      	str	r4, [r0, #12]
 8007318:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800731c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007320:	b94c      	cbnz	r4, 8007336 <__pow5mult+0x56>
 8007322:	f240 2171 	movw	r1, #625	; 0x271
 8007326:	4630      	mov	r0, r6
 8007328:	f7ff ff3b 	bl	80071a2 <__i2b>
 800732c:	2300      	movs	r3, #0
 800732e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007332:	4604      	mov	r4, r0
 8007334:	6003      	str	r3, [r0, #0]
 8007336:	f04f 0800 	mov.w	r8, #0
 800733a:	07eb      	lsls	r3, r5, #31
 800733c:	d50a      	bpl.n	8007354 <__pow5mult+0x74>
 800733e:	4639      	mov	r1, r7
 8007340:	4622      	mov	r2, r4
 8007342:	4630      	mov	r0, r6
 8007344:	f7ff ff36 	bl	80071b4 <__multiply>
 8007348:	4639      	mov	r1, r7
 800734a:	4681      	mov	r9, r0
 800734c:	4630      	mov	r0, r6
 800734e:	f7ff fe88 	bl	8007062 <_Bfree>
 8007352:	464f      	mov	r7, r9
 8007354:	106d      	asrs	r5, r5, #1
 8007356:	d00b      	beq.n	8007370 <__pow5mult+0x90>
 8007358:	6820      	ldr	r0, [r4, #0]
 800735a:	b938      	cbnz	r0, 800736c <__pow5mult+0x8c>
 800735c:	4622      	mov	r2, r4
 800735e:	4621      	mov	r1, r4
 8007360:	4630      	mov	r0, r6
 8007362:	f7ff ff27 	bl	80071b4 <__multiply>
 8007366:	6020      	str	r0, [r4, #0]
 8007368:	f8c0 8000 	str.w	r8, [r0]
 800736c:	4604      	mov	r4, r0
 800736e:	e7e4      	b.n	800733a <__pow5mult+0x5a>
 8007370:	4638      	mov	r0, r7
 8007372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007376:	bf00      	nop
 8007378:	08008020 	.word	0x08008020

0800737c <__lshift>:
 800737c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007380:	460c      	mov	r4, r1
 8007382:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007386:	6923      	ldr	r3, [r4, #16]
 8007388:	6849      	ldr	r1, [r1, #4]
 800738a:	eb0a 0903 	add.w	r9, sl, r3
 800738e:	68a3      	ldr	r3, [r4, #8]
 8007390:	4607      	mov	r7, r0
 8007392:	4616      	mov	r6, r2
 8007394:	f109 0501 	add.w	r5, r9, #1
 8007398:	42ab      	cmp	r3, r5
 800739a:	db32      	blt.n	8007402 <__lshift+0x86>
 800739c:	4638      	mov	r0, r7
 800739e:	f7ff fe2c 	bl	8006ffa <_Balloc>
 80073a2:	2300      	movs	r3, #0
 80073a4:	4680      	mov	r8, r0
 80073a6:	f100 0114 	add.w	r1, r0, #20
 80073aa:	461a      	mov	r2, r3
 80073ac:	4553      	cmp	r3, sl
 80073ae:	db2b      	blt.n	8007408 <__lshift+0x8c>
 80073b0:	6920      	ldr	r0, [r4, #16]
 80073b2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073b6:	f104 0314 	add.w	r3, r4, #20
 80073ba:	f016 021f 	ands.w	r2, r6, #31
 80073be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073c2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073c6:	d025      	beq.n	8007414 <__lshift+0x98>
 80073c8:	f1c2 0e20 	rsb	lr, r2, #32
 80073cc:	2000      	movs	r0, #0
 80073ce:	681e      	ldr	r6, [r3, #0]
 80073d0:	468a      	mov	sl, r1
 80073d2:	4096      	lsls	r6, r2
 80073d4:	4330      	orrs	r0, r6
 80073d6:	f84a 0b04 	str.w	r0, [sl], #4
 80073da:	f853 0b04 	ldr.w	r0, [r3], #4
 80073de:	459c      	cmp	ip, r3
 80073e0:	fa20 f00e 	lsr.w	r0, r0, lr
 80073e4:	d814      	bhi.n	8007410 <__lshift+0x94>
 80073e6:	6048      	str	r0, [r1, #4]
 80073e8:	b108      	cbz	r0, 80073ee <__lshift+0x72>
 80073ea:	f109 0502 	add.w	r5, r9, #2
 80073ee:	3d01      	subs	r5, #1
 80073f0:	4638      	mov	r0, r7
 80073f2:	f8c8 5010 	str.w	r5, [r8, #16]
 80073f6:	4621      	mov	r1, r4
 80073f8:	f7ff fe33 	bl	8007062 <_Bfree>
 80073fc:	4640      	mov	r0, r8
 80073fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007402:	3101      	adds	r1, #1
 8007404:	005b      	lsls	r3, r3, #1
 8007406:	e7c7      	b.n	8007398 <__lshift+0x1c>
 8007408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800740c:	3301      	adds	r3, #1
 800740e:	e7cd      	b.n	80073ac <__lshift+0x30>
 8007410:	4651      	mov	r1, sl
 8007412:	e7dc      	b.n	80073ce <__lshift+0x52>
 8007414:	3904      	subs	r1, #4
 8007416:	f853 2b04 	ldr.w	r2, [r3], #4
 800741a:	f841 2f04 	str.w	r2, [r1, #4]!
 800741e:	459c      	cmp	ip, r3
 8007420:	d8f9      	bhi.n	8007416 <__lshift+0x9a>
 8007422:	e7e4      	b.n	80073ee <__lshift+0x72>

08007424 <__mcmp>:
 8007424:	6903      	ldr	r3, [r0, #16]
 8007426:	690a      	ldr	r2, [r1, #16]
 8007428:	1a9b      	subs	r3, r3, r2
 800742a:	b530      	push	{r4, r5, lr}
 800742c:	d10c      	bne.n	8007448 <__mcmp+0x24>
 800742e:	0092      	lsls	r2, r2, #2
 8007430:	3014      	adds	r0, #20
 8007432:	3114      	adds	r1, #20
 8007434:	1884      	adds	r4, r0, r2
 8007436:	4411      	add	r1, r2
 8007438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800743c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007440:	4295      	cmp	r5, r2
 8007442:	d003      	beq.n	800744c <__mcmp+0x28>
 8007444:	d305      	bcc.n	8007452 <__mcmp+0x2e>
 8007446:	2301      	movs	r3, #1
 8007448:	4618      	mov	r0, r3
 800744a:	bd30      	pop	{r4, r5, pc}
 800744c:	42a0      	cmp	r0, r4
 800744e:	d3f3      	bcc.n	8007438 <__mcmp+0x14>
 8007450:	e7fa      	b.n	8007448 <__mcmp+0x24>
 8007452:	f04f 33ff 	mov.w	r3, #4294967295
 8007456:	e7f7      	b.n	8007448 <__mcmp+0x24>

08007458 <__mdiff>:
 8007458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800745c:	460d      	mov	r5, r1
 800745e:	4607      	mov	r7, r0
 8007460:	4611      	mov	r1, r2
 8007462:	4628      	mov	r0, r5
 8007464:	4614      	mov	r4, r2
 8007466:	f7ff ffdd 	bl	8007424 <__mcmp>
 800746a:	1e06      	subs	r6, r0, #0
 800746c:	d108      	bne.n	8007480 <__mdiff+0x28>
 800746e:	4631      	mov	r1, r6
 8007470:	4638      	mov	r0, r7
 8007472:	f7ff fdc2 	bl	8006ffa <_Balloc>
 8007476:	2301      	movs	r3, #1
 8007478:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800747c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007480:	bfa4      	itt	ge
 8007482:	4623      	movge	r3, r4
 8007484:	462c      	movge	r4, r5
 8007486:	4638      	mov	r0, r7
 8007488:	6861      	ldr	r1, [r4, #4]
 800748a:	bfa6      	itte	ge
 800748c:	461d      	movge	r5, r3
 800748e:	2600      	movge	r6, #0
 8007490:	2601      	movlt	r6, #1
 8007492:	f7ff fdb2 	bl	8006ffa <_Balloc>
 8007496:	692b      	ldr	r3, [r5, #16]
 8007498:	60c6      	str	r6, [r0, #12]
 800749a:	6926      	ldr	r6, [r4, #16]
 800749c:	f105 0914 	add.w	r9, r5, #20
 80074a0:	f104 0214 	add.w	r2, r4, #20
 80074a4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80074a8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80074ac:	f100 0514 	add.w	r5, r0, #20
 80074b0:	f04f 0e00 	mov.w	lr, #0
 80074b4:	f852 ab04 	ldr.w	sl, [r2], #4
 80074b8:	f859 4b04 	ldr.w	r4, [r9], #4
 80074bc:	fa1e f18a 	uxtah	r1, lr, sl
 80074c0:	b2a3      	uxth	r3, r4
 80074c2:	1ac9      	subs	r1, r1, r3
 80074c4:	0c23      	lsrs	r3, r4, #16
 80074c6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80074ca:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80074ce:	b289      	uxth	r1, r1
 80074d0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80074d4:	45c8      	cmp	r8, r9
 80074d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80074da:	4694      	mov	ip, r2
 80074dc:	f845 3b04 	str.w	r3, [r5], #4
 80074e0:	d8e8      	bhi.n	80074b4 <__mdiff+0x5c>
 80074e2:	45bc      	cmp	ip, r7
 80074e4:	d304      	bcc.n	80074f0 <__mdiff+0x98>
 80074e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80074ea:	b183      	cbz	r3, 800750e <__mdiff+0xb6>
 80074ec:	6106      	str	r6, [r0, #16]
 80074ee:	e7c5      	b.n	800747c <__mdiff+0x24>
 80074f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80074f4:	fa1e f381 	uxtah	r3, lr, r1
 80074f8:	141a      	asrs	r2, r3, #16
 80074fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074fe:	b29b      	uxth	r3, r3
 8007500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007504:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007508:	f845 3b04 	str.w	r3, [r5], #4
 800750c:	e7e9      	b.n	80074e2 <__mdiff+0x8a>
 800750e:	3e01      	subs	r6, #1
 8007510:	e7e9      	b.n	80074e6 <__mdiff+0x8e>

08007512 <__d2b>:
 8007512:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007516:	460e      	mov	r6, r1
 8007518:	2101      	movs	r1, #1
 800751a:	ec59 8b10 	vmov	r8, r9, d0
 800751e:	4615      	mov	r5, r2
 8007520:	f7ff fd6b 	bl	8006ffa <_Balloc>
 8007524:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007528:	4607      	mov	r7, r0
 800752a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800752e:	bb34      	cbnz	r4, 800757e <__d2b+0x6c>
 8007530:	9301      	str	r3, [sp, #4]
 8007532:	f1b8 0300 	subs.w	r3, r8, #0
 8007536:	d027      	beq.n	8007588 <__d2b+0x76>
 8007538:	a802      	add	r0, sp, #8
 800753a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800753e:	f7ff fe01 	bl	8007144 <__lo0bits>
 8007542:	9900      	ldr	r1, [sp, #0]
 8007544:	b1f0      	cbz	r0, 8007584 <__d2b+0x72>
 8007546:	9a01      	ldr	r2, [sp, #4]
 8007548:	f1c0 0320 	rsb	r3, r0, #32
 800754c:	fa02 f303 	lsl.w	r3, r2, r3
 8007550:	430b      	orrs	r3, r1
 8007552:	40c2      	lsrs	r2, r0
 8007554:	617b      	str	r3, [r7, #20]
 8007556:	9201      	str	r2, [sp, #4]
 8007558:	9b01      	ldr	r3, [sp, #4]
 800755a:	61bb      	str	r3, [r7, #24]
 800755c:	2b00      	cmp	r3, #0
 800755e:	bf14      	ite	ne
 8007560:	2102      	movne	r1, #2
 8007562:	2101      	moveq	r1, #1
 8007564:	6139      	str	r1, [r7, #16]
 8007566:	b1c4      	cbz	r4, 800759a <__d2b+0x88>
 8007568:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800756c:	4404      	add	r4, r0
 800756e:	6034      	str	r4, [r6, #0]
 8007570:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007574:	6028      	str	r0, [r5, #0]
 8007576:	4638      	mov	r0, r7
 8007578:	b003      	add	sp, #12
 800757a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800757e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007582:	e7d5      	b.n	8007530 <__d2b+0x1e>
 8007584:	6179      	str	r1, [r7, #20]
 8007586:	e7e7      	b.n	8007558 <__d2b+0x46>
 8007588:	a801      	add	r0, sp, #4
 800758a:	f7ff fddb 	bl	8007144 <__lo0bits>
 800758e:	9b01      	ldr	r3, [sp, #4]
 8007590:	617b      	str	r3, [r7, #20]
 8007592:	2101      	movs	r1, #1
 8007594:	6139      	str	r1, [r7, #16]
 8007596:	3020      	adds	r0, #32
 8007598:	e7e5      	b.n	8007566 <__d2b+0x54>
 800759a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800759e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075a2:	6030      	str	r0, [r6, #0]
 80075a4:	6918      	ldr	r0, [r3, #16]
 80075a6:	f7ff fdae 	bl	8007106 <__hi0bits>
 80075aa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80075ae:	e7e1      	b.n	8007574 <__d2b+0x62>

080075b0 <_calloc_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	fb02 f401 	mul.w	r4, r2, r1
 80075b6:	4621      	mov	r1, r4
 80075b8:	f000 f856 	bl	8007668 <_malloc_r>
 80075bc:	4605      	mov	r5, r0
 80075be:	b118      	cbz	r0, 80075c8 <_calloc_r+0x18>
 80075c0:	4622      	mov	r2, r4
 80075c2:	2100      	movs	r1, #0
 80075c4:	f7fe fa30 	bl	8005a28 <memset>
 80075c8:	4628      	mov	r0, r5
 80075ca:	bd38      	pop	{r3, r4, r5, pc}

080075cc <_free_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4605      	mov	r5, r0
 80075d0:	2900      	cmp	r1, #0
 80075d2:	d045      	beq.n	8007660 <_free_r+0x94>
 80075d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075d8:	1f0c      	subs	r4, r1, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bfb8      	it	lt
 80075de:	18e4      	addlt	r4, r4, r3
 80075e0:	f000 fa29 	bl	8007a36 <__malloc_lock>
 80075e4:	4a1f      	ldr	r2, [pc, #124]	; (8007664 <_free_r+0x98>)
 80075e6:	6813      	ldr	r3, [r2, #0]
 80075e8:	4610      	mov	r0, r2
 80075ea:	b933      	cbnz	r3, 80075fa <_free_r+0x2e>
 80075ec:	6063      	str	r3, [r4, #4]
 80075ee:	6014      	str	r4, [r2, #0]
 80075f0:	4628      	mov	r0, r5
 80075f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075f6:	f000 ba1f 	b.w	8007a38 <__malloc_unlock>
 80075fa:	42a3      	cmp	r3, r4
 80075fc:	d90c      	bls.n	8007618 <_free_r+0x4c>
 80075fe:	6821      	ldr	r1, [r4, #0]
 8007600:	1862      	adds	r2, r4, r1
 8007602:	4293      	cmp	r3, r2
 8007604:	bf04      	itt	eq
 8007606:	681a      	ldreq	r2, [r3, #0]
 8007608:	685b      	ldreq	r3, [r3, #4]
 800760a:	6063      	str	r3, [r4, #4]
 800760c:	bf04      	itt	eq
 800760e:	1852      	addeq	r2, r2, r1
 8007610:	6022      	streq	r2, [r4, #0]
 8007612:	6004      	str	r4, [r0, #0]
 8007614:	e7ec      	b.n	80075f0 <_free_r+0x24>
 8007616:	4613      	mov	r3, r2
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	b10a      	cbz	r2, 8007620 <_free_r+0x54>
 800761c:	42a2      	cmp	r2, r4
 800761e:	d9fa      	bls.n	8007616 <_free_r+0x4a>
 8007620:	6819      	ldr	r1, [r3, #0]
 8007622:	1858      	adds	r0, r3, r1
 8007624:	42a0      	cmp	r0, r4
 8007626:	d10b      	bne.n	8007640 <_free_r+0x74>
 8007628:	6820      	ldr	r0, [r4, #0]
 800762a:	4401      	add	r1, r0
 800762c:	1858      	adds	r0, r3, r1
 800762e:	4282      	cmp	r2, r0
 8007630:	6019      	str	r1, [r3, #0]
 8007632:	d1dd      	bne.n	80075f0 <_free_r+0x24>
 8007634:	6810      	ldr	r0, [r2, #0]
 8007636:	6852      	ldr	r2, [r2, #4]
 8007638:	605a      	str	r2, [r3, #4]
 800763a:	4401      	add	r1, r0
 800763c:	6019      	str	r1, [r3, #0]
 800763e:	e7d7      	b.n	80075f0 <_free_r+0x24>
 8007640:	d902      	bls.n	8007648 <_free_r+0x7c>
 8007642:	230c      	movs	r3, #12
 8007644:	602b      	str	r3, [r5, #0]
 8007646:	e7d3      	b.n	80075f0 <_free_r+0x24>
 8007648:	6820      	ldr	r0, [r4, #0]
 800764a:	1821      	adds	r1, r4, r0
 800764c:	428a      	cmp	r2, r1
 800764e:	bf04      	itt	eq
 8007650:	6811      	ldreq	r1, [r2, #0]
 8007652:	6852      	ldreq	r2, [r2, #4]
 8007654:	6062      	str	r2, [r4, #4]
 8007656:	bf04      	itt	eq
 8007658:	1809      	addeq	r1, r1, r0
 800765a:	6021      	streq	r1, [r4, #0]
 800765c:	605c      	str	r4, [r3, #4]
 800765e:	e7c7      	b.n	80075f0 <_free_r+0x24>
 8007660:	bd38      	pop	{r3, r4, r5, pc}
 8007662:	bf00      	nop
 8007664:	2000080c 	.word	0x2000080c

08007668 <_malloc_r>:
 8007668:	b570      	push	{r4, r5, r6, lr}
 800766a:	1ccd      	adds	r5, r1, #3
 800766c:	f025 0503 	bic.w	r5, r5, #3
 8007670:	3508      	adds	r5, #8
 8007672:	2d0c      	cmp	r5, #12
 8007674:	bf38      	it	cc
 8007676:	250c      	movcc	r5, #12
 8007678:	2d00      	cmp	r5, #0
 800767a:	4606      	mov	r6, r0
 800767c:	db01      	blt.n	8007682 <_malloc_r+0x1a>
 800767e:	42a9      	cmp	r1, r5
 8007680:	d903      	bls.n	800768a <_malloc_r+0x22>
 8007682:	230c      	movs	r3, #12
 8007684:	6033      	str	r3, [r6, #0]
 8007686:	2000      	movs	r0, #0
 8007688:	bd70      	pop	{r4, r5, r6, pc}
 800768a:	f000 f9d4 	bl	8007a36 <__malloc_lock>
 800768e:	4a21      	ldr	r2, [pc, #132]	; (8007714 <_malloc_r+0xac>)
 8007690:	6814      	ldr	r4, [r2, #0]
 8007692:	4621      	mov	r1, r4
 8007694:	b991      	cbnz	r1, 80076bc <_malloc_r+0x54>
 8007696:	4c20      	ldr	r4, [pc, #128]	; (8007718 <_malloc_r+0xb0>)
 8007698:	6823      	ldr	r3, [r4, #0]
 800769a:	b91b      	cbnz	r3, 80076a4 <_malloc_r+0x3c>
 800769c:	4630      	mov	r0, r6
 800769e:	f000 f98f 	bl	80079c0 <_sbrk_r>
 80076a2:	6020      	str	r0, [r4, #0]
 80076a4:	4629      	mov	r1, r5
 80076a6:	4630      	mov	r0, r6
 80076a8:	f000 f98a 	bl	80079c0 <_sbrk_r>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d124      	bne.n	80076fa <_malloc_r+0x92>
 80076b0:	230c      	movs	r3, #12
 80076b2:	6033      	str	r3, [r6, #0]
 80076b4:	4630      	mov	r0, r6
 80076b6:	f000 f9bf 	bl	8007a38 <__malloc_unlock>
 80076ba:	e7e4      	b.n	8007686 <_malloc_r+0x1e>
 80076bc:	680b      	ldr	r3, [r1, #0]
 80076be:	1b5b      	subs	r3, r3, r5
 80076c0:	d418      	bmi.n	80076f4 <_malloc_r+0x8c>
 80076c2:	2b0b      	cmp	r3, #11
 80076c4:	d90f      	bls.n	80076e6 <_malloc_r+0x7e>
 80076c6:	600b      	str	r3, [r1, #0]
 80076c8:	50cd      	str	r5, [r1, r3]
 80076ca:	18cc      	adds	r4, r1, r3
 80076cc:	4630      	mov	r0, r6
 80076ce:	f000 f9b3 	bl	8007a38 <__malloc_unlock>
 80076d2:	f104 000b 	add.w	r0, r4, #11
 80076d6:	1d23      	adds	r3, r4, #4
 80076d8:	f020 0007 	bic.w	r0, r0, #7
 80076dc:	1ac3      	subs	r3, r0, r3
 80076de:	d0d3      	beq.n	8007688 <_malloc_r+0x20>
 80076e0:	425a      	negs	r2, r3
 80076e2:	50e2      	str	r2, [r4, r3]
 80076e4:	e7d0      	b.n	8007688 <_malloc_r+0x20>
 80076e6:	428c      	cmp	r4, r1
 80076e8:	684b      	ldr	r3, [r1, #4]
 80076ea:	bf16      	itet	ne
 80076ec:	6063      	strne	r3, [r4, #4]
 80076ee:	6013      	streq	r3, [r2, #0]
 80076f0:	460c      	movne	r4, r1
 80076f2:	e7eb      	b.n	80076cc <_malloc_r+0x64>
 80076f4:	460c      	mov	r4, r1
 80076f6:	6849      	ldr	r1, [r1, #4]
 80076f8:	e7cc      	b.n	8007694 <_malloc_r+0x2c>
 80076fa:	1cc4      	adds	r4, r0, #3
 80076fc:	f024 0403 	bic.w	r4, r4, #3
 8007700:	42a0      	cmp	r0, r4
 8007702:	d005      	beq.n	8007710 <_malloc_r+0xa8>
 8007704:	1a21      	subs	r1, r4, r0
 8007706:	4630      	mov	r0, r6
 8007708:	f000 f95a 	bl	80079c0 <_sbrk_r>
 800770c:	3001      	adds	r0, #1
 800770e:	d0cf      	beq.n	80076b0 <_malloc_r+0x48>
 8007710:	6025      	str	r5, [r4, #0]
 8007712:	e7db      	b.n	80076cc <_malloc_r+0x64>
 8007714:	2000080c 	.word	0x2000080c
 8007718:	20000810 	.word	0x20000810

0800771c <__ssputs_r>:
 800771c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007720:	688e      	ldr	r6, [r1, #8]
 8007722:	429e      	cmp	r6, r3
 8007724:	4682      	mov	sl, r0
 8007726:	460c      	mov	r4, r1
 8007728:	4690      	mov	r8, r2
 800772a:	4699      	mov	r9, r3
 800772c:	d837      	bhi.n	800779e <__ssputs_r+0x82>
 800772e:	898a      	ldrh	r2, [r1, #12]
 8007730:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007734:	d031      	beq.n	800779a <__ssputs_r+0x7e>
 8007736:	6825      	ldr	r5, [r4, #0]
 8007738:	6909      	ldr	r1, [r1, #16]
 800773a:	1a6f      	subs	r7, r5, r1
 800773c:	6965      	ldr	r5, [r4, #20]
 800773e:	2302      	movs	r3, #2
 8007740:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007744:	fb95 f5f3 	sdiv	r5, r5, r3
 8007748:	f109 0301 	add.w	r3, r9, #1
 800774c:	443b      	add	r3, r7
 800774e:	429d      	cmp	r5, r3
 8007750:	bf38      	it	cc
 8007752:	461d      	movcc	r5, r3
 8007754:	0553      	lsls	r3, r2, #21
 8007756:	d530      	bpl.n	80077ba <__ssputs_r+0x9e>
 8007758:	4629      	mov	r1, r5
 800775a:	f7ff ff85 	bl	8007668 <_malloc_r>
 800775e:	4606      	mov	r6, r0
 8007760:	b950      	cbnz	r0, 8007778 <__ssputs_r+0x5c>
 8007762:	230c      	movs	r3, #12
 8007764:	f8ca 3000 	str.w	r3, [sl]
 8007768:	89a3      	ldrh	r3, [r4, #12]
 800776a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800776e:	81a3      	strh	r3, [r4, #12]
 8007770:	f04f 30ff 	mov.w	r0, #4294967295
 8007774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007778:	463a      	mov	r2, r7
 800777a:	6921      	ldr	r1, [r4, #16]
 800777c:	f7ff fc32 	bl	8006fe4 <memcpy>
 8007780:	89a3      	ldrh	r3, [r4, #12]
 8007782:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007786:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800778a:	81a3      	strh	r3, [r4, #12]
 800778c:	6126      	str	r6, [r4, #16]
 800778e:	6165      	str	r5, [r4, #20]
 8007790:	443e      	add	r6, r7
 8007792:	1bed      	subs	r5, r5, r7
 8007794:	6026      	str	r6, [r4, #0]
 8007796:	60a5      	str	r5, [r4, #8]
 8007798:	464e      	mov	r6, r9
 800779a:	454e      	cmp	r6, r9
 800779c:	d900      	bls.n	80077a0 <__ssputs_r+0x84>
 800779e:	464e      	mov	r6, r9
 80077a0:	4632      	mov	r2, r6
 80077a2:	4641      	mov	r1, r8
 80077a4:	6820      	ldr	r0, [r4, #0]
 80077a6:	f000 f92d 	bl	8007a04 <memmove>
 80077aa:	68a3      	ldr	r3, [r4, #8]
 80077ac:	1b9b      	subs	r3, r3, r6
 80077ae:	60a3      	str	r3, [r4, #8]
 80077b0:	6823      	ldr	r3, [r4, #0]
 80077b2:	441e      	add	r6, r3
 80077b4:	6026      	str	r6, [r4, #0]
 80077b6:	2000      	movs	r0, #0
 80077b8:	e7dc      	b.n	8007774 <__ssputs_r+0x58>
 80077ba:	462a      	mov	r2, r5
 80077bc:	f000 f93d 	bl	8007a3a <_realloc_r>
 80077c0:	4606      	mov	r6, r0
 80077c2:	2800      	cmp	r0, #0
 80077c4:	d1e2      	bne.n	800778c <__ssputs_r+0x70>
 80077c6:	6921      	ldr	r1, [r4, #16]
 80077c8:	4650      	mov	r0, sl
 80077ca:	f7ff feff 	bl	80075cc <_free_r>
 80077ce:	e7c8      	b.n	8007762 <__ssputs_r+0x46>

080077d0 <_svfiprintf_r>:
 80077d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d4:	461d      	mov	r5, r3
 80077d6:	898b      	ldrh	r3, [r1, #12]
 80077d8:	061f      	lsls	r7, r3, #24
 80077da:	b09d      	sub	sp, #116	; 0x74
 80077dc:	4680      	mov	r8, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	4616      	mov	r6, r2
 80077e2:	d50f      	bpl.n	8007804 <_svfiprintf_r+0x34>
 80077e4:	690b      	ldr	r3, [r1, #16]
 80077e6:	b96b      	cbnz	r3, 8007804 <_svfiprintf_r+0x34>
 80077e8:	2140      	movs	r1, #64	; 0x40
 80077ea:	f7ff ff3d 	bl	8007668 <_malloc_r>
 80077ee:	6020      	str	r0, [r4, #0]
 80077f0:	6120      	str	r0, [r4, #16]
 80077f2:	b928      	cbnz	r0, 8007800 <_svfiprintf_r+0x30>
 80077f4:	230c      	movs	r3, #12
 80077f6:	f8c8 3000 	str.w	r3, [r8]
 80077fa:	f04f 30ff 	mov.w	r0, #4294967295
 80077fe:	e0c8      	b.n	8007992 <_svfiprintf_r+0x1c2>
 8007800:	2340      	movs	r3, #64	; 0x40
 8007802:	6163      	str	r3, [r4, #20]
 8007804:	2300      	movs	r3, #0
 8007806:	9309      	str	r3, [sp, #36]	; 0x24
 8007808:	2320      	movs	r3, #32
 800780a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800780e:	2330      	movs	r3, #48	; 0x30
 8007810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007814:	9503      	str	r5, [sp, #12]
 8007816:	f04f 0b01 	mov.w	fp, #1
 800781a:	4637      	mov	r7, r6
 800781c:	463d      	mov	r5, r7
 800781e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007822:	b10b      	cbz	r3, 8007828 <_svfiprintf_r+0x58>
 8007824:	2b25      	cmp	r3, #37	; 0x25
 8007826:	d13e      	bne.n	80078a6 <_svfiprintf_r+0xd6>
 8007828:	ebb7 0a06 	subs.w	sl, r7, r6
 800782c:	d00b      	beq.n	8007846 <_svfiprintf_r+0x76>
 800782e:	4653      	mov	r3, sl
 8007830:	4632      	mov	r2, r6
 8007832:	4621      	mov	r1, r4
 8007834:	4640      	mov	r0, r8
 8007836:	f7ff ff71 	bl	800771c <__ssputs_r>
 800783a:	3001      	adds	r0, #1
 800783c:	f000 80a4 	beq.w	8007988 <_svfiprintf_r+0x1b8>
 8007840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007842:	4453      	add	r3, sl
 8007844:	9309      	str	r3, [sp, #36]	; 0x24
 8007846:	783b      	ldrb	r3, [r7, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 809d 	beq.w	8007988 <_svfiprintf_r+0x1b8>
 800784e:	2300      	movs	r3, #0
 8007850:	f04f 32ff 	mov.w	r2, #4294967295
 8007854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007858:	9304      	str	r3, [sp, #16]
 800785a:	9307      	str	r3, [sp, #28]
 800785c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007860:	931a      	str	r3, [sp, #104]	; 0x68
 8007862:	462f      	mov	r7, r5
 8007864:	2205      	movs	r2, #5
 8007866:	f817 1b01 	ldrb.w	r1, [r7], #1
 800786a:	4850      	ldr	r0, [pc, #320]	; (80079ac <_svfiprintf_r+0x1dc>)
 800786c:	f7f8 fcb8 	bl	80001e0 <memchr>
 8007870:	9b04      	ldr	r3, [sp, #16]
 8007872:	b9d0      	cbnz	r0, 80078aa <_svfiprintf_r+0xda>
 8007874:	06d9      	lsls	r1, r3, #27
 8007876:	bf44      	itt	mi
 8007878:	2220      	movmi	r2, #32
 800787a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800787e:	071a      	lsls	r2, r3, #28
 8007880:	bf44      	itt	mi
 8007882:	222b      	movmi	r2, #43	; 0x2b
 8007884:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007888:	782a      	ldrb	r2, [r5, #0]
 800788a:	2a2a      	cmp	r2, #42	; 0x2a
 800788c:	d015      	beq.n	80078ba <_svfiprintf_r+0xea>
 800788e:	9a07      	ldr	r2, [sp, #28]
 8007890:	462f      	mov	r7, r5
 8007892:	2000      	movs	r0, #0
 8007894:	250a      	movs	r5, #10
 8007896:	4639      	mov	r1, r7
 8007898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800789c:	3b30      	subs	r3, #48	; 0x30
 800789e:	2b09      	cmp	r3, #9
 80078a0:	d94d      	bls.n	800793e <_svfiprintf_r+0x16e>
 80078a2:	b1b8      	cbz	r0, 80078d4 <_svfiprintf_r+0x104>
 80078a4:	e00f      	b.n	80078c6 <_svfiprintf_r+0xf6>
 80078a6:	462f      	mov	r7, r5
 80078a8:	e7b8      	b.n	800781c <_svfiprintf_r+0x4c>
 80078aa:	4a40      	ldr	r2, [pc, #256]	; (80079ac <_svfiprintf_r+0x1dc>)
 80078ac:	1a80      	subs	r0, r0, r2
 80078ae:	fa0b f000 	lsl.w	r0, fp, r0
 80078b2:	4318      	orrs	r0, r3
 80078b4:	9004      	str	r0, [sp, #16]
 80078b6:	463d      	mov	r5, r7
 80078b8:	e7d3      	b.n	8007862 <_svfiprintf_r+0x92>
 80078ba:	9a03      	ldr	r2, [sp, #12]
 80078bc:	1d11      	adds	r1, r2, #4
 80078be:	6812      	ldr	r2, [r2, #0]
 80078c0:	9103      	str	r1, [sp, #12]
 80078c2:	2a00      	cmp	r2, #0
 80078c4:	db01      	blt.n	80078ca <_svfiprintf_r+0xfa>
 80078c6:	9207      	str	r2, [sp, #28]
 80078c8:	e004      	b.n	80078d4 <_svfiprintf_r+0x104>
 80078ca:	4252      	negs	r2, r2
 80078cc:	f043 0302 	orr.w	r3, r3, #2
 80078d0:	9207      	str	r2, [sp, #28]
 80078d2:	9304      	str	r3, [sp, #16]
 80078d4:	783b      	ldrb	r3, [r7, #0]
 80078d6:	2b2e      	cmp	r3, #46	; 0x2e
 80078d8:	d10c      	bne.n	80078f4 <_svfiprintf_r+0x124>
 80078da:	787b      	ldrb	r3, [r7, #1]
 80078dc:	2b2a      	cmp	r3, #42	; 0x2a
 80078de:	d133      	bne.n	8007948 <_svfiprintf_r+0x178>
 80078e0:	9b03      	ldr	r3, [sp, #12]
 80078e2:	1d1a      	adds	r2, r3, #4
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	9203      	str	r2, [sp, #12]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	bfb8      	it	lt
 80078ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80078f0:	3702      	adds	r7, #2
 80078f2:	9305      	str	r3, [sp, #20]
 80078f4:	4d2e      	ldr	r5, [pc, #184]	; (80079b0 <_svfiprintf_r+0x1e0>)
 80078f6:	7839      	ldrb	r1, [r7, #0]
 80078f8:	2203      	movs	r2, #3
 80078fa:	4628      	mov	r0, r5
 80078fc:	f7f8 fc70 	bl	80001e0 <memchr>
 8007900:	b138      	cbz	r0, 8007912 <_svfiprintf_r+0x142>
 8007902:	2340      	movs	r3, #64	; 0x40
 8007904:	1b40      	subs	r0, r0, r5
 8007906:	fa03 f000 	lsl.w	r0, r3, r0
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	4303      	orrs	r3, r0
 800790e:	3701      	adds	r7, #1
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	7839      	ldrb	r1, [r7, #0]
 8007914:	4827      	ldr	r0, [pc, #156]	; (80079b4 <_svfiprintf_r+0x1e4>)
 8007916:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800791a:	2206      	movs	r2, #6
 800791c:	1c7e      	adds	r6, r7, #1
 800791e:	f7f8 fc5f 	bl	80001e0 <memchr>
 8007922:	2800      	cmp	r0, #0
 8007924:	d038      	beq.n	8007998 <_svfiprintf_r+0x1c8>
 8007926:	4b24      	ldr	r3, [pc, #144]	; (80079b8 <_svfiprintf_r+0x1e8>)
 8007928:	bb13      	cbnz	r3, 8007970 <_svfiprintf_r+0x1a0>
 800792a:	9b03      	ldr	r3, [sp, #12]
 800792c:	3307      	adds	r3, #7
 800792e:	f023 0307 	bic.w	r3, r3, #7
 8007932:	3308      	adds	r3, #8
 8007934:	9303      	str	r3, [sp, #12]
 8007936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007938:	444b      	add	r3, r9
 800793a:	9309      	str	r3, [sp, #36]	; 0x24
 800793c:	e76d      	b.n	800781a <_svfiprintf_r+0x4a>
 800793e:	fb05 3202 	mla	r2, r5, r2, r3
 8007942:	2001      	movs	r0, #1
 8007944:	460f      	mov	r7, r1
 8007946:	e7a6      	b.n	8007896 <_svfiprintf_r+0xc6>
 8007948:	2300      	movs	r3, #0
 800794a:	3701      	adds	r7, #1
 800794c:	9305      	str	r3, [sp, #20]
 800794e:	4619      	mov	r1, r3
 8007950:	250a      	movs	r5, #10
 8007952:	4638      	mov	r0, r7
 8007954:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007958:	3a30      	subs	r2, #48	; 0x30
 800795a:	2a09      	cmp	r2, #9
 800795c:	d903      	bls.n	8007966 <_svfiprintf_r+0x196>
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0c8      	beq.n	80078f4 <_svfiprintf_r+0x124>
 8007962:	9105      	str	r1, [sp, #20]
 8007964:	e7c6      	b.n	80078f4 <_svfiprintf_r+0x124>
 8007966:	fb05 2101 	mla	r1, r5, r1, r2
 800796a:	2301      	movs	r3, #1
 800796c:	4607      	mov	r7, r0
 800796e:	e7f0      	b.n	8007952 <_svfiprintf_r+0x182>
 8007970:	ab03      	add	r3, sp, #12
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	4622      	mov	r2, r4
 8007976:	4b11      	ldr	r3, [pc, #68]	; (80079bc <_svfiprintf_r+0x1ec>)
 8007978:	a904      	add	r1, sp, #16
 800797a:	4640      	mov	r0, r8
 800797c:	f7fe f8f0 	bl	8005b60 <_printf_float>
 8007980:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007984:	4681      	mov	r9, r0
 8007986:	d1d6      	bne.n	8007936 <_svfiprintf_r+0x166>
 8007988:	89a3      	ldrh	r3, [r4, #12]
 800798a:	065b      	lsls	r3, r3, #25
 800798c:	f53f af35 	bmi.w	80077fa <_svfiprintf_r+0x2a>
 8007990:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007992:	b01d      	add	sp, #116	; 0x74
 8007994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007998:	ab03      	add	r3, sp, #12
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	4622      	mov	r2, r4
 800799e:	4b07      	ldr	r3, [pc, #28]	; (80079bc <_svfiprintf_r+0x1ec>)
 80079a0:	a904      	add	r1, sp, #16
 80079a2:	4640      	mov	r0, r8
 80079a4:	f7fe fb92 	bl	80060cc <_printf_i>
 80079a8:	e7ea      	b.n	8007980 <_svfiprintf_r+0x1b0>
 80079aa:	bf00      	nop
 80079ac:	0800802c 	.word	0x0800802c
 80079b0:	08008032 	.word	0x08008032
 80079b4:	08008036 	.word	0x08008036
 80079b8:	08005b61 	.word	0x08005b61
 80079bc:	0800771d 	.word	0x0800771d

080079c0 <_sbrk_r>:
 80079c0:	b538      	push	{r3, r4, r5, lr}
 80079c2:	4c06      	ldr	r4, [pc, #24]	; (80079dc <_sbrk_r+0x1c>)
 80079c4:	2300      	movs	r3, #0
 80079c6:	4605      	mov	r5, r0
 80079c8:	4608      	mov	r0, r1
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	f7fb f9de 	bl	8002d8c <_sbrk>
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	d102      	bne.n	80079da <_sbrk_r+0x1a>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	b103      	cbz	r3, 80079da <_sbrk_r+0x1a>
 80079d8:	602b      	str	r3, [r5, #0]
 80079da:	bd38      	pop	{r3, r4, r5, pc}
 80079dc:	20000c50 	.word	0x20000c50

080079e0 <__ascii_mbtowc>:
 80079e0:	b082      	sub	sp, #8
 80079e2:	b901      	cbnz	r1, 80079e6 <__ascii_mbtowc+0x6>
 80079e4:	a901      	add	r1, sp, #4
 80079e6:	b142      	cbz	r2, 80079fa <__ascii_mbtowc+0x1a>
 80079e8:	b14b      	cbz	r3, 80079fe <__ascii_mbtowc+0x1e>
 80079ea:	7813      	ldrb	r3, [r2, #0]
 80079ec:	600b      	str	r3, [r1, #0]
 80079ee:	7812      	ldrb	r2, [r2, #0]
 80079f0:	1c10      	adds	r0, r2, #0
 80079f2:	bf18      	it	ne
 80079f4:	2001      	movne	r0, #1
 80079f6:	b002      	add	sp, #8
 80079f8:	4770      	bx	lr
 80079fa:	4610      	mov	r0, r2
 80079fc:	e7fb      	b.n	80079f6 <__ascii_mbtowc+0x16>
 80079fe:	f06f 0001 	mvn.w	r0, #1
 8007a02:	e7f8      	b.n	80079f6 <__ascii_mbtowc+0x16>

08007a04 <memmove>:
 8007a04:	4288      	cmp	r0, r1
 8007a06:	b510      	push	{r4, lr}
 8007a08:	eb01 0302 	add.w	r3, r1, r2
 8007a0c:	d807      	bhi.n	8007a1e <memmove+0x1a>
 8007a0e:	1e42      	subs	r2, r0, #1
 8007a10:	4299      	cmp	r1, r3
 8007a12:	d00a      	beq.n	8007a2a <memmove+0x26>
 8007a14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a18:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007a1c:	e7f8      	b.n	8007a10 <memmove+0xc>
 8007a1e:	4283      	cmp	r3, r0
 8007a20:	d9f5      	bls.n	8007a0e <memmove+0xa>
 8007a22:	1881      	adds	r1, r0, r2
 8007a24:	1ad2      	subs	r2, r2, r3
 8007a26:	42d3      	cmn	r3, r2
 8007a28:	d100      	bne.n	8007a2c <memmove+0x28>
 8007a2a:	bd10      	pop	{r4, pc}
 8007a2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a30:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007a34:	e7f7      	b.n	8007a26 <memmove+0x22>

08007a36 <__malloc_lock>:
 8007a36:	4770      	bx	lr

08007a38 <__malloc_unlock>:
 8007a38:	4770      	bx	lr

08007a3a <_realloc_r>:
 8007a3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3c:	4607      	mov	r7, r0
 8007a3e:	4614      	mov	r4, r2
 8007a40:	460e      	mov	r6, r1
 8007a42:	b921      	cbnz	r1, 8007a4e <_realloc_r+0x14>
 8007a44:	4611      	mov	r1, r2
 8007a46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007a4a:	f7ff be0d 	b.w	8007668 <_malloc_r>
 8007a4e:	b922      	cbnz	r2, 8007a5a <_realloc_r+0x20>
 8007a50:	f7ff fdbc 	bl	80075cc <_free_r>
 8007a54:	4625      	mov	r5, r4
 8007a56:	4628      	mov	r0, r5
 8007a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a5a:	f000 f821 	bl	8007aa0 <_malloc_usable_size_r>
 8007a5e:	42a0      	cmp	r0, r4
 8007a60:	d20f      	bcs.n	8007a82 <_realloc_r+0x48>
 8007a62:	4621      	mov	r1, r4
 8007a64:	4638      	mov	r0, r7
 8007a66:	f7ff fdff 	bl	8007668 <_malloc_r>
 8007a6a:	4605      	mov	r5, r0
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	d0f2      	beq.n	8007a56 <_realloc_r+0x1c>
 8007a70:	4631      	mov	r1, r6
 8007a72:	4622      	mov	r2, r4
 8007a74:	f7ff fab6 	bl	8006fe4 <memcpy>
 8007a78:	4631      	mov	r1, r6
 8007a7a:	4638      	mov	r0, r7
 8007a7c:	f7ff fda6 	bl	80075cc <_free_r>
 8007a80:	e7e9      	b.n	8007a56 <_realloc_r+0x1c>
 8007a82:	4635      	mov	r5, r6
 8007a84:	e7e7      	b.n	8007a56 <_realloc_r+0x1c>

08007a86 <__ascii_wctomb>:
 8007a86:	b149      	cbz	r1, 8007a9c <__ascii_wctomb+0x16>
 8007a88:	2aff      	cmp	r2, #255	; 0xff
 8007a8a:	bf85      	ittet	hi
 8007a8c:	238a      	movhi	r3, #138	; 0x8a
 8007a8e:	6003      	strhi	r3, [r0, #0]
 8007a90:	700a      	strbls	r2, [r1, #0]
 8007a92:	f04f 30ff 	movhi.w	r0, #4294967295
 8007a96:	bf98      	it	ls
 8007a98:	2001      	movls	r0, #1
 8007a9a:	4770      	bx	lr
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	4770      	bx	lr

08007aa0 <_malloc_usable_size_r>:
 8007aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aa4:	1f18      	subs	r0, r3, #4
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	bfbc      	itt	lt
 8007aaa:	580b      	ldrlt	r3, [r1, r0]
 8007aac:	18c0      	addlt	r0, r0, r3
 8007aae:	4770      	bx	lr

08007ab0 <_init>:
 8007ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ab2:	bf00      	nop
 8007ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ab6:	bc08      	pop	{r3}
 8007ab8:	469e      	mov	lr, r3
 8007aba:	4770      	bx	lr

08007abc <_fini>:
 8007abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007abe:	bf00      	nop
 8007ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ac2:	bc08      	pop	{r3}
 8007ac4:	469e      	mov	lr, r3
 8007ac6:	4770      	bx	lr
