
NUCLEO_C031.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c20  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08004ce0  08004ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004db8  08004db8  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004db8  08004db8  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004db8  08004db8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004db8  08004db8  00014db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dbc  08004dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000068  08004e28  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08004e28  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f426  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002538  00000000  00000000  0002f4f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ff0  00000000  00000000  00031a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c73  00000000  00000000  00032a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015600  00000000  00000000  0003369b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013378  00000000  00000000  00048c9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c153  00000000  00000000  0005c013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b18  00000000  00000000  000e8168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000ebc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004cc8 	.word	0x08004cc8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004cc8 	.word	0x08004cc8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__clzsi2>:
 8000220:	211c      	movs	r1, #28
 8000222:	2301      	movs	r3, #1
 8000224:	041b      	lsls	r3, r3, #16
 8000226:	4298      	cmp	r0, r3
 8000228:	d301      	bcc.n	800022e <__clzsi2+0xe>
 800022a:	0c00      	lsrs	r0, r0, #16
 800022c:	3910      	subs	r1, #16
 800022e:	0a1b      	lsrs	r3, r3, #8
 8000230:	4298      	cmp	r0, r3
 8000232:	d301      	bcc.n	8000238 <__clzsi2+0x18>
 8000234:	0a00      	lsrs	r0, r0, #8
 8000236:	3908      	subs	r1, #8
 8000238:	091b      	lsrs	r3, r3, #4
 800023a:	4298      	cmp	r0, r3
 800023c:	d301      	bcc.n	8000242 <__clzsi2+0x22>
 800023e:	0900      	lsrs	r0, r0, #4
 8000240:	3904      	subs	r1, #4
 8000242:	a202      	add	r2, pc, #8	; (adr r2, 800024c <__clzsi2+0x2c>)
 8000244:	5c10      	ldrb	r0, [r2, r0]
 8000246:	1840      	adds	r0, r0, r1
 8000248:	4770      	bx	lr
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	02020304 	.word	0x02020304
 8000250:	01010101 	.word	0x01010101
	...

0800025c <__aeabi_ddiv>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	030c      	lsls	r4, r1, #12
 800026a:	001f      	movs	r7, r3
 800026c:	004b      	lsls	r3, r1, #1
 800026e:	4681      	mov	r9, r0
 8000270:	4692      	mov	sl, r2
 8000272:	0005      	movs	r5, r0
 8000274:	b085      	sub	sp, #20
 8000276:	0b24      	lsrs	r4, r4, #12
 8000278:	0d5b      	lsrs	r3, r3, #21
 800027a:	0fce      	lsrs	r6, r1, #31
 800027c:	2b00      	cmp	r3, #0
 800027e:	d100      	bne.n	8000282 <__aeabi_ddiv+0x26>
 8000280:	e152      	b.n	8000528 <__aeabi_ddiv+0x2cc>
 8000282:	4ad2      	ldr	r2, [pc, #840]	; (80005cc <__aeabi_ddiv+0x370>)
 8000284:	4293      	cmp	r3, r2
 8000286:	d100      	bne.n	800028a <__aeabi_ddiv+0x2e>
 8000288:	e16e      	b.n	8000568 <__aeabi_ddiv+0x30c>
 800028a:	0f42      	lsrs	r2, r0, #29
 800028c:	00e4      	lsls	r4, r4, #3
 800028e:	4314      	orrs	r4, r2
 8000290:	2280      	movs	r2, #128	; 0x80
 8000292:	0412      	lsls	r2, r2, #16
 8000294:	4322      	orrs	r2, r4
 8000296:	4690      	mov	r8, r2
 8000298:	4acd      	ldr	r2, [pc, #820]	; (80005d0 <__aeabi_ddiv+0x374>)
 800029a:	00c5      	lsls	r5, r0, #3
 800029c:	4693      	mov	fp, r2
 800029e:	449b      	add	fp, r3
 80002a0:	2300      	movs	r3, #0
 80002a2:	4699      	mov	r9, r3
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	033c      	lsls	r4, r7, #12
 80002a8:	007b      	lsls	r3, r7, #1
 80002aa:	4650      	mov	r0, sl
 80002ac:	0b24      	lsrs	r4, r4, #12
 80002ae:	0d5b      	lsrs	r3, r3, #21
 80002b0:	0fff      	lsrs	r7, r7, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_ddiv+0x5c>
 80002b6:	e11a      	b.n	80004ee <__aeabi_ddiv+0x292>
 80002b8:	4ac4      	ldr	r2, [pc, #784]	; (80005cc <__aeabi_ddiv+0x370>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_ddiv+0x64>
 80002be:	e15e      	b.n	800057e <__aeabi_ddiv+0x322>
 80002c0:	0f42      	lsrs	r2, r0, #29
 80002c2:	00e4      	lsls	r4, r4, #3
 80002c4:	4322      	orrs	r2, r4
 80002c6:	2480      	movs	r4, #128	; 0x80
 80002c8:	0424      	lsls	r4, r4, #16
 80002ca:	4314      	orrs	r4, r2
 80002cc:	4ac0      	ldr	r2, [pc, #768]	; (80005d0 <__aeabi_ddiv+0x374>)
 80002ce:	00c1      	lsls	r1, r0, #3
 80002d0:	4694      	mov	ip, r2
 80002d2:	465a      	mov	r2, fp
 80002d4:	4463      	add	r3, ip
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	469b      	mov	fp, r3
 80002da:	2000      	movs	r0, #0
 80002dc:	0033      	movs	r3, r6
 80002de:	407b      	eors	r3, r7
 80002e0:	469a      	mov	sl, r3
 80002e2:	464b      	mov	r3, r9
 80002e4:	2b0f      	cmp	r3, #15
 80002e6:	d827      	bhi.n	8000338 <__aeabi_ddiv+0xdc>
 80002e8:	4aba      	ldr	r2, [pc, #744]	; (80005d4 <__aeabi_ddiv+0x378>)
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	58d3      	ldr	r3, [r2, r3]
 80002ee:	469f      	mov	pc, r3
 80002f0:	46b2      	mov	sl, r6
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	2b02      	cmp	r3, #2
 80002f6:	d016      	beq.n	8000326 <__aeabi_ddiv+0xca>
 80002f8:	2b03      	cmp	r3, #3
 80002fa:	d100      	bne.n	80002fe <__aeabi_ddiv+0xa2>
 80002fc:	e287      	b.n	800080e <__aeabi_ddiv+0x5b2>
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xa8>
 8000302:	e0d5      	b.n	80004b0 <__aeabi_ddiv+0x254>
 8000304:	2300      	movs	r3, #0
 8000306:	2200      	movs	r2, #0
 8000308:	2500      	movs	r5, #0
 800030a:	051b      	lsls	r3, r3, #20
 800030c:	4313      	orrs	r3, r2
 800030e:	4652      	mov	r2, sl
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	4313      	orrs	r3, r2
 8000314:	0028      	movs	r0, r5
 8000316:	0019      	movs	r1, r3
 8000318:	b005      	add	sp, #20
 800031a:	bcf0      	pop	{r4, r5, r6, r7}
 800031c:	46bb      	mov	fp, r7
 800031e:	46b2      	mov	sl, r6
 8000320:	46a9      	mov	r9, r5
 8000322:	46a0      	mov	r8, r4
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	2200      	movs	r2, #0
 8000328:	2500      	movs	r5, #0
 800032a:	4ba8      	ldr	r3, [pc, #672]	; (80005cc <__aeabi_ddiv+0x370>)
 800032c:	e7ed      	b.n	800030a <__aeabi_ddiv+0xae>
 800032e:	46ba      	mov	sl, r7
 8000330:	46a0      	mov	r8, r4
 8000332:	000d      	movs	r5, r1
 8000334:	9000      	str	r0, [sp, #0]
 8000336:	e7dc      	b.n	80002f2 <__aeabi_ddiv+0x96>
 8000338:	4544      	cmp	r4, r8
 800033a:	d200      	bcs.n	800033e <__aeabi_ddiv+0xe2>
 800033c:	e1c4      	b.n	80006c8 <__aeabi_ddiv+0x46c>
 800033e:	d100      	bne.n	8000342 <__aeabi_ddiv+0xe6>
 8000340:	e1bf      	b.n	80006c2 <__aeabi_ddiv+0x466>
 8000342:	2301      	movs	r3, #1
 8000344:	425b      	negs	r3, r3
 8000346:	469c      	mov	ip, r3
 8000348:	002e      	movs	r6, r5
 800034a:	4640      	mov	r0, r8
 800034c:	2500      	movs	r5, #0
 800034e:	44e3      	add	fp, ip
 8000350:	0223      	lsls	r3, r4, #8
 8000352:	0e0c      	lsrs	r4, r1, #24
 8000354:	431c      	orrs	r4, r3
 8000356:	0c1b      	lsrs	r3, r3, #16
 8000358:	4699      	mov	r9, r3
 800035a:	0423      	lsls	r3, r4, #16
 800035c:	020a      	lsls	r2, r1, #8
 800035e:	0c1f      	lsrs	r7, r3, #16
 8000360:	4649      	mov	r1, r9
 8000362:	9200      	str	r2, [sp, #0]
 8000364:	9701      	str	r7, [sp, #4]
 8000366:	f7ff ff55 	bl	8000214 <__aeabi_uidivmod>
 800036a:	0002      	movs	r2, r0
 800036c:	437a      	muls	r2, r7
 800036e:	040b      	lsls	r3, r1, #16
 8000370:	0c31      	lsrs	r1, r6, #16
 8000372:	4680      	mov	r8, r0
 8000374:	4319      	orrs	r1, r3
 8000376:	428a      	cmp	r2, r1
 8000378:	d907      	bls.n	800038a <__aeabi_ddiv+0x12e>
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	469c      	mov	ip, r3
 8000380:	1909      	adds	r1, r1, r4
 8000382:	44e0      	add	r8, ip
 8000384:	428c      	cmp	r4, r1
 8000386:	d800      	bhi.n	800038a <__aeabi_ddiv+0x12e>
 8000388:	e201      	b.n	800078e <__aeabi_ddiv+0x532>
 800038a:	1a88      	subs	r0, r1, r2
 800038c:	4649      	mov	r1, r9
 800038e:	f7ff ff41 	bl	8000214 <__aeabi_uidivmod>
 8000392:	9a01      	ldr	r2, [sp, #4]
 8000394:	0436      	lsls	r6, r6, #16
 8000396:	4342      	muls	r2, r0
 8000398:	0409      	lsls	r1, r1, #16
 800039a:	0c36      	lsrs	r6, r6, #16
 800039c:	0003      	movs	r3, r0
 800039e:	430e      	orrs	r6, r1
 80003a0:	42b2      	cmp	r2, r6
 80003a2:	d904      	bls.n	80003ae <__aeabi_ddiv+0x152>
 80003a4:	1936      	adds	r6, r6, r4
 80003a6:	3b01      	subs	r3, #1
 80003a8:	42b4      	cmp	r4, r6
 80003aa:	d800      	bhi.n	80003ae <__aeabi_ddiv+0x152>
 80003ac:	e1e9      	b.n	8000782 <__aeabi_ddiv+0x526>
 80003ae:	1ab0      	subs	r0, r6, r2
 80003b0:	4642      	mov	r2, r8
 80003b2:	9e00      	ldr	r6, [sp, #0]
 80003b4:	0412      	lsls	r2, r2, #16
 80003b6:	431a      	orrs	r2, r3
 80003b8:	0c33      	lsrs	r3, r6, #16
 80003ba:	001f      	movs	r7, r3
 80003bc:	0c11      	lsrs	r1, r2, #16
 80003be:	4690      	mov	r8, r2
 80003c0:	9302      	str	r3, [sp, #8]
 80003c2:	0413      	lsls	r3, r2, #16
 80003c4:	0432      	lsls	r2, r6, #16
 80003c6:	0c16      	lsrs	r6, r2, #16
 80003c8:	0032      	movs	r2, r6
 80003ca:	0c1b      	lsrs	r3, r3, #16
 80003cc:	435a      	muls	r2, r3
 80003ce:	9603      	str	r6, [sp, #12]
 80003d0:	437b      	muls	r3, r7
 80003d2:	434e      	muls	r6, r1
 80003d4:	4379      	muls	r1, r7
 80003d6:	0c17      	lsrs	r7, r2, #16
 80003d8:	46bc      	mov	ip, r7
 80003da:	199b      	adds	r3, r3, r6
 80003dc:	4463      	add	r3, ip
 80003de:	429e      	cmp	r6, r3
 80003e0:	d903      	bls.n	80003ea <__aeabi_ddiv+0x18e>
 80003e2:	2680      	movs	r6, #128	; 0x80
 80003e4:	0276      	lsls	r6, r6, #9
 80003e6:	46b4      	mov	ip, r6
 80003e8:	4461      	add	r1, ip
 80003ea:	0c1e      	lsrs	r6, r3, #16
 80003ec:	1871      	adds	r1, r6, r1
 80003ee:	0416      	lsls	r6, r2, #16
 80003f0:	041b      	lsls	r3, r3, #16
 80003f2:	0c36      	lsrs	r6, r6, #16
 80003f4:	199e      	adds	r6, r3, r6
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d302      	bcc.n	8000400 <__aeabi_ddiv+0x1a4>
 80003fa:	d112      	bne.n	8000422 <__aeabi_ddiv+0x1c6>
 80003fc:	42b5      	cmp	r5, r6
 80003fe:	d210      	bcs.n	8000422 <__aeabi_ddiv+0x1c6>
 8000400:	4643      	mov	r3, r8
 8000402:	1e5a      	subs	r2, r3, #1
 8000404:	9b00      	ldr	r3, [sp, #0]
 8000406:	469c      	mov	ip, r3
 8000408:	4465      	add	r5, ip
 800040a:	001f      	movs	r7, r3
 800040c:	429d      	cmp	r5, r3
 800040e:	419b      	sbcs	r3, r3
 8000410:	425b      	negs	r3, r3
 8000412:	191b      	adds	r3, r3, r4
 8000414:	18c0      	adds	r0, r0, r3
 8000416:	4284      	cmp	r4, r0
 8000418:	d200      	bcs.n	800041c <__aeabi_ddiv+0x1c0>
 800041a:	e19e      	b.n	800075a <__aeabi_ddiv+0x4fe>
 800041c:	d100      	bne.n	8000420 <__aeabi_ddiv+0x1c4>
 800041e:	e199      	b.n	8000754 <__aeabi_ddiv+0x4f8>
 8000420:	4690      	mov	r8, r2
 8000422:	1bae      	subs	r6, r5, r6
 8000424:	42b5      	cmp	r5, r6
 8000426:	41ad      	sbcs	r5, r5
 8000428:	1a40      	subs	r0, r0, r1
 800042a:	426d      	negs	r5, r5
 800042c:	1b40      	subs	r0, r0, r5
 800042e:	4284      	cmp	r4, r0
 8000430:	d100      	bne.n	8000434 <__aeabi_ddiv+0x1d8>
 8000432:	e1d2      	b.n	80007da <__aeabi_ddiv+0x57e>
 8000434:	4649      	mov	r1, r9
 8000436:	f7ff feed 	bl	8000214 <__aeabi_uidivmod>
 800043a:	9a01      	ldr	r2, [sp, #4]
 800043c:	040b      	lsls	r3, r1, #16
 800043e:	4342      	muls	r2, r0
 8000440:	0c31      	lsrs	r1, r6, #16
 8000442:	0005      	movs	r5, r0
 8000444:	4319      	orrs	r1, r3
 8000446:	428a      	cmp	r2, r1
 8000448:	d900      	bls.n	800044c <__aeabi_ddiv+0x1f0>
 800044a:	e16c      	b.n	8000726 <__aeabi_ddiv+0x4ca>
 800044c:	1a88      	subs	r0, r1, r2
 800044e:	4649      	mov	r1, r9
 8000450:	f7ff fee0 	bl	8000214 <__aeabi_uidivmod>
 8000454:	9a01      	ldr	r2, [sp, #4]
 8000456:	0436      	lsls	r6, r6, #16
 8000458:	4342      	muls	r2, r0
 800045a:	0409      	lsls	r1, r1, #16
 800045c:	0c36      	lsrs	r6, r6, #16
 800045e:	0003      	movs	r3, r0
 8000460:	430e      	orrs	r6, r1
 8000462:	42b2      	cmp	r2, r6
 8000464:	d900      	bls.n	8000468 <__aeabi_ddiv+0x20c>
 8000466:	e153      	b.n	8000710 <__aeabi_ddiv+0x4b4>
 8000468:	9803      	ldr	r0, [sp, #12]
 800046a:	1ab6      	subs	r6, r6, r2
 800046c:	0002      	movs	r2, r0
 800046e:	042d      	lsls	r5, r5, #16
 8000470:	431d      	orrs	r5, r3
 8000472:	9f02      	ldr	r7, [sp, #8]
 8000474:	042b      	lsls	r3, r5, #16
 8000476:	0c1b      	lsrs	r3, r3, #16
 8000478:	435a      	muls	r2, r3
 800047a:	437b      	muls	r3, r7
 800047c:	469c      	mov	ip, r3
 800047e:	0c29      	lsrs	r1, r5, #16
 8000480:	4348      	muls	r0, r1
 8000482:	0c13      	lsrs	r3, r2, #16
 8000484:	4484      	add	ip, r0
 8000486:	4463      	add	r3, ip
 8000488:	4379      	muls	r1, r7
 800048a:	4298      	cmp	r0, r3
 800048c:	d903      	bls.n	8000496 <__aeabi_ddiv+0x23a>
 800048e:	2080      	movs	r0, #128	; 0x80
 8000490:	0240      	lsls	r0, r0, #9
 8000492:	4684      	mov	ip, r0
 8000494:	4461      	add	r1, ip
 8000496:	0c18      	lsrs	r0, r3, #16
 8000498:	0412      	lsls	r2, r2, #16
 800049a:	041b      	lsls	r3, r3, #16
 800049c:	0c12      	lsrs	r2, r2, #16
 800049e:	1840      	adds	r0, r0, r1
 80004a0:	189b      	adds	r3, r3, r2
 80004a2:	4286      	cmp	r6, r0
 80004a4:	d200      	bcs.n	80004a8 <__aeabi_ddiv+0x24c>
 80004a6:	e100      	b.n	80006aa <__aeabi_ddiv+0x44e>
 80004a8:	d100      	bne.n	80004ac <__aeabi_ddiv+0x250>
 80004aa:	e0fb      	b.n	80006a4 <__aeabi_ddiv+0x448>
 80004ac:	2301      	movs	r3, #1
 80004ae:	431d      	orrs	r5, r3
 80004b0:	4b49      	ldr	r3, [pc, #292]	; (80005d8 <__aeabi_ddiv+0x37c>)
 80004b2:	445b      	add	r3, fp
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	dc00      	bgt.n	80004ba <__aeabi_ddiv+0x25e>
 80004b8:	e0aa      	b.n	8000610 <__aeabi_ddiv+0x3b4>
 80004ba:	076a      	lsls	r2, r5, #29
 80004bc:	d000      	beq.n	80004c0 <__aeabi_ddiv+0x264>
 80004be:	e13d      	b.n	800073c <__aeabi_ddiv+0x4e0>
 80004c0:	08e9      	lsrs	r1, r5, #3
 80004c2:	4642      	mov	r2, r8
 80004c4:	01d2      	lsls	r2, r2, #7
 80004c6:	d506      	bpl.n	80004d6 <__aeabi_ddiv+0x27a>
 80004c8:	4642      	mov	r2, r8
 80004ca:	4b44      	ldr	r3, [pc, #272]	; (80005dc <__aeabi_ddiv+0x380>)
 80004cc:	401a      	ands	r2, r3
 80004ce:	2380      	movs	r3, #128	; 0x80
 80004d0:	4690      	mov	r8, r2
 80004d2:	00db      	lsls	r3, r3, #3
 80004d4:	445b      	add	r3, fp
 80004d6:	4a42      	ldr	r2, [pc, #264]	; (80005e0 <__aeabi_ddiv+0x384>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	dd00      	ble.n	80004de <__aeabi_ddiv+0x282>
 80004dc:	e723      	b.n	8000326 <__aeabi_ddiv+0xca>
 80004de:	4642      	mov	r2, r8
 80004e0:	055b      	lsls	r3, r3, #21
 80004e2:	0755      	lsls	r5, r2, #29
 80004e4:	0252      	lsls	r2, r2, #9
 80004e6:	430d      	orrs	r5, r1
 80004e8:	0b12      	lsrs	r2, r2, #12
 80004ea:	0d5b      	lsrs	r3, r3, #21
 80004ec:	e70d      	b.n	800030a <__aeabi_ddiv+0xae>
 80004ee:	4651      	mov	r1, sl
 80004f0:	4321      	orrs	r1, r4
 80004f2:	d100      	bne.n	80004f6 <__aeabi_ddiv+0x29a>
 80004f4:	e07c      	b.n	80005f0 <__aeabi_ddiv+0x394>
 80004f6:	2c00      	cmp	r4, #0
 80004f8:	d100      	bne.n	80004fc <__aeabi_ddiv+0x2a0>
 80004fa:	e0fb      	b.n	80006f4 <__aeabi_ddiv+0x498>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f7ff fe8f 	bl	8000220 <__clzsi2>
 8000502:	0002      	movs	r2, r0
 8000504:	3a0b      	subs	r2, #11
 8000506:	231d      	movs	r3, #29
 8000508:	1a9b      	subs	r3, r3, r2
 800050a:	4652      	mov	r2, sl
 800050c:	0001      	movs	r1, r0
 800050e:	40da      	lsrs	r2, r3
 8000510:	4653      	mov	r3, sl
 8000512:	3908      	subs	r1, #8
 8000514:	408b      	lsls	r3, r1
 8000516:	408c      	lsls	r4, r1
 8000518:	0019      	movs	r1, r3
 800051a:	4314      	orrs	r4, r2
 800051c:	4b31      	ldr	r3, [pc, #196]	; (80005e4 <__aeabi_ddiv+0x388>)
 800051e:	4458      	add	r0, fp
 8000520:	469b      	mov	fp, r3
 8000522:	4483      	add	fp, r0
 8000524:	2000      	movs	r0, #0
 8000526:	e6d9      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000528:	0003      	movs	r3, r0
 800052a:	4323      	orrs	r3, r4
 800052c:	4698      	mov	r8, r3
 800052e:	d044      	beq.n	80005ba <__aeabi_ddiv+0x35e>
 8000530:	2c00      	cmp	r4, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_ddiv+0x2da>
 8000534:	e0cf      	b.n	80006d6 <__aeabi_ddiv+0x47a>
 8000536:	0020      	movs	r0, r4
 8000538:	f7ff fe72 	bl	8000220 <__clzsi2>
 800053c:	0001      	movs	r1, r0
 800053e:	0002      	movs	r2, r0
 8000540:	390b      	subs	r1, #11
 8000542:	231d      	movs	r3, #29
 8000544:	1a5b      	subs	r3, r3, r1
 8000546:	4649      	mov	r1, r9
 8000548:	0010      	movs	r0, r2
 800054a:	40d9      	lsrs	r1, r3
 800054c:	3808      	subs	r0, #8
 800054e:	4084      	lsls	r4, r0
 8000550:	000b      	movs	r3, r1
 8000552:	464d      	mov	r5, r9
 8000554:	4323      	orrs	r3, r4
 8000556:	4698      	mov	r8, r3
 8000558:	4085      	lsls	r5, r0
 800055a:	4b23      	ldr	r3, [pc, #140]	; (80005e8 <__aeabi_ddiv+0x38c>)
 800055c:	1a9b      	subs	r3, r3, r2
 800055e:	469b      	mov	fp, r3
 8000560:	2300      	movs	r3, #0
 8000562:	4699      	mov	r9, r3
 8000564:	9300      	str	r3, [sp, #0]
 8000566:	e69e      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000568:	0002      	movs	r2, r0
 800056a:	4322      	orrs	r2, r4
 800056c:	4690      	mov	r8, r2
 800056e:	d11d      	bne.n	80005ac <__aeabi_ddiv+0x350>
 8000570:	2208      	movs	r2, #8
 8000572:	469b      	mov	fp, r3
 8000574:	2302      	movs	r3, #2
 8000576:	2500      	movs	r5, #0
 8000578:	4691      	mov	r9, r2
 800057a:	9300      	str	r3, [sp, #0]
 800057c:	e693      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 800057e:	4651      	mov	r1, sl
 8000580:	4321      	orrs	r1, r4
 8000582:	d109      	bne.n	8000598 <__aeabi_ddiv+0x33c>
 8000584:	2302      	movs	r3, #2
 8000586:	464a      	mov	r2, r9
 8000588:	431a      	orrs	r2, r3
 800058a:	4b18      	ldr	r3, [pc, #96]	; (80005ec <__aeabi_ddiv+0x390>)
 800058c:	4691      	mov	r9, r2
 800058e:	469c      	mov	ip, r3
 8000590:	2400      	movs	r4, #0
 8000592:	2002      	movs	r0, #2
 8000594:	44e3      	add	fp, ip
 8000596:	e6a1      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000598:	2303      	movs	r3, #3
 800059a:	464a      	mov	r2, r9
 800059c:	431a      	orrs	r2, r3
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <__aeabi_ddiv+0x390>)
 80005a0:	4691      	mov	r9, r2
 80005a2:	469c      	mov	ip, r3
 80005a4:	4651      	mov	r1, sl
 80005a6:	2003      	movs	r0, #3
 80005a8:	44e3      	add	fp, ip
 80005aa:	e697      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005ac:	220c      	movs	r2, #12
 80005ae:	469b      	mov	fp, r3
 80005b0:	2303      	movs	r3, #3
 80005b2:	46a0      	mov	r8, r4
 80005b4:	4691      	mov	r9, r2
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	e675      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005ba:	2304      	movs	r3, #4
 80005bc:	4699      	mov	r9, r3
 80005be:	2300      	movs	r3, #0
 80005c0:	469b      	mov	fp, r3
 80005c2:	3301      	adds	r3, #1
 80005c4:	2500      	movs	r5, #0
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	e66d      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	000007ff 	.word	0x000007ff
 80005d0:	fffffc01 	.word	0xfffffc01
 80005d4:	08004d18 	.word	0x08004d18
 80005d8:	000003ff 	.word	0x000003ff
 80005dc:	feffffff 	.word	0xfeffffff
 80005e0:	000007fe 	.word	0x000007fe
 80005e4:	000003f3 	.word	0x000003f3
 80005e8:	fffffc0d 	.word	0xfffffc0d
 80005ec:	fffff801 	.word	0xfffff801
 80005f0:	464a      	mov	r2, r9
 80005f2:	2301      	movs	r3, #1
 80005f4:	431a      	orrs	r2, r3
 80005f6:	4691      	mov	r9, r2
 80005f8:	2400      	movs	r4, #0
 80005fa:	2001      	movs	r0, #1
 80005fc:	e66e      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005fe:	2300      	movs	r3, #0
 8000600:	2280      	movs	r2, #128	; 0x80
 8000602:	469a      	mov	sl, r3
 8000604:	2500      	movs	r5, #0
 8000606:	4b88      	ldr	r3, [pc, #544]	; (8000828 <__aeabi_ddiv+0x5cc>)
 8000608:	0312      	lsls	r2, r2, #12
 800060a:	e67e      	b.n	800030a <__aeabi_ddiv+0xae>
 800060c:	2501      	movs	r5, #1
 800060e:	426d      	negs	r5, r5
 8000610:	2201      	movs	r2, #1
 8000612:	1ad2      	subs	r2, r2, r3
 8000614:	2a38      	cmp	r2, #56	; 0x38
 8000616:	dd00      	ble.n	800061a <__aeabi_ddiv+0x3be>
 8000618:	e674      	b.n	8000304 <__aeabi_ddiv+0xa8>
 800061a:	2a1f      	cmp	r2, #31
 800061c:	dc00      	bgt.n	8000620 <__aeabi_ddiv+0x3c4>
 800061e:	e0bd      	b.n	800079c <__aeabi_ddiv+0x540>
 8000620:	211f      	movs	r1, #31
 8000622:	4249      	negs	r1, r1
 8000624:	1acb      	subs	r3, r1, r3
 8000626:	4641      	mov	r1, r8
 8000628:	40d9      	lsrs	r1, r3
 800062a:	000b      	movs	r3, r1
 800062c:	2a20      	cmp	r2, #32
 800062e:	d004      	beq.n	800063a <__aeabi_ddiv+0x3de>
 8000630:	4641      	mov	r1, r8
 8000632:	4a7e      	ldr	r2, [pc, #504]	; (800082c <__aeabi_ddiv+0x5d0>)
 8000634:	445a      	add	r2, fp
 8000636:	4091      	lsls	r1, r2
 8000638:	430d      	orrs	r5, r1
 800063a:	0029      	movs	r1, r5
 800063c:	1e4a      	subs	r2, r1, #1
 800063e:	4191      	sbcs	r1, r2
 8000640:	4319      	orrs	r1, r3
 8000642:	2307      	movs	r3, #7
 8000644:	001d      	movs	r5, r3
 8000646:	2200      	movs	r2, #0
 8000648:	400d      	ands	r5, r1
 800064a:	420b      	tst	r3, r1
 800064c:	d100      	bne.n	8000650 <__aeabi_ddiv+0x3f4>
 800064e:	e0d0      	b.n	80007f2 <__aeabi_ddiv+0x596>
 8000650:	220f      	movs	r2, #15
 8000652:	2300      	movs	r3, #0
 8000654:	400a      	ands	r2, r1
 8000656:	2a04      	cmp	r2, #4
 8000658:	d100      	bne.n	800065c <__aeabi_ddiv+0x400>
 800065a:	e0c7      	b.n	80007ec <__aeabi_ddiv+0x590>
 800065c:	1d0a      	adds	r2, r1, #4
 800065e:	428a      	cmp	r2, r1
 8000660:	4189      	sbcs	r1, r1
 8000662:	4249      	negs	r1, r1
 8000664:	185b      	adds	r3, r3, r1
 8000666:	0011      	movs	r1, r2
 8000668:	021a      	lsls	r2, r3, #8
 800066a:	d400      	bmi.n	800066e <__aeabi_ddiv+0x412>
 800066c:	e0be      	b.n	80007ec <__aeabi_ddiv+0x590>
 800066e:	2301      	movs	r3, #1
 8000670:	2200      	movs	r2, #0
 8000672:	2500      	movs	r5, #0
 8000674:	e649      	b.n	800030a <__aeabi_ddiv+0xae>
 8000676:	2280      	movs	r2, #128	; 0x80
 8000678:	4643      	mov	r3, r8
 800067a:	0312      	lsls	r2, r2, #12
 800067c:	4213      	tst	r3, r2
 800067e:	d008      	beq.n	8000692 <__aeabi_ddiv+0x436>
 8000680:	4214      	tst	r4, r2
 8000682:	d106      	bne.n	8000692 <__aeabi_ddiv+0x436>
 8000684:	4322      	orrs	r2, r4
 8000686:	0312      	lsls	r2, r2, #12
 8000688:	46ba      	mov	sl, r7
 800068a:	000d      	movs	r5, r1
 800068c:	4b66      	ldr	r3, [pc, #408]	; (8000828 <__aeabi_ddiv+0x5cc>)
 800068e:	0b12      	lsrs	r2, r2, #12
 8000690:	e63b      	b.n	800030a <__aeabi_ddiv+0xae>
 8000692:	2280      	movs	r2, #128	; 0x80
 8000694:	4643      	mov	r3, r8
 8000696:	0312      	lsls	r2, r2, #12
 8000698:	431a      	orrs	r2, r3
 800069a:	0312      	lsls	r2, r2, #12
 800069c:	46b2      	mov	sl, r6
 800069e:	4b62      	ldr	r3, [pc, #392]	; (8000828 <__aeabi_ddiv+0x5cc>)
 80006a0:	0b12      	lsrs	r2, r2, #12
 80006a2:	e632      	b.n	800030a <__aeabi_ddiv+0xae>
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d100      	bne.n	80006aa <__aeabi_ddiv+0x44e>
 80006a8:	e702      	b.n	80004b0 <__aeabi_ddiv+0x254>
 80006aa:	19a6      	adds	r6, r4, r6
 80006ac:	1e6a      	subs	r2, r5, #1
 80006ae:	42a6      	cmp	r6, r4
 80006b0:	d200      	bcs.n	80006b4 <__aeabi_ddiv+0x458>
 80006b2:	e089      	b.n	80007c8 <__aeabi_ddiv+0x56c>
 80006b4:	4286      	cmp	r6, r0
 80006b6:	d200      	bcs.n	80006ba <__aeabi_ddiv+0x45e>
 80006b8:	e09f      	b.n	80007fa <__aeabi_ddiv+0x59e>
 80006ba:	d100      	bne.n	80006be <__aeabi_ddiv+0x462>
 80006bc:	e0af      	b.n	800081e <__aeabi_ddiv+0x5c2>
 80006be:	0015      	movs	r5, r2
 80006c0:	e6f4      	b.n	80004ac <__aeabi_ddiv+0x250>
 80006c2:	42a9      	cmp	r1, r5
 80006c4:	d900      	bls.n	80006c8 <__aeabi_ddiv+0x46c>
 80006c6:	e63c      	b.n	8000342 <__aeabi_ddiv+0xe6>
 80006c8:	4643      	mov	r3, r8
 80006ca:	07de      	lsls	r6, r3, #31
 80006cc:	0858      	lsrs	r0, r3, #1
 80006ce:	086b      	lsrs	r3, r5, #1
 80006d0:	431e      	orrs	r6, r3
 80006d2:	07ed      	lsls	r5, r5, #31
 80006d4:	e63c      	b.n	8000350 <__aeabi_ddiv+0xf4>
 80006d6:	f7ff fda3 	bl	8000220 <__clzsi2>
 80006da:	0001      	movs	r1, r0
 80006dc:	0002      	movs	r2, r0
 80006de:	3115      	adds	r1, #21
 80006e0:	3220      	adds	r2, #32
 80006e2:	291c      	cmp	r1, #28
 80006e4:	dc00      	bgt.n	80006e8 <__aeabi_ddiv+0x48c>
 80006e6:	e72c      	b.n	8000542 <__aeabi_ddiv+0x2e6>
 80006e8:	464b      	mov	r3, r9
 80006ea:	3808      	subs	r0, #8
 80006ec:	4083      	lsls	r3, r0
 80006ee:	2500      	movs	r5, #0
 80006f0:	4698      	mov	r8, r3
 80006f2:	e732      	b.n	800055a <__aeabi_ddiv+0x2fe>
 80006f4:	f7ff fd94 	bl	8000220 <__clzsi2>
 80006f8:	0003      	movs	r3, r0
 80006fa:	001a      	movs	r2, r3
 80006fc:	3215      	adds	r2, #21
 80006fe:	3020      	adds	r0, #32
 8000700:	2a1c      	cmp	r2, #28
 8000702:	dc00      	bgt.n	8000706 <__aeabi_ddiv+0x4aa>
 8000704:	e6ff      	b.n	8000506 <__aeabi_ddiv+0x2aa>
 8000706:	4654      	mov	r4, sl
 8000708:	3b08      	subs	r3, #8
 800070a:	2100      	movs	r1, #0
 800070c:	409c      	lsls	r4, r3
 800070e:	e705      	b.n	800051c <__aeabi_ddiv+0x2c0>
 8000710:	1936      	adds	r6, r6, r4
 8000712:	3b01      	subs	r3, #1
 8000714:	42b4      	cmp	r4, r6
 8000716:	d900      	bls.n	800071a <__aeabi_ddiv+0x4be>
 8000718:	e6a6      	b.n	8000468 <__aeabi_ddiv+0x20c>
 800071a:	42b2      	cmp	r2, r6
 800071c:	d800      	bhi.n	8000720 <__aeabi_ddiv+0x4c4>
 800071e:	e6a3      	b.n	8000468 <__aeabi_ddiv+0x20c>
 8000720:	1e83      	subs	r3, r0, #2
 8000722:	1936      	adds	r6, r6, r4
 8000724:	e6a0      	b.n	8000468 <__aeabi_ddiv+0x20c>
 8000726:	1909      	adds	r1, r1, r4
 8000728:	3d01      	subs	r5, #1
 800072a:	428c      	cmp	r4, r1
 800072c:	d900      	bls.n	8000730 <__aeabi_ddiv+0x4d4>
 800072e:	e68d      	b.n	800044c <__aeabi_ddiv+0x1f0>
 8000730:	428a      	cmp	r2, r1
 8000732:	d800      	bhi.n	8000736 <__aeabi_ddiv+0x4da>
 8000734:	e68a      	b.n	800044c <__aeabi_ddiv+0x1f0>
 8000736:	1e85      	subs	r5, r0, #2
 8000738:	1909      	adds	r1, r1, r4
 800073a:	e687      	b.n	800044c <__aeabi_ddiv+0x1f0>
 800073c:	220f      	movs	r2, #15
 800073e:	402a      	ands	r2, r5
 8000740:	2a04      	cmp	r2, #4
 8000742:	d100      	bne.n	8000746 <__aeabi_ddiv+0x4ea>
 8000744:	e6bc      	b.n	80004c0 <__aeabi_ddiv+0x264>
 8000746:	1d29      	adds	r1, r5, #4
 8000748:	42a9      	cmp	r1, r5
 800074a:	41ad      	sbcs	r5, r5
 800074c:	426d      	negs	r5, r5
 800074e:	08c9      	lsrs	r1, r1, #3
 8000750:	44a8      	add	r8, r5
 8000752:	e6b6      	b.n	80004c2 <__aeabi_ddiv+0x266>
 8000754:	42af      	cmp	r7, r5
 8000756:	d900      	bls.n	800075a <__aeabi_ddiv+0x4fe>
 8000758:	e662      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 800075a:	4281      	cmp	r1, r0
 800075c:	d804      	bhi.n	8000768 <__aeabi_ddiv+0x50c>
 800075e:	d000      	beq.n	8000762 <__aeabi_ddiv+0x506>
 8000760:	e65e      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 8000762:	42ae      	cmp	r6, r5
 8000764:	d800      	bhi.n	8000768 <__aeabi_ddiv+0x50c>
 8000766:	e65b      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 8000768:	2302      	movs	r3, #2
 800076a:	425b      	negs	r3, r3
 800076c:	469c      	mov	ip, r3
 800076e:	9b00      	ldr	r3, [sp, #0]
 8000770:	44e0      	add	r8, ip
 8000772:	469c      	mov	ip, r3
 8000774:	4465      	add	r5, ip
 8000776:	429d      	cmp	r5, r3
 8000778:	419b      	sbcs	r3, r3
 800077a:	425b      	negs	r3, r3
 800077c:	191b      	adds	r3, r3, r4
 800077e:	18c0      	adds	r0, r0, r3
 8000780:	e64f      	b.n	8000422 <__aeabi_ddiv+0x1c6>
 8000782:	42b2      	cmp	r2, r6
 8000784:	d800      	bhi.n	8000788 <__aeabi_ddiv+0x52c>
 8000786:	e612      	b.n	80003ae <__aeabi_ddiv+0x152>
 8000788:	1e83      	subs	r3, r0, #2
 800078a:	1936      	adds	r6, r6, r4
 800078c:	e60f      	b.n	80003ae <__aeabi_ddiv+0x152>
 800078e:	428a      	cmp	r2, r1
 8000790:	d800      	bhi.n	8000794 <__aeabi_ddiv+0x538>
 8000792:	e5fa      	b.n	800038a <__aeabi_ddiv+0x12e>
 8000794:	1e83      	subs	r3, r0, #2
 8000796:	4698      	mov	r8, r3
 8000798:	1909      	adds	r1, r1, r4
 800079a:	e5f6      	b.n	800038a <__aeabi_ddiv+0x12e>
 800079c:	4b24      	ldr	r3, [pc, #144]	; (8000830 <__aeabi_ddiv+0x5d4>)
 800079e:	0028      	movs	r0, r5
 80007a0:	445b      	add	r3, fp
 80007a2:	4641      	mov	r1, r8
 80007a4:	409d      	lsls	r5, r3
 80007a6:	4099      	lsls	r1, r3
 80007a8:	40d0      	lsrs	r0, r2
 80007aa:	1e6b      	subs	r3, r5, #1
 80007ac:	419d      	sbcs	r5, r3
 80007ae:	4643      	mov	r3, r8
 80007b0:	4301      	orrs	r1, r0
 80007b2:	4329      	orrs	r1, r5
 80007b4:	40d3      	lsrs	r3, r2
 80007b6:	074a      	lsls	r2, r1, #29
 80007b8:	d100      	bne.n	80007bc <__aeabi_ddiv+0x560>
 80007ba:	e755      	b.n	8000668 <__aeabi_ddiv+0x40c>
 80007bc:	220f      	movs	r2, #15
 80007be:	400a      	ands	r2, r1
 80007c0:	2a04      	cmp	r2, #4
 80007c2:	d000      	beq.n	80007c6 <__aeabi_ddiv+0x56a>
 80007c4:	e74a      	b.n	800065c <__aeabi_ddiv+0x400>
 80007c6:	e74f      	b.n	8000668 <__aeabi_ddiv+0x40c>
 80007c8:	0015      	movs	r5, r2
 80007ca:	4286      	cmp	r6, r0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_ddiv+0x574>
 80007ce:	e66d      	b.n	80004ac <__aeabi_ddiv+0x250>
 80007d0:	9a00      	ldr	r2, [sp, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d000      	beq.n	80007d8 <__aeabi_ddiv+0x57c>
 80007d6:	e669      	b.n	80004ac <__aeabi_ddiv+0x250>
 80007d8:	e66a      	b.n	80004b0 <__aeabi_ddiv+0x254>
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <__aeabi_ddiv+0x5d8>)
 80007dc:	445b      	add	r3, fp
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dc00      	bgt.n	80007e4 <__aeabi_ddiv+0x588>
 80007e2:	e713      	b.n	800060c <__aeabi_ddiv+0x3b0>
 80007e4:	2501      	movs	r5, #1
 80007e6:	2100      	movs	r1, #0
 80007e8:	44a8      	add	r8, r5
 80007ea:	e66a      	b.n	80004c2 <__aeabi_ddiv+0x266>
 80007ec:	075d      	lsls	r5, r3, #29
 80007ee:	025b      	lsls	r3, r3, #9
 80007f0:	0b1a      	lsrs	r2, r3, #12
 80007f2:	08c9      	lsrs	r1, r1, #3
 80007f4:	2300      	movs	r3, #0
 80007f6:	430d      	orrs	r5, r1
 80007f8:	e587      	b.n	800030a <__aeabi_ddiv+0xae>
 80007fa:	9900      	ldr	r1, [sp, #0]
 80007fc:	3d02      	subs	r5, #2
 80007fe:	004a      	lsls	r2, r1, #1
 8000800:	428a      	cmp	r2, r1
 8000802:	41bf      	sbcs	r7, r7
 8000804:	427f      	negs	r7, r7
 8000806:	193f      	adds	r7, r7, r4
 8000808:	19f6      	adds	r6, r6, r7
 800080a:	9200      	str	r2, [sp, #0]
 800080c:	e7dd      	b.n	80007ca <__aeabi_ddiv+0x56e>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	4643      	mov	r3, r8
 8000812:	0312      	lsls	r2, r2, #12
 8000814:	431a      	orrs	r2, r3
 8000816:	0312      	lsls	r2, r2, #12
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <__aeabi_ddiv+0x5cc>)
 800081a:	0b12      	lsrs	r2, r2, #12
 800081c:	e575      	b.n	800030a <__aeabi_ddiv+0xae>
 800081e:	9900      	ldr	r1, [sp, #0]
 8000820:	4299      	cmp	r1, r3
 8000822:	d3ea      	bcc.n	80007fa <__aeabi_ddiv+0x59e>
 8000824:	0015      	movs	r5, r2
 8000826:	e7d3      	b.n	80007d0 <__aeabi_ddiv+0x574>
 8000828:	000007ff 	.word	0x000007ff
 800082c:	0000043e 	.word	0x0000043e
 8000830:	0000041e 	.word	0x0000041e
 8000834:	000003ff 	.word	0x000003ff

08000838 <__aeabi_dmul>:
 8000838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800083a:	4645      	mov	r5, r8
 800083c:	46de      	mov	lr, fp
 800083e:	4657      	mov	r7, sl
 8000840:	464e      	mov	r6, r9
 8000842:	b5e0      	push	{r5, r6, r7, lr}
 8000844:	001f      	movs	r7, r3
 8000846:	030b      	lsls	r3, r1, #12
 8000848:	0b1b      	lsrs	r3, r3, #12
 800084a:	469b      	mov	fp, r3
 800084c:	004d      	lsls	r5, r1, #1
 800084e:	0fcb      	lsrs	r3, r1, #31
 8000850:	0004      	movs	r4, r0
 8000852:	4691      	mov	r9, r2
 8000854:	4698      	mov	r8, r3
 8000856:	b087      	sub	sp, #28
 8000858:	0d6d      	lsrs	r5, r5, #21
 800085a:	d100      	bne.n	800085e <__aeabi_dmul+0x26>
 800085c:	e1cd      	b.n	8000bfa <__aeabi_dmul+0x3c2>
 800085e:	4bce      	ldr	r3, [pc, #824]	; (8000b98 <__aeabi_dmul+0x360>)
 8000860:	429d      	cmp	r5, r3
 8000862:	d100      	bne.n	8000866 <__aeabi_dmul+0x2e>
 8000864:	e1e9      	b.n	8000c3a <__aeabi_dmul+0x402>
 8000866:	465a      	mov	r2, fp
 8000868:	0f43      	lsrs	r3, r0, #29
 800086a:	00d2      	lsls	r2, r2, #3
 800086c:	4313      	orrs	r3, r2
 800086e:	2280      	movs	r2, #128	; 0x80
 8000870:	0412      	lsls	r2, r2, #16
 8000872:	431a      	orrs	r2, r3
 8000874:	00c3      	lsls	r3, r0, #3
 8000876:	469a      	mov	sl, r3
 8000878:	4bc8      	ldr	r3, [pc, #800]	; (8000b9c <__aeabi_dmul+0x364>)
 800087a:	4693      	mov	fp, r2
 800087c:	469c      	mov	ip, r3
 800087e:	2300      	movs	r3, #0
 8000880:	2600      	movs	r6, #0
 8000882:	4465      	add	r5, ip
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	033c      	lsls	r4, r7, #12
 8000888:	007b      	lsls	r3, r7, #1
 800088a:	4648      	mov	r0, r9
 800088c:	0b24      	lsrs	r4, r4, #12
 800088e:	0d5b      	lsrs	r3, r3, #21
 8000890:	0fff      	lsrs	r7, r7, #31
 8000892:	2b00      	cmp	r3, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_dmul+0x60>
 8000896:	e189      	b.n	8000bac <__aeabi_dmul+0x374>
 8000898:	4abf      	ldr	r2, [pc, #764]	; (8000b98 <__aeabi_dmul+0x360>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d019      	beq.n	80008d2 <__aeabi_dmul+0x9a>
 800089e:	0f42      	lsrs	r2, r0, #29
 80008a0:	00e4      	lsls	r4, r4, #3
 80008a2:	4322      	orrs	r2, r4
 80008a4:	2480      	movs	r4, #128	; 0x80
 80008a6:	0424      	lsls	r4, r4, #16
 80008a8:	4314      	orrs	r4, r2
 80008aa:	4abc      	ldr	r2, [pc, #752]	; (8000b9c <__aeabi_dmul+0x364>)
 80008ac:	2100      	movs	r1, #0
 80008ae:	4694      	mov	ip, r2
 80008b0:	4642      	mov	r2, r8
 80008b2:	4463      	add	r3, ip
 80008b4:	195b      	adds	r3, r3, r5
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	9b01      	ldr	r3, [sp, #4]
 80008ba:	407a      	eors	r2, r7
 80008bc:	3301      	adds	r3, #1
 80008be:	00c0      	lsls	r0, r0, #3
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	9302      	str	r3, [sp, #8]
 80008c4:	2e0a      	cmp	r6, #10
 80008c6:	dd1c      	ble.n	8000902 <__aeabi_dmul+0xca>
 80008c8:	003a      	movs	r2, r7
 80008ca:	2e0b      	cmp	r6, #11
 80008cc:	d05e      	beq.n	800098c <__aeabi_dmul+0x154>
 80008ce:	4647      	mov	r7, r8
 80008d0:	e056      	b.n	8000980 <__aeabi_dmul+0x148>
 80008d2:	4649      	mov	r1, r9
 80008d4:	4bb0      	ldr	r3, [pc, #704]	; (8000b98 <__aeabi_dmul+0x360>)
 80008d6:	4321      	orrs	r1, r4
 80008d8:	18eb      	adds	r3, r5, r3
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	2900      	cmp	r1, #0
 80008de:	d12a      	bne.n	8000936 <__aeabi_dmul+0xfe>
 80008e0:	2080      	movs	r0, #128	; 0x80
 80008e2:	2202      	movs	r2, #2
 80008e4:	0100      	lsls	r0, r0, #4
 80008e6:	002b      	movs	r3, r5
 80008e8:	4684      	mov	ip, r0
 80008ea:	4316      	orrs	r6, r2
 80008ec:	4642      	mov	r2, r8
 80008ee:	4463      	add	r3, ip
 80008f0:	407a      	eors	r2, r7
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	9302      	str	r3, [sp, #8]
 80008f6:	2e0a      	cmp	r6, #10
 80008f8:	dd00      	ble.n	80008fc <__aeabi_dmul+0xc4>
 80008fa:	e231      	b.n	8000d60 <__aeabi_dmul+0x528>
 80008fc:	2000      	movs	r0, #0
 80008fe:	2400      	movs	r4, #0
 8000900:	2102      	movs	r1, #2
 8000902:	2e02      	cmp	r6, #2
 8000904:	dc26      	bgt.n	8000954 <__aeabi_dmul+0x11c>
 8000906:	3e01      	subs	r6, #1
 8000908:	2e01      	cmp	r6, #1
 800090a:	d852      	bhi.n	80009b2 <__aeabi_dmul+0x17a>
 800090c:	2902      	cmp	r1, #2
 800090e:	d04c      	beq.n	80009aa <__aeabi_dmul+0x172>
 8000910:	2901      	cmp	r1, #1
 8000912:	d000      	beq.n	8000916 <__aeabi_dmul+0xde>
 8000914:	e118      	b.n	8000b48 <__aeabi_dmul+0x310>
 8000916:	2300      	movs	r3, #0
 8000918:	2400      	movs	r4, #0
 800091a:	2500      	movs	r5, #0
 800091c:	051b      	lsls	r3, r3, #20
 800091e:	4323      	orrs	r3, r4
 8000920:	07d2      	lsls	r2, r2, #31
 8000922:	4313      	orrs	r3, r2
 8000924:	0028      	movs	r0, r5
 8000926:	0019      	movs	r1, r3
 8000928:	b007      	add	sp, #28
 800092a:	bcf0      	pop	{r4, r5, r6, r7}
 800092c:	46bb      	mov	fp, r7
 800092e:	46b2      	mov	sl, r6
 8000930:	46a9      	mov	r9, r5
 8000932:	46a0      	mov	r8, r4
 8000934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000936:	2180      	movs	r1, #128	; 0x80
 8000938:	2203      	movs	r2, #3
 800093a:	0109      	lsls	r1, r1, #4
 800093c:	002b      	movs	r3, r5
 800093e:	468c      	mov	ip, r1
 8000940:	4316      	orrs	r6, r2
 8000942:	4642      	mov	r2, r8
 8000944:	4463      	add	r3, ip
 8000946:	407a      	eors	r2, r7
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	9302      	str	r3, [sp, #8]
 800094c:	2e0a      	cmp	r6, #10
 800094e:	dd00      	ble.n	8000952 <__aeabi_dmul+0x11a>
 8000950:	e228      	b.n	8000da4 <__aeabi_dmul+0x56c>
 8000952:	2103      	movs	r1, #3
 8000954:	2501      	movs	r5, #1
 8000956:	40b5      	lsls	r5, r6
 8000958:	46ac      	mov	ip, r5
 800095a:	26a6      	movs	r6, #166	; 0xa6
 800095c:	4663      	mov	r3, ip
 800095e:	00f6      	lsls	r6, r6, #3
 8000960:	4035      	ands	r5, r6
 8000962:	4233      	tst	r3, r6
 8000964:	d10b      	bne.n	800097e <__aeabi_dmul+0x146>
 8000966:	2690      	movs	r6, #144	; 0x90
 8000968:	00b6      	lsls	r6, r6, #2
 800096a:	4233      	tst	r3, r6
 800096c:	d118      	bne.n	80009a0 <__aeabi_dmul+0x168>
 800096e:	3eb9      	subs	r6, #185	; 0xb9
 8000970:	3eff      	subs	r6, #255	; 0xff
 8000972:	421e      	tst	r6, r3
 8000974:	d01d      	beq.n	80009b2 <__aeabi_dmul+0x17a>
 8000976:	46a3      	mov	fp, r4
 8000978:	4682      	mov	sl, r0
 800097a:	9100      	str	r1, [sp, #0]
 800097c:	e000      	b.n	8000980 <__aeabi_dmul+0x148>
 800097e:	0017      	movs	r7, r2
 8000980:	9900      	ldr	r1, [sp, #0]
 8000982:	003a      	movs	r2, r7
 8000984:	2902      	cmp	r1, #2
 8000986:	d010      	beq.n	80009aa <__aeabi_dmul+0x172>
 8000988:	465c      	mov	r4, fp
 800098a:	4650      	mov	r0, sl
 800098c:	2903      	cmp	r1, #3
 800098e:	d1bf      	bne.n	8000910 <__aeabi_dmul+0xd8>
 8000990:	2380      	movs	r3, #128	; 0x80
 8000992:	031b      	lsls	r3, r3, #12
 8000994:	431c      	orrs	r4, r3
 8000996:	0324      	lsls	r4, r4, #12
 8000998:	0005      	movs	r5, r0
 800099a:	4b7f      	ldr	r3, [pc, #508]	; (8000b98 <__aeabi_dmul+0x360>)
 800099c:	0b24      	lsrs	r4, r4, #12
 800099e:	e7bd      	b.n	800091c <__aeabi_dmul+0xe4>
 80009a0:	2480      	movs	r4, #128	; 0x80
 80009a2:	2200      	movs	r2, #0
 80009a4:	4b7c      	ldr	r3, [pc, #496]	; (8000b98 <__aeabi_dmul+0x360>)
 80009a6:	0324      	lsls	r4, r4, #12
 80009a8:	e7b8      	b.n	800091c <__aeabi_dmul+0xe4>
 80009aa:	2400      	movs	r4, #0
 80009ac:	2500      	movs	r5, #0
 80009ae:	4b7a      	ldr	r3, [pc, #488]	; (8000b98 <__aeabi_dmul+0x360>)
 80009b0:	e7b4      	b.n	800091c <__aeabi_dmul+0xe4>
 80009b2:	4653      	mov	r3, sl
 80009b4:	041e      	lsls	r6, r3, #16
 80009b6:	0c36      	lsrs	r6, r6, #16
 80009b8:	0c1f      	lsrs	r7, r3, #16
 80009ba:	0033      	movs	r3, r6
 80009bc:	0c01      	lsrs	r1, r0, #16
 80009be:	0400      	lsls	r0, r0, #16
 80009c0:	0c00      	lsrs	r0, r0, #16
 80009c2:	4343      	muls	r3, r0
 80009c4:	4698      	mov	r8, r3
 80009c6:	0003      	movs	r3, r0
 80009c8:	437b      	muls	r3, r7
 80009ca:	4699      	mov	r9, r3
 80009cc:	0033      	movs	r3, r6
 80009ce:	434b      	muls	r3, r1
 80009d0:	469c      	mov	ip, r3
 80009d2:	4643      	mov	r3, r8
 80009d4:	000d      	movs	r5, r1
 80009d6:	0c1b      	lsrs	r3, r3, #16
 80009d8:	469a      	mov	sl, r3
 80009da:	437d      	muls	r5, r7
 80009dc:	44cc      	add	ip, r9
 80009de:	44d4      	add	ip, sl
 80009e0:	9500      	str	r5, [sp, #0]
 80009e2:	45e1      	cmp	r9, ip
 80009e4:	d904      	bls.n	80009f0 <__aeabi_dmul+0x1b8>
 80009e6:	2380      	movs	r3, #128	; 0x80
 80009e8:	025b      	lsls	r3, r3, #9
 80009ea:	4699      	mov	r9, r3
 80009ec:	444d      	add	r5, r9
 80009ee:	9500      	str	r5, [sp, #0]
 80009f0:	4663      	mov	r3, ip
 80009f2:	0c1b      	lsrs	r3, r3, #16
 80009f4:	001d      	movs	r5, r3
 80009f6:	4663      	mov	r3, ip
 80009f8:	041b      	lsls	r3, r3, #16
 80009fa:	469c      	mov	ip, r3
 80009fc:	4643      	mov	r3, r8
 80009fe:	041b      	lsls	r3, r3, #16
 8000a00:	0c1b      	lsrs	r3, r3, #16
 8000a02:	4698      	mov	r8, r3
 8000a04:	4663      	mov	r3, ip
 8000a06:	4443      	add	r3, r8
 8000a08:	9303      	str	r3, [sp, #12]
 8000a0a:	0c23      	lsrs	r3, r4, #16
 8000a0c:	4698      	mov	r8, r3
 8000a0e:	0033      	movs	r3, r6
 8000a10:	0424      	lsls	r4, r4, #16
 8000a12:	0c24      	lsrs	r4, r4, #16
 8000a14:	4363      	muls	r3, r4
 8000a16:	469c      	mov	ip, r3
 8000a18:	0023      	movs	r3, r4
 8000a1a:	437b      	muls	r3, r7
 8000a1c:	4699      	mov	r9, r3
 8000a1e:	4643      	mov	r3, r8
 8000a20:	435e      	muls	r6, r3
 8000a22:	435f      	muls	r7, r3
 8000a24:	444e      	add	r6, r9
 8000a26:	4663      	mov	r3, ip
 8000a28:	46b2      	mov	sl, r6
 8000a2a:	0c1e      	lsrs	r6, r3, #16
 8000a2c:	4456      	add	r6, sl
 8000a2e:	45b1      	cmp	r9, r6
 8000a30:	d903      	bls.n	8000a3a <__aeabi_dmul+0x202>
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	025b      	lsls	r3, r3, #9
 8000a36:	4699      	mov	r9, r3
 8000a38:	444f      	add	r7, r9
 8000a3a:	0c33      	lsrs	r3, r6, #16
 8000a3c:	4699      	mov	r9, r3
 8000a3e:	003b      	movs	r3, r7
 8000a40:	444b      	add	r3, r9
 8000a42:	9305      	str	r3, [sp, #20]
 8000a44:	4663      	mov	r3, ip
 8000a46:	46ac      	mov	ip, r5
 8000a48:	041f      	lsls	r7, r3, #16
 8000a4a:	0c3f      	lsrs	r7, r7, #16
 8000a4c:	0436      	lsls	r6, r6, #16
 8000a4e:	19f6      	adds	r6, r6, r7
 8000a50:	44b4      	add	ip, r6
 8000a52:	4663      	mov	r3, ip
 8000a54:	9304      	str	r3, [sp, #16]
 8000a56:	465b      	mov	r3, fp
 8000a58:	0c1b      	lsrs	r3, r3, #16
 8000a5a:	469c      	mov	ip, r3
 8000a5c:	465b      	mov	r3, fp
 8000a5e:	041f      	lsls	r7, r3, #16
 8000a60:	0c3f      	lsrs	r7, r7, #16
 8000a62:	003b      	movs	r3, r7
 8000a64:	4343      	muls	r3, r0
 8000a66:	4699      	mov	r9, r3
 8000a68:	4663      	mov	r3, ip
 8000a6a:	4343      	muls	r3, r0
 8000a6c:	469a      	mov	sl, r3
 8000a6e:	464b      	mov	r3, r9
 8000a70:	4660      	mov	r0, ip
 8000a72:	0c1b      	lsrs	r3, r3, #16
 8000a74:	469b      	mov	fp, r3
 8000a76:	4348      	muls	r0, r1
 8000a78:	4379      	muls	r1, r7
 8000a7a:	4451      	add	r1, sl
 8000a7c:	4459      	add	r1, fp
 8000a7e:	458a      	cmp	sl, r1
 8000a80:	d903      	bls.n	8000a8a <__aeabi_dmul+0x252>
 8000a82:	2380      	movs	r3, #128	; 0x80
 8000a84:	025b      	lsls	r3, r3, #9
 8000a86:	469a      	mov	sl, r3
 8000a88:	4450      	add	r0, sl
 8000a8a:	0c0b      	lsrs	r3, r1, #16
 8000a8c:	469a      	mov	sl, r3
 8000a8e:	464b      	mov	r3, r9
 8000a90:	041b      	lsls	r3, r3, #16
 8000a92:	0c1b      	lsrs	r3, r3, #16
 8000a94:	4699      	mov	r9, r3
 8000a96:	003b      	movs	r3, r7
 8000a98:	4363      	muls	r3, r4
 8000a9a:	0409      	lsls	r1, r1, #16
 8000a9c:	4645      	mov	r5, r8
 8000a9e:	4449      	add	r1, r9
 8000aa0:	4699      	mov	r9, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	435c      	muls	r4, r3
 8000aa6:	436b      	muls	r3, r5
 8000aa8:	469c      	mov	ip, r3
 8000aaa:	464b      	mov	r3, r9
 8000aac:	0c1b      	lsrs	r3, r3, #16
 8000aae:	4698      	mov	r8, r3
 8000ab0:	436f      	muls	r7, r5
 8000ab2:	193f      	adds	r7, r7, r4
 8000ab4:	4447      	add	r7, r8
 8000ab6:	4450      	add	r0, sl
 8000ab8:	42bc      	cmp	r4, r7
 8000aba:	d903      	bls.n	8000ac4 <__aeabi_dmul+0x28c>
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	025b      	lsls	r3, r3, #9
 8000ac0:	4698      	mov	r8, r3
 8000ac2:	44c4      	add	ip, r8
 8000ac4:	9b04      	ldr	r3, [sp, #16]
 8000ac6:	9d00      	ldr	r5, [sp, #0]
 8000ac8:	4698      	mov	r8, r3
 8000aca:	4445      	add	r5, r8
 8000acc:	42b5      	cmp	r5, r6
 8000ace:	41b6      	sbcs	r6, r6
 8000ad0:	4273      	negs	r3, r6
 8000ad2:	4698      	mov	r8, r3
 8000ad4:	464b      	mov	r3, r9
 8000ad6:	041e      	lsls	r6, r3, #16
 8000ad8:	9b05      	ldr	r3, [sp, #20]
 8000ada:	043c      	lsls	r4, r7, #16
 8000adc:	4699      	mov	r9, r3
 8000ade:	0c36      	lsrs	r6, r6, #16
 8000ae0:	19a4      	adds	r4, r4, r6
 8000ae2:	444c      	add	r4, r9
 8000ae4:	46a1      	mov	r9, r4
 8000ae6:	4683      	mov	fp, r0
 8000ae8:	186e      	adds	r6, r5, r1
 8000aea:	44c1      	add	r9, r8
 8000aec:	428e      	cmp	r6, r1
 8000aee:	4189      	sbcs	r1, r1
 8000af0:	44cb      	add	fp, r9
 8000af2:	465d      	mov	r5, fp
 8000af4:	4249      	negs	r1, r1
 8000af6:	186d      	adds	r5, r5, r1
 8000af8:	429c      	cmp	r4, r3
 8000afa:	41a4      	sbcs	r4, r4
 8000afc:	45c1      	cmp	r9, r8
 8000afe:	419b      	sbcs	r3, r3
 8000b00:	4583      	cmp	fp, r0
 8000b02:	4180      	sbcs	r0, r0
 8000b04:	428d      	cmp	r5, r1
 8000b06:	4189      	sbcs	r1, r1
 8000b08:	425b      	negs	r3, r3
 8000b0a:	4264      	negs	r4, r4
 8000b0c:	431c      	orrs	r4, r3
 8000b0e:	4240      	negs	r0, r0
 8000b10:	9b03      	ldr	r3, [sp, #12]
 8000b12:	4249      	negs	r1, r1
 8000b14:	4301      	orrs	r1, r0
 8000b16:	0270      	lsls	r0, r6, #9
 8000b18:	0c3f      	lsrs	r7, r7, #16
 8000b1a:	4318      	orrs	r0, r3
 8000b1c:	19e4      	adds	r4, r4, r7
 8000b1e:	1e47      	subs	r7, r0, #1
 8000b20:	41b8      	sbcs	r0, r7
 8000b22:	1864      	adds	r4, r4, r1
 8000b24:	4464      	add	r4, ip
 8000b26:	0df6      	lsrs	r6, r6, #23
 8000b28:	0261      	lsls	r1, r4, #9
 8000b2a:	4330      	orrs	r0, r6
 8000b2c:	0dec      	lsrs	r4, r5, #23
 8000b2e:	026e      	lsls	r6, r5, #9
 8000b30:	430c      	orrs	r4, r1
 8000b32:	4330      	orrs	r0, r6
 8000b34:	01c9      	lsls	r1, r1, #7
 8000b36:	d400      	bmi.n	8000b3a <__aeabi_dmul+0x302>
 8000b38:	e0f1      	b.n	8000d1e <__aeabi_dmul+0x4e6>
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	0843      	lsrs	r3, r0, #1
 8000b3e:	4001      	ands	r1, r0
 8000b40:	430b      	orrs	r3, r1
 8000b42:	07e0      	lsls	r0, r4, #31
 8000b44:	4318      	orrs	r0, r3
 8000b46:	0864      	lsrs	r4, r4, #1
 8000b48:	4915      	ldr	r1, [pc, #84]	; (8000ba0 <__aeabi_dmul+0x368>)
 8000b4a:	9b02      	ldr	r3, [sp, #8]
 8000b4c:	468c      	mov	ip, r1
 8000b4e:	4463      	add	r3, ip
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	dc00      	bgt.n	8000b56 <__aeabi_dmul+0x31e>
 8000b54:	e097      	b.n	8000c86 <__aeabi_dmul+0x44e>
 8000b56:	0741      	lsls	r1, r0, #29
 8000b58:	d009      	beq.n	8000b6e <__aeabi_dmul+0x336>
 8000b5a:	210f      	movs	r1, #15
 8000b5c:	4001      	ands	r1, r0
 8000b5e:	2904      	cmp	r1, #4
 8000b60:	d005      	beq.n	8000b6e <__aeabi_dmul+0x336>
 8000b62:	1d01      	adds	r1, r0, #4
 8000b64:	4281      	cmp	r1, r0
 8000b66:	4180      	sbcs	r0, r0
 8000b68:	4240      	negs	r0, r0
 8000b6a:	1824      	adds	r4, r4, r0
 8000b6c:	0008      	movs	r0, r1
 8000b6e:	01e1      	lsls	r1, r4, #7
 8000b70:	d506      	bpl.n	8000b80 <__aeabi_dmul+0x348>
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	00c9      	lsls	r1, r1, #3
 8000b76:	468c      	mov	ip, r1
 8000b78:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <__aeabi_dmul+0x36c>)
 8000b7a:	401c      	ands	r4, r3
 8000b7c:	9b02      	ldr	r3, [sp, #8]
 8000b7e:	4463      	add	r3, ip
 8000b80:	4909      	ldr	r1, [pc, #36]	; (8000ba8 <__aeabi_dmul+0x370>)
 8000b82:	428b      	cmp	r3, r1
 8000b84:	dd00      	ble.n	8000b88 <__aeabi_dmul+0x350>
 8000b86:	e710      	b.n	80009aa <__aeabi_dmul+0x172>
 8000b88:	0761      	lsls	r1, r4, #29
 8000b8a:	08c5      	lsrs	r5, r0, #3
 8000b8c:	0264      	lsls	r4, r4, #9
 8000b8e:	055b      	lsls	r3, r3, #21
 8000b90:	430d      	orrs	r5, r1
 8000b92:	0b24      	lsrs	r4, r4, #12
 8000b94:	0d5b      	lsrs	r3, r3, #21
 8000b96:	e6c1      	b.n	800091c <__aeabi_dmul+0xe4>
 8000b98:	000007ff 	.word	0x000007ff
 8000b9c:	fffffc01 	.word	0xfffffc01
 8000ba0:	000003ff 	.word	0x000003ff
 8000ba4:	feffffff 	.word	0xfeffffff
 8000ba8:	000007fe 	.word	0x000007fe
 8000bac:	464b      	mov	r3, r9
 8000bae:	4323      	orrs	r3, r4
 8000bb0:	d059      	beq.n	8000c66 <__aeabi_dmul+0x42e>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_dmul+0x380>
 8000bb6:	e0a3      	b.n	8000d00 <__aeabi_dmul+0x4c8>
 8000bb8:	0020      	movs	r0, r4
 8000bba:	f7ff fb31 	bl	8000220 <__clzsi2>
 8000bbe:	0001      	movs	r1, r0
 8000bc0:	0003      	movs	r3, r0
 8000bc2:	390b      	subs	r1, #11
 8000bc4:	221d      	movs	r2, #29
 8000bc6:	1a52      	subs	r2, r2, r1
 8000bc8:	4649      	mov	r1, r9
 8000bca:	0018      	movs	r0, r3
 8000bcc:	40d1      	lsrs	r1, r2
 8000bce:	464a      	mov	r2, r9
 8000bd0:	3808      	subs	r0, #8
 8000bd2:	4082      	lsls	r2, r0
 8000bd4:	4084      	lsls	r4, r0
 8000bd6:	0010      	movs	r0, r2
 8000bd8:	430c      	orrs	r4, r1
 8000bda:	4a74      	ldr	r2, [pc, #464]	; (8000dac <__aeabi_dmul+0x574>)
 8000bdc:	1aeb      	subs	r3, r5, r3
 8000bde:	4694      	mov	ip, r2
 8000be0:	4642      	mov	r2, r8
 8000be2:	4463      	add	r3, ip
 8000be4:	9301      	str	r3, [sp, #4]
 8000be6:	9b01      	ldr	r3, [sp, #4]
 8000be8:	407a      	eors	r2, r7
 8000bea:	3301      	adds	r3, #1
 8000bec:	2100      	movs	r1, #0
 8000bee:	b2d2      	uxtb	r2, r2
 8000bf0:	9302      	str	r3, [sp, #8]
 8000bf2:	2e0a      	cmp	r6, #10
 8000bf4:	dd00      	ble.n	8000bf8 <__aeabi_dmul+0x3c0>
 8000bf6:	e667      	b.n	80008c8 <__aeabi_dmul+0x90>
 8000bf8:	e683      	b.n	8000902 <__aeabi_dmul+0xca>
 8000bfa:	465b      	mov	r3, fp
 8000bfc:	4303      	orrs	r3, r0
 8000bfe:	469a      	mov	sl, r3
 8000c00:	d02a      	beq.n	8000c58 <__aeabi_dmul+0x420>
 8000c02:	465b      	mov	r3, fp
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d06d      	beq.n	8000ce4 <__aeabi_dmul+0x4ac>
 8000c08:	4658      	mov	r0, fp
 8000c0a:	f7ff fb09 	bl	8000220 <__clzsi2>
 8000c0e:	0001      	movs	r1, r0
 8000c10:	0003      	movs	r3, r0
 8000c12:	390b      	subs	r1, #11
 8000c14:	221d      	movs	r2, #29
 8000c16:	1a52      	subs	r2, r2, r1
 8000c18:	0021      	movs	r1, r4
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	465d      	mov	r5, fp
 8000c1e:	40d1      	lsrs	r1, r2
 8000c20:	3808      	subs	r0, #8
 8000c22:	4085      	lsls	r5, r0
 8000c24:	000a      	movs	r2, r1
 8000c26:	4084      	lsls	r4, r0
 8000c28:	432a      	orrs	r2, r5
 8000c2a:	4693      	mov	fp, r2
 8000c2c:	46a2      	mov	sl, r4
 8000c2e:	4d5f      	ldr	r5, [pc, #380]	; (8000dac <__aeabi_dmul+0x574>)
 8000c30:	2600      	movs	r6, #0
 8000c32:	1aed      	subs	r5, r5, r3
 8000c34:	2300      	movs	r3, #0
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	e625      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c3a:	465b      	mov	r3, fp
 8000c3c:	4303      	orrs	r3, r0
 8000c3e:	469a      	mov	sl, r3
 8000c40:	d105      	bne.n	8000c4e <__aeabi_dmul+0x416>
 8000c42:	2300      	movs	r3, #0
 8000c44:	469b      	mov	fp, r3
 8000c46:	3302      	adds	r3, #2
 8000c48:	2608      	movs	r6, #8
 8000c4a:	9300      	str	r3, [sp, #0]
 8000c4c:	e61b      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c4e:	2303      	movs	r3, #3
 8000c50:	4682      	mov	sl, r0
 8000c52:	260c      	movs	r6, #12
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	e616      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	469b      	mov	fp, r3
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	2604      	movs	r6, #4
 8000c60:	2500      	movs	r5, #0
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	e60f      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c66:	4642      	mov	r2, r8
 8000c68:	3301      	adds	r3, #1
 8000c6a:	9501      	str	r5, [sp, #4]
 8000c6c:	431e      	orrs	r6, r3
 8000c6e:	9b01      	ldr	r3, [sp, #4]
 8000c70:	407a      	eors	r2, r7
 8000c72:	3301      	adds	r3, #1
 8000c74:	2400      	movs	r4, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	2101      	movs	r1, #1
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	9302      	str	r3, [sp, #8]
 8000c7e:	2e0a      	cmp	r6, #10
 8000c80:	dd00      	ble.n	8000c84 <__aeabi_dmul+0x44c>
 8000c82:	e621      	b.n	80008c8 <__aeabi_dmul+0x90>
 8000c84:	e63d      	b.n	8000902 <__aeabi_dmul+0xca>
 8000c86:	2101      	movs	r1, #1
 8000c88:	1ac9      	subs	r1, r1, r3
 8000c8a:	2938      	cmp	r1, #56	; 0x38
 8000c8c:	dd00      	ble.n	8000c90 <__aeabi_dmul+0x458>
 8000c8e:	e642      	b.n	8000916 <__aeabi_dmul+0xde>
 8000c90:	291f      	cmp	r1, #31
 8000c92:	dd47      	ble.n	8000d24 <__aeabi_dmul+0x4ec>
 8000c94:	261f      	movs	r6, #31
 8000c96:	0025      	movs	r5, r4
 8000c98:	4276      	negs	r6, r6
 8000c9a:	1af3      	subs	r3, r6, r3
 8000c9c:	40dd      	lsrs	r5, r3
 8000c9e:	002b      	movs	r3, r5
 8000ca0:	2920      	cmp	r1, #32
 8000ca2:	d005      	beq.n	8000cb0 <__aeabi_dmul+0x478>
 8000ca4:	4942      	ldr	r1, [pc, #264]	; (8000db0 <__aeabi_dmul+0x578>)
 8000ca6:	9d02      	ldr	r5, [sp, #8]
 8000ca8:	468c      	mov	ip, r1
 8000caa:	4465      	add	r5, ip
 8000cac:	40ac      	lsls	r4, r5
 8000cae:	4320      	orrs	r0, r4
 8000cb0:	1e41      	subs	r1, r0, #1
 8000cb2:	4188      	sbcs	r0, r1
 8000cb4:	4318      	orrs	r0, r3
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	001d      	movs	r5, r3
 8000cba:	2400      	movs	r4, #0
 8000cbc:	4005      	ands	r5, r0
 8000cbe:	4203      	tst	r3, r0
 8000cc0:	d04a      	beq.n	8000d58 <__aeabi_dmul+0x520>
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	4003      	ands	r3, r0
 8000cc8:	2b04      	cmp	r3, #4
 8000cca:	d042      	beq.n	8000d52 <__aeabi_dmul+0x51a>
 8000ccc:	1d03      	adds	r3, r0, #4
 8000cce:	4283      	cmp	r3, r0
 8000cd0:	4180      	sbcs	r0, r0
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	1824      	adds	r4, r4, r0
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	0223      	lsls	r3, r4, #8
 8000cda:	d53a      	bpl.n	8000d52 <__aeabi_dmul+0x51a>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	2400      	movs	r4, #0
 8000ce0:	2500      	movs	r5, #0
 8000ce2:	e61b      	b.n	800091c <__aeabi_dmul+0xe4>
 8000ce4:	f7ff fa9c 	bl	8000220 <__clzsi2>
 8000ce8:	0001      	movs	r1, r0
 8000cea:	0003      	movs	r3, r0
 8000cec:	3115      	adds	r1, #21
 8000cee:	3320      	adds	r3, #32
 8000cf0:	291c      	cmp	r1, #28
 8000cf2:	dd8f      	ble.n	8000c14 <__aeabi_dmul+0x3dc>
 8000cf4:	3808      	subs	r0, #8
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	4084      	lsls	r4, r0
 8000cfa:	4692      	mov	sl, r2
 8000cfc:	46a3      	mov	fp, r4
 8000cfe:	e796      	b.n	8000c2e <__aeabi_dmul+0x3f6>
 8000d00:	f7ff fa8e 	bl	8000220 <__clzsi2>
 8000d04:	0001      	movs	r1, r0
 8000d06:	0003      	movs	r3, r0
 8000d08:	3115      	adds	r1, #21
 8000d0a:	3320      	adds	r3, #32
 8000d0c:	291c      	cmp	r1, #28
 8000d0e:	dc00      	bgt.n	8000d12 <__aeabi_dmul+0x4da>
 8000d10:	e758      	b.n	8000bc4 <__aeabi_dmul+0x38c>
 8000d12:	0002      	movs	r2, r0
 8000d14:	464c      	mov	r4, r9
 8000d16:	3a08      	subs	r2, #8
 8000d18:	2000      	movs	r0, #0
 8000d1a:	4094      	lsls	r4, r2
 8000d1c:	e75d      	b.n	8000bda <__aeabi_dmul+0x3a2>
 8000d1e:	9b01      	ldr	r3, [sp, #4]
 8000d20:	9302      	str	r3, [sp, #8]
 8000d22:	e711      	b.n	8000b48 <__aeabi_dmul+0x310>
 8000d24:	4b23      	ldr	r3, [pc, #140]	; (8000db4 <__aeabi_dmul+0x57c>)
 8000d26:	0026      	movs	r6, r4
 8000d28:	469c      	mov	ip, r3
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	9d02      	ldr	r5, [sp, #8]
 8000d2e:	40cb      	lsrs	r3, r1
 8000d30:	4465      	add	r5, ip
 8000d32:	40ae      	lsls	r6, r5
 8000d34:	431e      	orrs	r6, r3
 8000d36:	0003      	movs	r3, r0
 8000d38:	40ab      	lsls	r3, r5
 8000d3a:	1e58      	subs	r0, r3, #1
 8000d3c:	4183      	sbcs	r3, r0
 8000d3e:	0030      	movs	r0, r6
 8000d40:	4318      	orrs	r0, r3
 8000d42:	40cc      	lsrs	r4, r1
 8000d44:	0743      	lsls	r3, r0, #29
 8000d46:	d0c7      	beq.n	8000cd8 <__aeabi_dmul+0x4a0>
 8000d48:	230f      	movs	r3, #15
 8000d4a:	4003      	ands	r3, r0
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d1bd      	bne.n	8000ccc <__aeabi_dmul+0x494>
 8000d50:	e7c2      	b.n	8000cd8 <__aeabi_dmul+0x4a0>
 8000d52:	0765      	lsls	r5, r4, #29
 8000d54:	0264      	lsls	r4, r4, #9
 8000d56:	0b24      	lsrs	r4, r4, #12
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	4305      	orrs	r5, r0
 8000d5e:	e5dd      	b.n	800091c <__aeabi_dmul+0xe4>
 8000d60:	2500      	movs	r5, #0
 8000d62:	2302      	movs	r3, #2
 8000d64:	2e0f      	cmp	r6, #15
 8000d66:	d10c      	bne.n	8000d82 <__aeabi_dmul+0x54a>
 8000d68:	2480      	movs	r4, #128	; 0x80
 8000d6a:	465b      	mov	r3, fp
 8000d6c:	0324      	lsls	r4, r4, #12
 8000d6e:	4223      	tst	r3, r4
 8000d70:	d00e      	beq.n	8000d90 <__aeabi_dmul+0x558>
 8000d72:	4221      	tst	r1, r4
 8000d74:	d10c      	bne.n	8000d90 <__aeabi_dmul+0x558>
 8000d76:	430c      	orrs	r4, r1
 8000d78:	0324      	lsls	r4, r4, #12
 8000d7a:	003a      	movs	r2, r7
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <__aeabi_dmul+0x580>)
 8000d7e:	0b24      	lsrs	r4, r4, #12
 8000d80:	e5cc      	b.n	800091c <__aeabi_dmul+0xe4>
 8000d82:	2e0b      	cmp	r6, #11
 8000d84:	d000      	beq.n	8000d88 <__aeabi_dmul+0x550>
 8000d86:	e5a2      	b.n	80008ce <__aeabi_dmul+0x96>
 8000d88:	468b      	mov	fp, r1
 8000d8a:	46aa      	mov	sl, r5
 8000d8c:	9300      	str	r3, [sp, #0]
 8000d8e:	e5f7      	b.n	8000980 <__aeabi_dmul+0x148>
 8000d90:	2480      	movs	r4, #128	; 0x80
 8000d92:	465b      	mov	r3, fp
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	431c      	orrs	r4, r3
 8000d98:	0324      	lsls	r4, r4, #12
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	4655      	mov	r5, sl
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <__aeabi_dmul+0x580>)
 8000da0:	0b24      	lsrs	r4, r4, #12
 8000da2:	e5bb      	b.n	800091c <__aeabi_dmul+0xe4>
 8000da4:	464d      	mov	r5, r9
 8000da6:	0021      	movs	r1, r4
 8000da8:	2303      	movs	r3, #3
 8000daa:	e7db      	b.n	8000d64 <__aeabi_dmul+0x52c>
 8000dac:	fffffc0d 	.word	0xfffffc0d
 8000db0:	0000043e 	.word	0x0000043e
 8000db4:	0000041e 	.word	0x0000041e
 8000db8:	000007ff 	.word	0x000007ff

08000dbc <__aeabi_ui2d>:
 8000dbc:	b510      	push	{r4, lr}
 8000dbe:	1e04      	subs	r4, r0, #0
 8000dc0:	d010      	beq.n	8000de4 <__aeabi_ui2d+0x28>
 8000dc2:	f7ff fa2d 	bl	8000220 <__clzsi2>
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <__aeabi_ui2d+0x48>)
 8000dc8:	1a1b      	subs	r3, r3, r0
 8000dca:	280a      	cmp	r0, #10
 8000dcc:	dc11      	bgt.n	8000df2 <__aeabi_ui2d+0x36>
 8000dce:	220b      	movs	r2, #11
 8000dd0:	0021      	movs	r1, r4
 8000dd2:	1a12      	subs	r2, r2, r0
 8000dd4:	40d1      	lsrs	r1, r2
 8000dd6:	3015      	adds	r0, #21
 8000dd8:	030a      	lsls	r2, r1, #12
 8000dda:	055b      	lsls	r3, r3, #21
 8000ddc:	4084      	lsls	r4, r0
 8000dde:	0b12      	lsrs	r2, r2, #12
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	e001      	b.n	8000de8 <__aeabi_ui2d+0x2c>
 8000de4:	2300      	movs	r3, #0
 8000de6:	2200      	movs	r2, #0
 8000de8:	051b      	lsls	r3, r3, #20
 8000dea:	4313      	orrs	r3, r2
 8000dec:	0020      	movs	r0, r4
 8000dee:	0019      	movs	r1, r3
 8000df0:	bd10      	pop	{r4, pc}
 8000df2:	0022      	movs	r2, r4
 8000df4:	380b      	subs	r0, #11
 8000df6:	4082      	lsls	r2, r0
 8000df8:	055b      	lsls	r3, r3, #21
 8000dfa:	0312      	lsls	r2, r2, #12
 8000dfc:	2400      	movs	r4, #0
 8000dfe:	0b12      	lsrs	r2, r2, #12
 8000e00:	0d5b      	lsrs	r3, r3, #21
 8000e02:	e7f1      	b.n	8000de8 <__aeabi_ui2d+0x2c>
 8000e04:	0000041e 	.word	0x0000041e

08000e08 <__aeabi_d2f>:
 8000e08:	0002      	movs	r2, r0
 8000e0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0c:	004b      	lsls	r3, r1, #1
 8000e0e:	030d      	lsls	r5, r1, #12
 8000e10:	0f40      	lsrs	r0, r0, #29
 8000e12:	0d5b      	lsrs	r3, r3, #21
 8000e14:	0fcc      	lsrs	r4, r1, #31
 8000e16:	0a6d      	lsrs	r5, r5, #9
 8000e18:	493a      	ldr	r1, [pc, #232]	; (8000f04 <__aeabi_d2f+0xfc>)
 8000e1a:	4305      	orrs	r5, r0
 8000e1c:	1c58      	adds	r0, r3, #1
 8000e1e:	00d7      	lsls	r7, r2, #3
 8000e20:	4208      	tst	r0, r1
 8000e22:	d00a      	beq.n	8000e3a <__aeabi_d2f+0x32>
 8000e24:	4938      	ldr	r1, [pc, #224]	; (8000f08 <__aeabi_d2f+0x100>)
 8000e26:	1859      	adds	r1, r3, r1
 8000e28:	29fe      	cmp	r1, #254	; 0xfe
 8000e2a:	dd16      	ble.n	8000e5a <__aeabi_d2f+0x52>
 8000e2c:	20ff      	movs	r0, #255	; 0xff
 8000e2e:	2200      	movs	r2, #0
 8000e30:	05c0      	lsls	r0, r0, #23
 8000e32:	4310      	orrs	r0, r2
 8000e34:	07e4      	lsls	r4, r4, #31
 8000e36:	4320      	orrs	r0, r4
 8000e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d106      	bne.n	8000e4c <__aeabi_d2f+0x44>
 8000e3e:	433d      	orrs	r5, r7
 8000e40:	d026      	beq.n	8000e90 <__aeabi_d2f+0x88>
 8000e42:	2205      	movs	r2, #5
 8000e44:	0192      	lsls	r2, r2, #6
 8000e46:	0a52      	lsrs	r2, r2, #9
 8000e48:	b2d8      	uxtb	r0, r3
 8000e4a:	e7f1      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e4c:	432f      	orrs	r7, r5
 8000e4e:	d0ed      	beq.n	8000e2c <__aeabi_d2f+0x24>
 8000e50:	2280      	movs	r2, #128	; 0x80
 8000e52:	03d2      	lsls	r2, r2, #15
 8000e54:	20ff      	movs	r0, #255	; 0xff
 8000e56:	432a      	orrs	r2, r5
 8000e58:	e7ea      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e5a:	2900      	cmp	r1, #0
 8000e5c:	dd1b      	ble.n	8000e96 <__aeabi_d2f+0x8e>
 8000e5e:	0192      	lsls	r2, r2, #6
 8000e60:	1e50      	subs	r0, r2, #1
 8000e62:	4182      	sbcs	r2, r0
 8000e64:	00ed      	lsls	r5, r5, #3
 8000e66:	0f7f      	lsrs	r7, r7, #29
 8000e68:	432a      	orrs	r2, r5
 8000e6a:	433a      	orrs	r2, r7
 8000e6c:	0753      	lsls	r3, r2, #29
 8000e6e:	d047      	beq.n	8000f00 <__aeabi_d2f+0xf8>
 8000e70:	230f      	movs	r3, #15
 8000e72:	4013      	ands	r3, r2
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d000      	beq.n	8000e7a <__aeabi_d2f+0x72>
 8000e78:	3204      	adds	r2, #4
 8000e7a:	2380      	movs	r3, #128	; 0x80
 8000e7c:	04db      	lsls	r3, r3, #19
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d03e      	beq.n	8000f00 <__aeabi_d2f+0xf8>
 8000e82:	1c48      	adds	r0, r1, #1
 8000e84:	29fe      	cmp	r1, #254	; 0xfe
 8000e86:	d0d1      	beq.n	8000e2c <__aeabi_d2f+0x24>
 8000e88:	0192      	lsls	r2, r2, #6
 8000e8a:	0a52      	lsrs	r2, r2, #9
 8000e8c:	b2c0      	uxtb	r0, r0
 8000e8e:	e7cf      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e90:	2000      	movs	r0, #0
 8000e92:	2200      	movs	r2, #0
 8000e94:	e7cc      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e96:	000a      	movs	r2, r1
 8000e98:	3217      	adds	r2, #23
 8000e9a:	db2f      	blt.n	8000efc <__aeabi_d2f+0xf4>
 8000e9c:	2680      	movs	r6, #128	; 0x80
 8000e9e:	0436      	lsls	r6, r6, #16
 8000ea0:	432e      	orrs	r6, r5
 8000ea2:	251e      	movs	r5, #30
 8000ea4:	1a6d      	subs	r5, r5, r1
 8000ea6:	2d1f      	cmp	r5, #31
 8000ea8:	dd11      	ble.n	8000ece <__aeabi_d2f+0xc6>
 8000eaa:	2202      	movs	r2, #2
 8000eac:	4252      	negs	r2, r2
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	0031      	movs	r1, r6
 8000eb2:	40d1      	lsrs	r1, r2
 8000eb4:	2d20      	cmp	r5, #32
 8000eb6:	d004      	beq.n	8000ec2 <__aeabi_d2f+0xba>
 8000eb8:	4a14      	ldr	r2, [pc, #80]	; (8000f0c <__aeabi_d2f+0x104>)
 8000eba:	4694      	mov	ip, r2
 8000ebc:	4463      	add	r3, ip
 8000ebe:	409e      	lsls	r6, r3
 8000ec0:	4337      	orrs	r7, r6
 8000ec2:	003a      	movs	r2, r7
 8000ec4:	1e53      	subs	r3, r2, #1
 8000ec6:	419a      	sbcs	r2, r3
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	2100      	movs	r1, #0
 8000ecc:	e7ce      	b.n	8000e6c <__aeabi_d2f+0x64>
 8000ece:	4a10      	ldr	r2, [pc, #64]	; (8000f10 <__aeabi_d2f+0x108>)
 8000ed0:	0038      	movs	r0, r7
 8000ed2:	4694      	mov	ip, r2
 8000ed4:	4463      	add	r3, ip
 8000ed6:	4098      	lsls	r0, r3
 8000ed8:	003a      	movs	r2, r7
 8000eda:	1e41      	subs	r1, r0, #1
 8000edc:	4188      	sbcs	r0, r1
 8000ede:	409e      	lsls	r6, r3
 8000ee0:	40ea      	lsrs	r2, r5
 8000ee2:	4330      	orrs	r0, r6
 8000ee4:	4302      	orrs	r2, r0
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	0753      	lsls	r3, r2, #29
 8000eea:	d1c1      	bne.n	8000e70 <__aeabi_d2f+0x68>
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	0013      	movs	r3, r2
 8000ef0:	04c9      	lsls	r1, r1, #19
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	420a      	tst	r2, r1
 8000ef8:	d1c6      	bne.n	8000e88 <__aeabi_d2f+0x80>
 8000efa:	e7a3      	b.n	8000e44 <__aeabi_d2f+0x3c>
 8000efc:	2300      	movs	r3, #0
 8000efe:	e7a0      	b.n	8000e42 <__aeabi_d2f+0x3a>
 8000f00:	000b      	movs	r3, r1
 8000f02:	e79f      	b.n	8000e44 <__aeabi_d2f+0x3c>
 8000f04:	000007fe 	.word	0x000007fe
 8000f08:	fffffc80 	.word	0xfffffc80
 8000f0c:	fffffca2 	.word	0xfffffca2
 8000f10:	fffffc82 	.word	0xfffffc82

08000f14 <led_init>:
{
	uint32_t odr = READ_REG(GPIOx->ODR);
	WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
}

void led_init(void) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]

	for (i=0; i< LED_undefined; i++) {
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	e007      	b.n	8000f34 <led_init+0x20>
		LEDs[i] = LEDstate_SLOW;
 8000f24:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <led_init+0x34>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	18d3      	adds	r3, r2, r3
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	701a      	strb	r2, [r3, #0]
	for (i=0; i< LED_undefined; i++) {
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3301      	adds	r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d9f4      	bls.n	8000f24 <led_init+0x10>
	}

	led_update();
 8000f3a:	f000 f807 	bl	8000f4c <led_update>
}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	20000084 	.word	0x20000084

08000f4c <led_update>:

void led_update(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	607b      	str	r3, [r7, #4]


	/* calculate 3 independet cycle tickers for LED signaling */
	if (fastTick >= ONTIME_FAST) {
 8000f56:	4bd3      	ldr	r3, [pc, #844]	; (80012a4 <led_update+0x358>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d902      	bls.n	8000f64 <led_update+0x18>
		fastTick = 0;
 8000f5e:	4bd1      	ldr	r3, [pc, #836]	; (80012a4 <led_update+0x358>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		//fastTick++;
	}
	if (slowTick >= BLINK_CYCLE_SLOW) {
 8000f64:	4bd0      	ldr	r3, [pc, #832]	; (80012a8 <led_update+0x35c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b12      	cmp	r3, #18
 8000f6a:	d902      	bls.n	8000f72 <led_update+0x26>
		slowTick = 0;
 8000f6c:	4bce      	ldr	r3, [pc, #824]	; (80012a8 <led_update+0x35c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
	} else
	{
		//slowTick++;
	}
	if (ultraTick >= BLINK_CYCLE_ULTRA)
 8000f72:	4bce      	ldr	r3, [pc, #824]	; (80012ac <led_update+0x360>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2b07      	cmp	r3, #7
 8000f78:	d902      	bls.n	8000f80 <led_update+0x34>
	{
		ultraTick = 0;
 8000f7a:	4bcc      	ldr	r3, [pc, #816]	; (80012ac <led_update+0x360>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
    }
	else
    {
        //ultraTick++;
    }
	if (flashTick >= BLINK_CYCLE_FLASH) {
 8000f80:	4bcb      	ldr	r3, [pc, #812]	; (80012b0 <led_update+0x364>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b1a      	cmp	r3, #26
 8000f86:	d902      	bls.n	8000f8e <led_update+0x42>
		flashTick = 0;
 8000f88:	4bc9      	ldr	r3, [pc, #804]	; (80012b0 <led_update+0x364>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]

	/*
	 * enumerate all LEDs and set controlling IO Pin depending on IO Mapping table
	 * we have to consider IO Direction here (normally setting IO to 1 sets LED on
	 */
	for (i=0; i<LED_undefined; i++)
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	e1db      	b.n	800134c <led_update+0x400>
	{
		switch (LEDs[i])
 8000f94:	4ac7      	ldr	r2, [pc, #796]	; (80012b4 <led_update+0x368>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	18d3      	adds	r3, r2, r3
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b07      	cmp	r3, #7
 8000f9e:	d900      	bls.n	8000fa2 <led_update+0x56>
 8000fa0:	e1d0      	b.n	8001344 <led_update+0x3f8>
 8000fa2:	009a      	lsls	r2, r3, #2
 8000fa4:	4bc4      	ldr	r3, [pc, #784]	; (80012b8 <led_update+0x36c>)
 8000fa6:	18d3      	adds	r3, r2, r3
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	469f      	mov	pc, r3
		{
			/* permanent on */
			case LEDstate_ON:
				if(LED_mapping[i].direction  == GPIO_NORMAL)
 8000fac:	4ac3      	ldr	r2, [pc, #780]	; (80012bc <led_update+0x370>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	18d3      	adds	r3, r2, r3
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d10a      	bne.n	8000fd2 <led_update+0x86>
				{
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 8000fbc:	4bbf      	ldr	r3, [pc, #764]	; (80012bc <led_update+0x370>)
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	0052      	lsls	r2, r2, #1
 8000fc2:	5cd3      	ldrb	r3, [r2, r3]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	48be      	ldr	r0, [pc, #760]	; (80012c0 <led_update+0x374>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	0019      	movs	r1, r3
 8000fcc:	f002 fc5f 	bl	800388e <HAL_GPIO_WritePin>
				}
				else
				{
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
				}
				break;
 8000fd0:	e1b9      	b.n	8001346 <led_update+0x3fa>
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8000fd2:	4bba      	ldr	r3, [pc, #744]	; (80012bc <led_update+0x370>)
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	0052      	lsls	r2, r2, #1
 8000fd8:	5cd3      	ldrb	r3, [r2, r3]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	48b8      	ldr	r0, [pc, #736]	; (80012c0 <led_update+0x374>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	f002 fc54 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8000fe6:	e1ae      	b.n	8001346 <led_update+0x3fa>
			/* permanent off */
			case LEDstate_OFF:
				if(LED_mapping[i].direction == GPIO_NORMAL)
 8000fe8:	4ab4      	ldr	r2, [pc, #720]	; (80012bc <led_update+0x370>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	18d3      	adds	r3, r2, r3
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10a      	bne.n	800100e <led_update+0xc2>
				{
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8000ff8:	4bb0      	ldr	r3, [pc, #704]	; (80012bc <led_update+0x370>)
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	0052      	lsls	r2, r2, #1
 8000ffe:	5cd3      	ldrb	r3, [r2, r3]
 8001000:	b29b      	uxth	r3, r3
 8001002:	48af      	ldr	r0, [pc, #700]	; (80012c0 <led_update+0x374>)
 8001004:	2200      	movs	r2, #0
 8001006:	0019      	movs	r1, r3
 8001008:	f002 fc41 	bl	800388e <HAL_GPIO_WritePin>
				}
				else
				{
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
				}
				break;
 800100c:	e19b      	b.n	8001346 <led_update+0x3fa>
					HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800100e:	4bab      	ldr	r3, [pc, #684]	; (80012bc <led_update+0x370>)
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	0052      	lsls	r2, r2, #1
 8001014:	5cd3      	ldrb	r3, [r2, r3]
 8001016:	b29b      	uxth	r3, r3
 8001018:	48a9      	ldr	r0, [pc, #676]	; (80012c0 <led_update+0x374>)
 800101a:	2201      	movs	r2, #1
 800101c:	0019      	movs	r1, r3
 800101e:	f002 fc36 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001022:	e190      	b.n	8001346 <led_update+0x3fa>
			/* slow blinking ON/OFF 1:1 1,4s */
			case LEDstate_SLOW:
				/* one half is on the other off */
				if (slowTick < ONTIME_SLOW)
 8001024:	4ba0      	ldr	r3, [pc, #640]	; (80012a8 <led_update+0x35c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2b09      	cmp	r3, #9
 800102a:	d81d      	bhi.n	8001068 <led_update+0x11c>
				{
					if (LED_mapping[i].direction == GPIO_NORMAL)
 800102c:	4aa3      	ldr	r2, [pc, #652]	; (80012bc <led_update+0x370>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	18d3      	adds	r3, r2, r3
 8001034:	3301      	adds	r3, #1
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d10a      	bne.n	8001052 <led_update+0x106>
					{

						//gpio->BSRR = LED_mapping[i].gpio;
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800103c:	4b9f      	ldr	r3, [pc, #636]	; (80012bc <led_update+0x370>)
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	0052      	lsls	r2, r2, #1
 8001042:	5cd3      	ldrb	r3, [r2, r3]
 8001044:	b29b      	uxth	r3, r3
 8001046:	489e      	ldr	r0, [pc, #632]	; (80012c0 <led_update+0x374>)
 8001048:	2201      	movs	r2, #1
 800104a:	0019      	movs	r1, r3
 800104c:	f002 fc1f 	bl	800388e <HAL_GPIO_WritePin>
						//gpio->BSRR = LED_mapping[i].gpio;
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
						//HAL_GPIO_WritePin(GPIOB, LED_GRN_Pin, RESET);
					}
				}
				break;
 8001050:	e179      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001052:	4b9a      	ldr	r3, [pc, #616]	; (80012bc <led_update+0x370>)
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	0052      	lsls	r2, r2, #1
 8001058:	5cd3      	ldrb	r3, [r2, r3]
 800105a:	b29b      	uxth	r3, r3
 800105c:	4898      	ldr	r0, [pc, #608]	; (80012c0 <led_update+0x374>)
 800105e:	2200      	movs	r2, #0
 8001060:	0019      	movs	r1, r3
 8001062:	f002 fc14 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001066:	e16e      	b.n	8001346 <led_update+0x3fa>
					if (LED_mapping[i].direction == GPIO_NORMAL)
 8001068:	4a94      	ldr	r2, [pc, #592]	; (80012bc <led_update+0x370>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	18d3      	adds	r3, r2, r3
 8001070:	3301      	adds	r3, #1
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d10a      	bne.n	800108e <led_update+0x142>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001078:	4b90      	ldr	r3, [pc, #576]	; (80012bc <led_update+0x370>)
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	0052      	lsls	r2, r2, #1
 800107e:	5cd3      	ldrb	r3, [r2, r3]
 8001080:	b29b      	uxth	r3, r3
 8001082:	488f      	ldr	r0, [pc, #572]	; (80012c0 <led_update+0x374>)
 8001084:	2200      	movs	r2, #0
 8001086:	0019      	movs	r1, r3
 8001088:	f002 fc01 	bl	800388e <HAL_GPIO_WritePin>
				break;
 800108c:	e15b      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800108e:	4b8b      	ldr	r3, [pc, #556]	; (80012bc <led_update+0x370>)
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	0052      	lsls	r2, r2, #1
 8001094:	5cd3      	ldrb	r3, [r2, r3]
 8001096:	b29b      	uxth	r3, r3
 8001098:	4889      	ldr	r0, [pc, #548]	; (80012c0 <led_update+0x374>)
 800109a:	2201      	movs	r2, #1
 800109c:	0019      	movs	r1, r3
 800109e:	f002 fbf6 	bl	800388e <HAL_GPIO_WritePin>
				break;
 80010a2:	e150      	b.n	8001346 <led_update+0x3fa>
				/* slow blinking OFF/ON 1:1 1,4s */
			case LEDstate_SLOW_ALT:
				if (slowTick < ONTIME_SLOW)
 80010a4:	4b80      	ldr	r3, [pc, #512]	; (80012a8 <led_update+0x35c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b09      	cmp	r3, #9
 80010aa:	d81d      	bhi.n	80010e8 <led_update+0x19c>
				{
					if (LED_mapping[i].direction == GPIO_NORMAL)
 80010ac:	4a83      	ldr	r2, [pc, #524]	; (80012bc <led_update+0x370>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	18d3      	adds	r3, r2, r3
 80010b4:	3301      	adds	r3, #1
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d10a      	bne.n	80010d2 <led_update+0x186>
					{

						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 80010bc:	4b7f      	ldr	r3, [pc, #508]	; (80012bc <led_update+0x370>)
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	0052      	lsls	r2, r2, #1
 80010c2:	5cd3      	ldrb	r3, [r2, r3]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	487e      	ldr	r0, [pc, #504]	; (80012c0 <led_update+0x374>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	0019      	movs	r1, r3
 80010cc:	f002 fbdf 	bl	800388e <HAL_GPIO_WritePin>
					else
					{	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
						//HAL_GPIO_WritePin(GPIOB, LED_GRN_Pin, SET);
					}
				}
				break;
 80010d0:	e139      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 80010d2:	4b7a      	ldr	r3, [pc, #488]	; (80012bc <led_update+0x370>)
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	0052      	lsls	r2, r2, #1
 80010d8:	5cd3      	ldrb	r3, [r2, r3]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4878      	ldr	r0, [pc, #480]	; (80012c0 <led_update+0x374>)
 80010de:	2201      	movs	r2, #1
 80010e0:	0019      	movs	r1, r3
 80010e2:	f002 fbd4 	bl	800388e <HAL_GPIO_WritePin>
				break;
 80010e6:	e12e      	b.n	8001346 <led_update+0x3fa>
					if (LED_mapping[i].direction == GPIO_NORMAL)
 80010e8:	4a74      	ldr	r2, [pc, #464]	; (80012bc <led_update+0x370>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	18d3      	adds	r3, r2, r3
 80010f0:	3301      	adds	r3, #1
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10a      	bne.n	800110e <led_update+0x1c2>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 80010f8:	4b70      	ldr	r3, [pc, #448]	; (80012bc <led_update+0x370>)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	0052      	lsls	r2, r2, #1
 80010fe:	5cd3      	ldrb	r3, [r2, r3]
 8001100:	b29b      	uxth	r3, r3
 8001102:	486f      	ldr	r0, [pc, #444]	; (80012c0 <led_update+0x374>)
 8001104:	2201      	movs	r2, #1
 8001106:	0019      	movs	r1, r3
 8001108:	f002 fbc1 	bl	800388e <HAL_GPIO_WritePin>
				break;
 800110c:	e11b      	b.n	8001346 <led_update+0x3fa>
					{	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 800110e:	4b6b      	ldr	r3, [pc, #428]	; (80012bc <led_update+0x370>)
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	0052      	lsls	r2, r2, #1
 8001114:	5cd3      	ldrb	r3, [r2, r3]
 8001116:	b29b      	uxth	r3, r3
 8001118:	4869      	ldr	r0, [pc, #420]	; (80012c0 <led_update+0x374>)
 800111a:	2200      	movs	r2, #0
 800111c:	0019      	movs	r1, r3
 800111e:	f002 fbb6 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001122:	e110      	b.n	8001346 <led_update+0x3fa>
			/* fast blinking ON/OFF 1:1 200ms */
			case LEDstate_FAST:
				if (fastTick < ONTIME_FLASH)
 8001124:	4b5f      	ldr	r3, [pc, #380]	; (80012a4 <led_update+0x358>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d11d      	bne.n	8001168 <led_update+0x21c>
				{
					if (LED_mapping[i].direction == GPIO_NORMAL)
 800112c:	4a63      	ldr	r2, [pc, #396]	; (80012bc <led_update+0x370>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	18d3      	adds	r3, r2, r3
 8001134:	3301      	adds	r3, #1
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10a      	bne.n	8001152 <led_update+0x206>
					{
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800113c:	4b5f      	ldr	r3, [pc, #380]	; (80012bc <led_update+0x370>)
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	0052      	lsls	r2, r2, #1
 8001142:	5cd3      	ldrb	r3, [r2, r3]
 8001144:	b29b      	uxth	r3, r3
 8001146:	485e      	ldr	r0, [pc, #376]	; (80012c0 <led_update+0x374>)
 8001148:	2201      	movs	r2, #1
 800114a:	0019      	movs	r1, r3
 800114c:	f002 fb9f 	bl	800388e <HAL_GPIO_WritePin>
					else
					{
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
					}
				}
				break;
 8001150:	e0f9      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001152:	4b5a      	ldr	r3, [pc, #360]	; (80012bc <led_update+0x370>)
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	0052      	lsls	r2, r2, #1
 8001158:	5cd3      	ldrb	r3, [r2, r3]
 800115a:	b29b      	uxth	r3, r3
 800115c:	4858      	ldr	r0, [pc, #352]	; (80012c0 <led_update+0x374>)
 800115e:	2200      	movs	r2, #0
 8001160:	0019      	movs	r1, r3
 8001162:	f002 fb94 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001166:	e0ee      	b.n	8001346 <led_update+0x3fa>
					if (LED_mapping[i].direction == GPIO_NORMAL)
 8001168:	4a54      	ldr	r2, [pc, #336]	; (80012bc <led_update+0x370>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	18d3      	adds	r3, r2, r3
 8001170:	3301      	adds	r3, #1
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10a      	bne.n	800118e <led_update+0x242>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001178:	4b50      	ldr	r3, [pc, #320]	; (80012bc <led_update+0x370>)
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	0052      	lsls	r2, r2, #1
 800117e:	5cd3      	ldrb	r3, [r2, r3]
 8001180:	b29b      	uxth	r3, r3
 8001182:	484f      	ldr	r0, [pc, #316]	; (80012c0 <led_update+0x374>)
 8001184:	2200      	movs	r2, #0
 8001186:	0019      	movs	r1, r3
 8001188:	f002 fb81 	bl	800388e <HAL_GPIO_WritePin>
				break;
 800118c:	e0db      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800118e:	4b4b      	ldr	r3, [pc, #300]	; (80012bc <led_update+0x370>)
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	0052      	lsls	r2, r2, #1
 8001194:	5cd3      	ldrb	r3, [r2, r3]
 8001196:	b29b      	uxth	r3, r3
 8001198:	4849      	ldr	r0, [pc, #292]	; (80012c0 <led_update+0x374>)
 800119a:	2201      	movs	r2, #1
 800119c:	0019      	movs	r1, r3
 800119e:	f002 fb76 	bl	800388e <HAL_GPIO_WritePin>
				break;
 80011a2:	e0d0      	b.n	8001346 <led_update+0x3fa>

			/* fast blinking OFF/ON 1:1 200ms */
			case LEDstate_FAST_ALT:
				if (fastTick < ONTIME_FAST)
 80011a4:	4b3f      	ldr	r3, [pc, #252]	; (80012a4 <led_update+0x358>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d81d      	bhi.n	80011e8 <led_update+0x29c>
				{
					if (LED_mapping[i].direction == GPIO_NORMAL)
 80011ac:	4a43      	ldr	r2, [pc, #268]	; (80012bc <led_update+0x370>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	18d3      	adds	r3, r2, r3
 80011b4:	3301      	adds	r3, #1
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10a      	bne.n	80011d2 <led_update+0x286>
					{
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 80011bc:	4b3f      	ldr	r3, [pc, #252]	; (80012bc <led_update+0x370>)
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	0052      	lsls	r2, r2, #1
 80011c2:	5cd3      	ldrb	r3, [r2, r3]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	483e      	ldr	r0, [pc, #248]	; (80012c0 <led_update+0x374>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	0019      	movs	r1, r3
 80011cc:	f002 fb5f 	bl	800388e <HAL_GPIO_WritePin>
					else
					{
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
					}
				}
				break;
 80011d0:	e0b9      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 80011d2:	4b3a      	ldr	r3, [pc, #232]	; (80012bc <led_update+0x370>)
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	0052      	lsls	r2, r2, #1
 80011d8:	5cd3      	ldrb	r3, [r2, r3]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4838      	ldr	r0, [pc, #224]	; (80012c0 <led_update+0x374>)
 80011de:	2200      	movs	r2, #0
 80011e0:	0019      	movs	r1, r3
 80011e2:	f002 fb54 	bl	800388e <HAL_GPIO_WritePin>
				break;
 80011e6:	e0ae      	b.n	8001346 <led_update+0x3fa>
					if (LED_mapping[i].direction == GPIO_NORMAL)
 80011e8:	4a34      	ldr	r2, [pc, #208]	; (80012bc <led_update+0x370>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	18d3      	adds	r3, r2, r3
 80011f0:	3301      	adds	r3, #1
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d10a      	bne.n	800120e <led_update+0x2c2>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 80011f8:	4b30      	ldr	r3, [pc, #192]	; (80012bc <led_update+0x370>)
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	0052      	lsls	r2, r2, #1
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	b29b      	uxth	r3, r3
 8001202:	482f      	ldr	r0, [pc, #188]	; (80012c0 <led_update+0x374>)
 8001204:	2200      	movs	r2, #0
 8001206:	0019      	movs	r1, r3
 8001208:	f002 fb41 	bl	800388e <HAL_GPIO_WritePin>
				break;
 800120c:	e09b      	b.n	8001346 <led_update+0x3fa>
						HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800120e:	4b2b      	ldr	r3, [pc, #172]	; (80012bc <led_update+0x370>)
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	0052      	lsls	r2, r2, #1
 8001214:	5cd3      	ldrb	r3, [r2, r3]
 8001216:	b29b      	uxth	r3, r3
 8001218:	4829      	ldr	r0, [pc, #164]	; (80012c0 <led_update+0x374>)
 800121a:	2201      	movs	r2, #1
 800121c:	0019      	movs	r1, r3
 800121e:	f002 fb36 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001222:	e090      	b.n	8001346 <led_update+0x3fa>
				 /* fast blinking OFF/ON 1:1 200ms */
			case LEDstate_ULTRA:
				if (ultraTick < ONTIME_ULTRA)
 8001224:	4b21      	ldr	r3, [pc, #132]	; (80012ac <led_update+0x360>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b06      	cmp	r3, #6
 800122a:	d81d      	bhi.n	8001268 <led_update+0x31c>
				{
				    if (LED_mapping[i].direction == GPIO_NORMAL)
 800122c:	4a23      	ldr	r2, [pc, #140]	; (80012bc <led_update+0x370>)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	18d3      	adds	r3, r2, r3
 8001234:	3301      	adds	r3, #1
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10a      	bne.n	8001252 <led_update+0x306>
				    {
				    	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800123c:	4b1f      	ldr	r3, [pc, #124]	; (80012bc <led_update+0x370>)
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	0052      	lsls	r2, r2, #1
 8001242:	5cd3      	ldrb	r3, [r2, r3]
 8001244:	b29b      	uxth	r3, r3
 8001246:	481e      	ldr	r0, [pc, #120]	; (80012c0 <led_update+0x374>)
 8001248:	2201      	movs	r2, #1
 800124a:	0019      	movs	r1, r3
 800124c:	f002 fb1f 	bl	800388e <HAL_GPIO_WritePin>
				    else
				    {
				    	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
				    }
				}
				break;
 8001250:	e079      	b.n	8001346 <led_update+0x3fa>
				    	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001252:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <led_update+0x370>)
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	0052      	lsls	r2, r2, #1
 8001258:	5cd3      	ldrb	r3, [r2, r3]
 800125a:	b29b      	uxth	r3, r3
 800125c:	4818      	ldr	r0, [pc, #96]	; (80012c0 <led_update+0x374>)
 800125e:	2200      	movs	r2, #0
 8001260:	0019      	movs	r1, r3
 8001262:	f002 fb14 	bl	800388e <HAL_GPIO_WritePin>
				break;
 8001266:	e06e      	b.n	8001346 <led_update+0x3fa>
				    if (LED_mapping[i].direction == GPIO_NORMAL)
 8001268:	4a14      	ldr	r2, [pc, #80]	; (80012bc <led_update+0x370>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	18d3      	adds	r3, r2, r3
 8001270:	3301      	adds	r3, #1
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10a      	bne.n	800128e <led_update+0x342>
				    	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <led_update+0x370>)
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	0052      	lsls	r2, r2, #1
 800127e:	5cd3      	ldrb	r3, [r2, r3]
 8001280:	b29b      	uxth	r3, r3
 8001282:	480f      	ldr	r0, [pc, #60]	; (80012c0 <led_update+0x374>)
 8001284:	2200      	movs	r2, #0
 8001286:	0019      	movs	r1, r3
 8001288:	f002 fb01 	bl	800388e <HAL_GPIO_WritePin>
				break;
 800128c:	e05b      	b.n	8001346 <led_update+0x3fa>
				    	HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800128e:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <led_update+0x370>)
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	0052      	lsls	r2, r2, #1
 8001294:	5cd3      	ldrb	r3, [r2, r3]
 8001296:	b29b      	uxth	r3, r3
 8001298:	4809      	ldr	r0, [pc, #36]	; (80012c0 <led_update+0x374>)
 800129a:	2201      	movs	r2, #1
 800129c:	0019      	movs	r1, r3
 800129e:	f002 faf6 	bl	800388e <HAL_GPIO_WritePin>
				break;
 80012a2:	e050      	b.n	8001346 <led_update+0x3fa>
 80012a4:	2000021c 	.word	0x2000021c
 80012a8:	20000224 	.word	0x20000224
 80012ac:	20000220 	.word	0x20000220
 80012b0:	20000228 	.word	0x20000228
 80012b4:	20000084 	.word	0x20000084
 80012b8:	08004d58 	.word	0x08004d58
 80012bc:	20000000 	.word	0x20000000
 80012c0:	50000400 	.word	0x50000400
				/* flashing 1:40 2s */
				case LEDstate_FLASH:
					if (flashTick < ONTIME_FLASH)
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <led_update+0x414>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d11d      	bne.n	8001308 <led_update+0x3bc>
					{
						if (LED_mapping[i].direction == GPIO_NORMAL)
 80012cc:	4a25      	ldr	r2, [pc, #148]	; (8001364 <led_update+0x418>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	18d3      	adds	r3, r2, r3
 80012d4:	3301      	adds	r3, #1
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d10a      	bne.n	80012f2 <led_update+0x3a6>
						{
							HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 80012dc:	4b21      	ldr	r3, [pc, #132]	; (8001364 <led_update+0x418>)
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	0052      	lsls	r2, r2, #1
 80012e2:	5cd3      	ldrb	r3, [r2, r3]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	4820      	ldr	r0, [pc, #128]	; (8001368 <led_update+0x41c>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	0019      	movs	r1, r3
 80012ec:	f002 facf 	bl	800388e <HAL_GPIO_WritePin>
						else
						{
							HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
						}
					}
					break;
 80012f0:	e029      	b.n	8001346 <led_update+0x3fa>
							HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <led_update+0x418>)
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	0052      	lsls	r2, r2, #1
 80012f8:	5cd3      	ldrb	r3, [r2, r3]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	481a      	ldr	r0, [pc, #104]	; (8001368 <led_update+0x41c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	0019      	movs	r1, r3
 8001302:	f002 fac4 	bl	800388e <HAL_GPIO_WritePin>
					break;
 8001306:	e01e      	b.n	8001346 <led_update+0x3fa>
						if (LED_mapping[i].direction == GPIO_NORMAL) {
 8001308:	4a16      	ldr	r2, [pc, #88]	; (8001364 <led_update+0x418>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	18d3      	adds	r3, r2, r3
 8001310:	3301      	adds	r3, #1
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d10a      	bne.n	800132e <led_update+0x3e2>
							HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, RESET);
 8001318:	4b12      	ldr	r3, [pc, #72]	; (8001364 <led_update+0x418>)
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	0052      	lsls	r2, r2, #1
 800131e:	5cd3      	ldrb	r3, [r2, r3]
 8001320:	b29b      	uxth	r3, r3
 8001322:	4811      	ldr	r0, [pc, #68]	; (8001368 <led_update+0x41c>)
 8001324:	2200      	movs	r2, #0
 8001326:	0019      	movs	r1, r3
 8001328:	f002 fab1 	bl	800388e <HAL_GPIO_WritePin>
					break;
 800132c:	e00b      	b.n	8001346 <led_update+0x3fa>
							HAL_GPIO_WritePin(GPIOB, LED_mapping[i].gpio, SET);
 800132e:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <led_update+0x418>)
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	0052      	lsls	r2, r2, #1
 8001334:	5cd3      	ldrb	r3, [r2, r3]
 8001336:	b29b      	uxth	r3, r3
 8001338:	480b      	ldr	r0, [pc, #44]	; (8001368 <led_update+0x41c>)
 800133a:	2201      	movs	r2, #1
 800133c:	0019      	movs	r1, r3
 800133e:	f002 faa6 	bl	800388e <HAL_GPIO_WritePin>
					break;
 8001342:	e000      	b.n	8001346 <led_update+0x3fa>
			default:
				//ASSERT(false);
				break;
 8001344:	46c0      	nop			; (mov r8, r8)
	for (i=0; i<LED_undefined; i++)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3301      	adds	r3, #1
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d800      	bhi.n	8001354 <led_update+0x408>
 8001352:	e61f      	b.n	8000f94 <led_update+0x48>
		}
	}
}
 8001354:	46c0      	nop			; (mov r8, r8)
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	b002      	add	sp, #8
 800135c:	bd80      	pop	{r7, pc}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	20000228 	.word	0x20000228
 8001364:	20000000 	.word	0x20000000
 8001368:	50000400 	.word	0x50000400

0800136c <led_setON>:

void led_setON(const LED_Name LED) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	0002      	movs	r2, r0
 8001374:	1dfb      	adds	r3, r7, #7
 8001376:	701a      	strb	r2, [r3, #0]

	//ASSERT(LED < LED_undefined);
	assert_param(LED<LED_undefined);
	LEDs[LED] = LEDstate_ON;
 8001378:	1dfb      	adds	r3, r7, #7
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4a03      	ldr	r2, [pc, #12]	; (800138c <led_setON+0x20>)
 800137e:	2101      	movs	r1, #1
 8001380:	54d1      	strb	r1, [r2, r3]
}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	b002      	add	sp, #8
 8001388:	bd80      	pop	{r7, pc}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	20000084 	.word	0x20000084

08001390 <led_setOFF>:

void led_setOFF(const LED_Name LED) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	0002      	movs	r2, r0
 8001398:	1dfb      	adds	r3, r7, #7
 800139a:	701a      	strb	r2, [r3, #0]

	//ASSERT(LED < LED_undefined);
	assert_param(LED<LED_undefined);
	LEDs[LED] = LEDstate_OFF;
 800139c:	1dfb      	adds	r3, r7, #7
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	4a03      	ldr	r2, [pc, #12]	; (80013b0 <led_setOFF+0x20>)
 80013a2:	2100      	movs	r1, #0
 80013a4:	54d1      	strb	r1, [r2, r3]
}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b002      	add	sp, #8
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	20000084 	.word	0x20000084

080013b4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80013bc:	4b07      	ldr	r3, [pc, #28]	; (80013dc <LL_AHB1_GRP1_EnableClock+0x28>)
 80013be:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <LL_AHB1_GRP1_EnableClock+0x28>)
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	430a      	orrs	r2, r1
 80013c6:	639a      	str	r2, [r3, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80013c8:	4b04      	ldr	r3, [pc, #16]	; (80013dc <LL_AHB1_GRP1_EnableClock+0x28>)
 80013ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	4013      	ands	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	46c0      	nop			; (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b004      	add	sp, #16
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40021000 	.word	0x40021000

080013e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 80013e4:	f000 fd33 	bl	8001e4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e8:	f000 f890 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ec:	f000 f9e8 	bl	80017c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013f0:	f000 f9d6 	bl	80017a0 <MX_DMA_Init>
  MX_ADC1_Init();
 80013f4:	f000 f8ce 	bl	8001594 <MX_ADC1_Init>
  MX_TIM1_Init();
 80013f8:	f000 f976 	bl	80016e8 <MX_TIM1_Init>
  MX_I2C1_Init();
 80013fc:	f000 f934 	bl	8001668 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001400:	4b3a      	ldr	r3, [pc, #232]	; (80014ec <main+0x10c>)
 8001402:	0018      	movs	r0, r3
 8001404:	f003 f864 	bl	80044d0 <HAL_TIM_Base_Start_IT>



  HAL_ADC_Init(&hadc1);
 8001408:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <main+0x110>)
 800140a:	0018      	movs	r0, r3
 800140c:	f000 ff06 	bl	800221c <HAL_ADC_Init>
  //adcCalibration();
  HAL_DMA_Init(&hdma_adc1);
 8001410:	4b38      	ldr	r3, [pc, #224]	; (80014f4 <main+0x114>)
 8001412:	0018      	movs	r0, r3
 8001414:	f001 fe58 	bl	80030c8 <HAL_DMA_Init>
 // LL_DMA_Init(&hdma_adc1);
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, 10);
 8001418:	4937      	ldr	r1, [pc, #220]	; (80014f8 <main+0x118>)
 800141a:	4b35      	ldr	r3, [pc, #212]	; (80014f0 <main+0x110>)
 800141c:	220a      	movs	r2, #10
 800141e:	0018      	movs	r0, r3
 8001420:	f001 f960 	bl	80026e4 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_IT(&hadc1);
 8001424:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <main+0x110>)
 8001426:	0018      	movs	r0, r3
 8001428:	f001 f89e 	bl	8002568 <HAL_ADC_Start_IT>
  led_init();
 800142c:	f7ff fd72 	bl	8000f14 <led_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_IT(&hadc1);
 8001430:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <main+0x110>)
 8001432:	0018      	movs	r0, r3
 8001434:	f001 f898 	bl	8002568 <HAL_ADC_Start_IT>
	 /* while(*ptr_dia)
	  {
		  printf("%s\r",*ptr_dia);
		  ptr_dia++;
	  }*/
	  if(Channel_0.count!=0)
 8001438:	4b30      	ldr	r3, [pc, #192]	; (80014fc <main+0x11c>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00c      	beq.n	800145a <main+0x7a>
	  {
		  Channel_0.count =0;
 8001440:	4b2e      	ldr	r3, [pc, #184]	; (80014fc <main+0x11c>)
 8001442:	2200      	movs	r2, #0
 8001444:	605a      	str	r2, [r3, #4]
		  counterButton++;
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <main+0x120>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	4b2c      	ldr	r3, [pc, #176]	; (8001500 <main+0x120>)
 800144e:	601a      	str	r2, [r3, #0]
		  ptr_dia++;
 8001450:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <main+0x124>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	1d1a      	adds	r2, r3, #4
 8001456:	4b2b      	ldr	r3, [pc, #172]	; (8001504 <main+0x124>)
 8001458:	601a      	str	r2, [r3, #0]
	  }
	  if(Channel_1.count!=0)
 800145a:	4b2b      	ldr	r3, [pc, #172]	; (8001508 <main+0x128>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d010      	beq.n	8001484 <main+0xa4>
	  {
		  Channel_1.count =0;
 8001462:	4b29      	ldr	r3, [pc, #164]	; (8001508 <main+0x128>)
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
		  if(counterButton >0)counterButton--;
 8001468:	4b25      	ldr	r3, [pc, #148]	; (8001500 <main+0x120>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	dd04      	ble.n	800147a <main+0x9a>
 8001470:	4b23      	ldr	r3, [pc, #140]	; (8001500 <main+0x120>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	1e5a      	subs	r2, r3, #1
 8001476:	4b22      	ldr	r3, [pc, #136]	; (8001500 <main+0x120>)
 8001478:	601a      	str	r2, [r3, #0]
		  ptr_dia--;
 800147a:	4b22      	ldr	r3, [pc, #136]	; (8001504 <main+0x124>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	1f1a      	subs	r2, r3, #4
 8001480:	4b20      	ldr	r3, [pc, #128]	; (8001504 <main+0x124>)
 8001482:	601a      	str	r2, [r3, #0]
	  }
	  switch(counterButton)
 8001484:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <main+0x120>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b04      	cmp	r3, #4
 800148a:	d026      	beq.n	80014da <main+0xfa>
 800148c:	dc29      	bgt.n	80014e2 <main+0x102>
 800148e:	2b03      	cmp	r3, #3
 8001490:	d019      	beq.n	80014c6 <main+0xe6>
 8001492:	dc26      	bgt.n	80014e2 <main+0x102>
 8001494:	2b01      	cmp	r3, #1
 8001496:	d002      	beq.n	800149e <main+0xbe>
 8001498:	2b02      	cmp	r3, #2
 800149a:	d00a      	beq.n	80014b2 <main+0xd2>
	  	  	  	  led_setOFF(LED_RED);
	  		  	  led_setOFF(LED_GREEN);
	  		  	  break;
	  	  case 4: counterButton =0;
	  	  	  	  break;
	  	  default: break;
 800149c:	e021      	b.n	80014e2 <main+0x102>
	  	  case 1: led_setON(LED_GREEN);
 800149e:	2000      	movs	r0, #0
 80014a0:	f7ff ff64 	bl	800136c <led_setON>
	  	  	  	  led_setOFF(LED_RED);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f7ff ff73 	bl	8001390 <led_setOFF>
	  	  	  	  led_setOFF(LED_YELLOW);
 80014aa:	2002      	movs	r0, #2
 80014ac:	f7ff ff70 	bl	8001390 <led_setOFF>
	  	  	  	  break;
 80014b0:	e018      	b.n	80014e4 <main+0x104>
	  	  case 2: led_setON(LED_RED);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f7ff ff5a 	bl	800136c <led_setON>
	  	  	  	  led_setOFF(LED_YELLOW);
 80014b8:	2002      	movs	r0, #2
 80014ba:	f7ff ff69 	bl	8001390 <led_setOFF>
	  	  	  	  led_setOFF(LED_GREEN);
 80014be:	2000      	movs	r0, #0
 80014c0:	f7ff ff66 	bl	8001390 <led_setOFF>
	  		  	  break;
 80014c4:	e00e      	b.n	80014e4 <main+0x104>
	  	  case 3: led_setON(LED_YELLOW);
 80014c6:	2002      	movs	r0, #2
 80014c8:	f7ff ff50 	bl	800136c <led_setON>
	  	  	  	  led_setOFF(LED_RED);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f7ff ff5f 	bl	8001390 <led_setOFF>
	  		  	  led_setOFF(LED_GREEN);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff ff5c 	bl	8001390 <led_setOFF>
	  		  	  break;
 80014d8:	e004      	b.n	80014e4 <main+0x104>
	  	  case 4: counterButton =0;
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <main+0x120>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
	  	  	  	  break;
 80014e0:	e000      	b.n	80014e4 <main+0x104>
	  	  default: break;
 80014e2:	46c0      	nop			; (mov r8, r8)

	  }
	  led_update();
 80014e4:	f7ff fd32 	bl	8000f4c <led_update>
	  HAL_ADC_Start_IT(&hadc1);
 80014e8:	e7a2      	b.n	8001430 <main+0x50>
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	2000019c 	.word	0x2000019c
 80014f0:	20000088 	.word	0x20000088
 80014f4:	200000ec 	.word	0x200000ec
 80014f8:	200001e8 	.word	0x200001e8
 80014fc:	2000002c 	.word	0x2000002c
 8001500:	20000210 	.word	0x20000210
 8001504:	20000028 	.word	0x20000028
 8001508:	20000044 	.word	0x20000044

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b08d      	sub	sp, #52	; 0x34
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	2414      	movs	r4, #20
 8001514:	193b      	adds	r3, r7, r4
 8001516:	0018      	movs	r0, r3
 8001518:	231c      	movs	r3, #28
 800151a:	001a      	movs	r2, r3
 800151c:	2100      	movs	r1, #0
 800151e:	f003 fba7 	bl	8004c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001522:	003b      	movs	r3, r7
 8001524:	0018      	movs	r0, r3
 8001526:	2314      	movs	r3, #20
 8001528:	001a      	movs	r2, r3
 800152a:	2100      	movs	r1, #0
 800152c:	f003 fba0 	bl	8004c70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001530:	193b      	adds	r3, r7, r4
 8001532:	2202      	movs	r2, #2
 8001534:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001536:	193b      	adds	r3, r7, r4
 8001538:	2280      	movs	r2, #128	; 0x80
 800153a:	0052      	lsls	r2, r2, #1
 800153c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800153e:	193b      	adds	r3, r7, r4
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	193b      	adds	r3, r7, r4
 8001546:	2240      	movs	r2, #64	; 0x40
 8001548:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800154a:	193b      	adds	r3, r7, r4
 800154c:	0018      	movs	r0, r3
 800154e:	f002 fb49 	bl	8003be4 <HAL_RCC_OscConfig>
 8001552:	1e03      	subs	r3, r0, #0
 8001554:	d001      	beq.n	800155a <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8001556:	f000 f9cd 	bl	80018f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155a:	003b      	movs	r3, r7
 800155c:	2207      	movs	r2, #7
 800155e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001560:	003b      	movs	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001566:	003b      	movs	r3, r7
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800156c:	003b      	movs	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001572:	003b      	movs	r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001578:	003b      	movs	r3, r7
 800157a:	2101      	movs	r1, #1
 800157c:	0018      	movs	r0, r3
 800157e:	f002 fd15 	bl	8003fac <HAL_RCC_ClockConfig>
 8001582:	1e03      	subs	r3, r0, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001586:	f000 f9b5 	bl	80018f4 <Error_Handler>
  }
}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	46bd      	mov	sp, r7
 800158e:	b00d      	add	sp, #52	; 0x34
 8001590:	bd90      	pop	{r4, r7, pc}
	...

08001594 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	0018      	movs	r0, r3
 800159e:	230c      	movs	r3, #12
 80015a0:	001a      	movs	r2, r3
 80015a2:	2100      	movs	r1, #0
 80015a4:	f003 fb64 	bl	8004c70 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015a8:	4b2d      	ldr	r3, [pc, #180]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015aa:	4a2e      	ldr	r2, [pc, #184]	; (8001664 <MX_ADC1_Init+0xd0>)
 80015ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015ae:	4b2c      	ldr	r3, [pc, #176]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015b0:	2280      	movs	r2, #128	; 0x80
 80015b2:	05d2      	lsls	r2, r2, #23
 80015b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015b6:	4b2a      	ldr	r3, [pc, #168]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015bc:	4b28      	ldr	r3, [pc, #160]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015c2:	4b27      	ldr	r3, [pc, #156]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015c8:	4b25      	ldr	r3, [pc, #148]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015ca:	2204      	movs	r2, #4
 80015cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015ce:	4b24      	ldr	r3, [pc, #144]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80015d4:	4b22      	ldr	r3, [pc, #136]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015da:	4b21      	ldr	r3, [pc, #132]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015dc:	2200      	movs	r2, #0
 80015de:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80015e0:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015e6:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015e8:	2220      	movs	r2, #32
 80015ea:	2100      	movs	r1, #0
 80015ec:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015fa:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_ADC1_Init+0xcc>)
 80015fc:	222c      	movs	r2, #44	; 0x2c
 80015fe:	2101      	movs	r1, #1
 8001600:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_ADC1_Init+0xcc>)
 8001604:	2200      	movs	r2, #0
 8001606:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <MX_ADC1_Init+0xcc>)
 800160a:	2200      	movs	r2, #0
 800160c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <MX_ADC1_Init+0xcc>)
 8001610:	2200      	movs	r2, #0
 8001612:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <MX_ADC1_Init+0xcc>)
 8001616:	223c      	movs	r2, #60	; 0x3c
 8001618:	2100      	movs	r1, #0
 800161a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800161c:	4b10      	ldr	r3, [pc, #64]	; (8001660 <MX_ADC1_Init+0xcc>)
 800161e:	2200      	movs	r2, #0
 8001620:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001622:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <MX_ADC1_Init+0xcc>)
 8001624:	0018      	movs	r0, r3
 8001626:	f000 fdf9 	bl	800221c <HAL_ADC_Init>
 800162a:	1e03      	subs	r3, r0, #0
 800162c:	d001      	beq.n	8001632 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800162e:	f000 f961 	bl	80018f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	2201      	movs	r2, #1
 8001636:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	2200      	movs	r2, #0
 800163c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001644:	1d3a      	adds	r2, r7, #4
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_ADC1_Init+0xcc>)
 8001648:	0011      	movs	r1, r2
 800164a:	0018      	movs	r0, r3
 800164c:	f001 f8e8 	bl	8002820 <HAL_ADC_ConfigChannel>
 8001650:	1e03      	subs	r3, r0, #0
 8001652:	d001      	beq.n	8001658 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001654:	f000 f94e 	bl	80018f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001658:	46c0      	nop			; (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b004      	add	sp, #16
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000088 	.word	0x20000088
 8001664:	40012400 	.word	0x40012400

08001668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <MX_I2C1_Init+0x74>)
 800166e:	4a1c      	ldr	r2, [pc, #112]	; (80016e0 <MX_I2C1_Init+0x78>)
 8001670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_I2C1_Init+0x74>)
 8001674:	4a1b      	ldr	r2, [pc, #108]	; (80016e4 <MX_I2C1_Init+0x7c>)
 8001676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <MX_I2C1_Init+0x74>)
 8001680:	2201      	movs	r2, #1
 8001682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_I2C1_Init+0x74>)
 800168c:	2200      	movs	r2, #0
 800168e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <MX_I2C1_Init+0x74>)
 8001692:	2200      	movs	r2, #0
 8001694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_I2C1_Init+0x74>)
 8001698:	2200      	movs	r2, #0
 800169a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_I2C1_Init+0x74>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <MX_I2C1_Init+0x74>)
 80016a4:	0018      	movs	r0, r3
 80016a6:	f002 f95f 	bl	8003968 <HAL_I2C_Init>
 80016aa:	1e03      	subs	r3, r0, #0
 80016ac:	d001      	beq.n	80016b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016ae:	f000 f921 	bl	80018f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016b2:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <MX_I2C1_Init+0x74>)
 80016b4:	2100      	movs	r1, #0
 80016b6:	0018      	movs	r0, r3
 80016b8:	f002 f9fc 	bl	8003ab4 <HAL_I2CEx_ConfigAnalogFilter>
 80016bc:	1e03      	subs	r3, r0, #0
 80016be:	d001      	beq.n	80016c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016c0:	f000 f918 	bl	80018f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <MX_I2C1_Init+0x74>)
 80016c6:	2100      	movs	r1, #0
 80016c8:	0018      	movs	r0, r3
 80016ca:	f002 fa3f 	bl	8003b4c <HAL_I2CEx_ConfigDigitalFilter>
 80016ce:	1e03      	subs	r3, r0, #0
 80016d0:	d001      	beq.n	80016d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016d2:	f000 f90f 	bl	80018f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000148 	.word	0x20000148
 80016e0:	40005400 	.word	0x40005400
 80016e4:	20303e5d 	.word	0x20303e5d

080016e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ee:	2310      	movs	r3, #16
 80016f0:	18fb      	adds	r3, r7, r3
 80016f2:	0018      	movs	r0, r3
 80016f4:	2310      	movs	r3, #16
 80016f6:	001a      	movs	r2, r3
 80016f8:	2100      	movs	r1, #0
 80016fa:	f003 fab9 	bl	8004c70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	0018      	movs	r0, r3
 8001702:	230c      	movs	r3, #12
 8001704:	001a      	movs	r2, r3
 8001706:	2100      	movs	r1, #0
 8001708:	f003 fab2 	bl	8004c70 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800170c:	4b21      	ldr	r3, [pc, #132]	; (8001794 <MX_TIM1_Init+0xac>)
 800170e:	4a22      	ldr	r2, [pc, #136]	; (8001798 <MX_TIM1_Init+0xb0>)
 8001710:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1399;
 8001712:	4b20      	ldr	r3, [pc, #128]	; (8001794 <MX_TIM1_Init+0xac>)
 8001714:	4a21      	ldr	r2, [pc, #132]	; (800179c <MX_TIM1_Init+0xb4>)
 8001716:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b1e      	ldr	r3, [pc, #120]	; (8001794 <MX_TIM1_Init+0xac>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <MX_TIM1_Init+0xac>)
 8001720:	2263      	movs	r2, #99	; 0x63
 8001722:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <MX_TIM1_Init+0xac>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <MX_TIM1_Init+0xac>)
 800172c:	2200      	movs	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <MX_TIM1_Init+0xac>)
 8001732:	2200      	movs	r2, #0
 8001734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_TIM1_Init+0xac>)
 8001738:	0018      	movs	r0, r3
 800173a:	f002 fe71 	bl	8004420 <HAL_TIM_Base_Init>
 800173e:	1e03      	subs	r3, r0, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8001742:	f000 f8d7 	bl	80018f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001746:	2110      	movs	r1, #16
 8001748:	187b      	adds	r3, r7, r1
 800174a:	2280      	movs	r2, #128	; 0x80
 800174c:	0152      	lsls	r2, r2, #5
 800174e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001750:	187a      	adds	r2, r7, r1
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_TIM1_Init+0xac>)
 8001754:	0011      	movs	r1, r2
 8001756:	0018      	movs	r0, r3
 8001758:	f003 f80a 	bl	8004770 <HAL_TIM_ConfigClockSource>
 800175c:	1e03      	subs	r3, r0, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001760:	f000 f8c8 	bl	80018f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001776:	1d3a      	adds	r2, r7, #4
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_TIM1_Init+0xac>)
 800177a:	0011      	movs	r1, r2
 800177c:	0018      	movs	r0, r3
 800177e:	f003 f9fd 	bl	8004b7c <HAL_TIMEx_MasterConfigSynchronization>
 8001782:	1e03      	subs	r3, r0, #0
 8001784:	d001      	beq.n	800178a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001786:	f000 f8b5 	bl	80018f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46bd      	mov	sp, r7
 800178e:	b008      	add	sp, #32
 8001790:	bd80      	pop	{r7, pc}
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	2000019c 	.word	0x2000019c
 8001798:	40012c00 	.word	0x40012c00
 800179c:	00000577 	.word	0x00000577

080017a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f7ff fe05 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	2009      	movs	r0, #9
 80017b0:	f001 fc58 	bl	8003064 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017b4:	2009      	movs	r0, #9
 80017b6:	f001 fc6a 	bl	800308e <HAL_NVIC_EnableIRQ>

}
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b089      	sub	sp, #36	; 0x24
 80017c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c6:	240c      	movs	r4, #12
 80017c8:	193b      	adds	r3, r7, r4
 80017ca:	0018      	movs	r0, r3
 80017cc:	2314      	movs	r3, #20
 80017ce:	001a      	movs	r2, r3
 80017d0:	2100      	movs	r1, #0
 80017d2:	f003 fa4d 	bl	8004c70 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d6:	4b42      	ldr	r3, [pc, #264]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017da:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017dc:	2104      	movs	r1, #4
 80017de:	430a      	orrs	r2, r1
 80017e0:	635a      	str	r2, [r3, #52]	; 0x34
 80017e2:	4b3f      	ldr	r3, [pc, #252]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e6:	2204      	movs	r2, #4
 80017e8:	4013      	ands	r3, r2
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017f2:	4b3b      	ldr	r3, [pc, #236]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017f4:	2101      	movs	r1, #1
 80017f6:	430a      	orrs	r2, r1
 80017f8:	635a      	str	r2, [r3, #52]	; 0x34
 80017fa:	4b39      	ldr	r3, [pc, #228]	; (80018e0 <MX_GPIO_Init+0x120>)
 80017fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fe:	2201      	movs	r2, #1
 8001800:	4013      	ands	r3, r2
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <MX_GPIO_Init+0x120>)
 8001808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800180a:	4b35      	ldr	r3, [pc, #212]	; (80018e0 <MX_GPIO_Init+0x120>)
 800180c:	2102      	movs	r1, #2
 800180e:	430a      	orrs	r2, r1
 8001810:	635a      	str	r2, [r3, #52]	; 0x34
 8001812:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <MX_GPIO_Init+0x120>)
 8001814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001816:	2202      	movs	r2, #2
 8001818:	4013      	ands	r3, r2
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GREEN_GPIO_Port, LD4_GREEN_Pin, GPIO_PIN_RESET);
 800181e:	23a0      	movs	r3, #160	; 0xa0
 8001820:	05db      	lsls	r3, r3, #23
 8001822:	2200      	movs	r2, #0
 8001824:	2120      	movs	r1, #32
 8001826:	0018      	movs	r0, r3
 8001828:	f002 f831 	bl	800388e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_R_Pin|LED_B_Pin|LED_G_Pin, GPIO_PIN_RESET);
 800182c:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <MX_GPIO_Init+0x124>)
 800182e:	2200      	movs	r2, #0
 8001830:	2138      	movs	r1, #56	; 0x38
 8001832:	0018      	movs	r0, r3
 8001834:	f002 f82b 	bl	800388e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_BLUE_Pin */
  GPIO_InitStruct.Pin = BTN_BLUE_Pin;
 8001838:	193b      	adds	r3, r7, r4
 800183a:	2280      	movs	r2, #128	; 0x80
 800183c:	0192      	lsls	r2, r2, #6
 800183e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001840:	193b      	adds	r3, r7, r4
 8001842:	4a29      	ldr	r2, [pc, #164]	; (80018e8 <MX_GPIO_Init+0x128>)
 8001844:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	193b      	adds	r3, r7, r4
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_BLUE_GPIO_Port, &GPIO_InitStruct);
 800184c:	193b      	adds	r3, r7, r4
 800184e:	4a27      	ldr	r2, [pc, #156]	; (80018ec <MX_GPIO_Init+0x12c>)
 8001850:	0019      	movs	r1, r3
 8001852:	0010      	movs	r0, r2
 8001854:	f001 fe8c 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_GREEN_Pin */
  GPIO_InitStruct.Pin = LD4_GREEN_Pin;
 8001858:	193b      	adds	r3, r7, r4
 800185a:	2220      	movs	r2, #32
 800185c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	193b      	adds	r3, r7, r4
 8001860:	2201      	movs	r2, #1
 8001862:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	193b      	adds	r3, r7, r4
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	2200      	movs	r2, #0
 800186e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD4_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001870:	193a      	adds	r2, r7, r4
 8001872:	23a0      	movs	r3, #160	; 0xa0
 8001874:	05db      	lsls	r3, r3, #23
 8001876:	0011      	movs	r1, r2
 8001878:	0018      	movs	r0, r3
 800187a:	f001 fe79 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 800187e:	193b      	adds	r3, r7, r4
 8001880:	22c0      	movs	r2, #192	; 0xc0
 8001882:	00d2      	lsls	r2, r2, #3
 8001884:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001886:	193b      	adds	r3, r7, r4
 8001888:	4a19      	ldr	r2, [pc, #100]	; (80018f0 <MX_GPIO_Init+0x130>)
 800188a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	193b      	adds	r3, r7, r4
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	193a      	adds	r2, r7, r4
 8001894:	23a0      	movs	r3, #160	; 0xa0
 8001896:	05db      	lsls	r3, r3, #23
 8001898:	0011      	movs	r1, r2
 800189a:	0018      	movs	r0, r3
 800189c:	f001 fe68 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_B_Pin LED_G_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin|LED_G_Pin;
 80018a0:	0021      	movs	r1, r4
 80018a2:	187b      	adds	r3, r7, r1
 80018a4:	2238      	movs	r2, #56	; 0x38
 80018a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	2201      	movs	r2, #1
 80018ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	187b      	adds	r3, r7, r1
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b4:	187b      	adds	r3, r7, r1
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	187b      	adds	r3, r7, r1
 80018bc:	4a09      	ldr	r2, [pc, #36]	; (80018e4 <MX_GPIO_Init+0x124>)
 80018be:	0019      	movs	r1, r3
 80018c0:	0010      	movs	r0, r2
 80018c2:	f001 fe55 	bl	8003570 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2007      	movs	r0, #7
 80018cc:	f001 fbca 	bl	8003064 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80018d0:	2007      	movs	r0, #7
 80018d2:	f001 fbdc 	bl	800308e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	46bd      	mov	sp, r7
 80018da:	b009      	add	sp, #36	; 0x24
 80018dc:	bd90      	pop	{r4, r7, pc}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	40021000 	.word	0x40021000
 80018e4:	50000400 	.word	0x50000400
 80018e8:	10110000 	.word	0x10110000
 80018ec:	50000800 	.word	0x50000800
 80018f0:	10210000 	.word	0x10210000

080018f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f8:	b672      	cpsid	i
}
 80018fa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018fc:	e7fe      	b.n	80018fc <Error_Handler+0x8>
	...

08001900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <HAL_MspInit+0x44>)
 8001908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HAL_MspInit+0x44>)
 800190c:	2101      	movs	r1, #1
 800190e:	430a      	orrs	r2, r1
 8001910:	641a      	str	r2, [r3, #64]	; 0x40
 8001912:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <HAL_MspInit+0x44>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	2201      	movs	r2, #1
 8001918:	4013      	ands	r3, r2
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_MspInit+0x44>)
 8001920:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <HAL_MspInit+0x44>)
 8001924:	2180      	movs	r1, #128	; 0x80
 8001926:	0549      	lsls	r1, r1, #21
 8001928:	430a      	orrs	r2, r1
 800192a:	63da      	str	r2, [r3, #60]	; 0x3c
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_MspInit+0x44>)
 800192e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	055b      	lsls	r3, r3, #21
 8001934:	4013      	ands	r3, r2
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	46bd      	mov	sp, r7
 800193e:	b002      	add	sp, #8
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	40021000 	.word	0x40021000

08001948 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b091      	sub	sp, #68	; 0x44
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	232c      	movs	r3, #44	; 0x2c
 8001952:	18fb      	adds	r3, r7, r3
 8001954:	0018      	movs	r0, r3
 8001956:	2314      	movs	r3, #20
 8001958:	001a      	movs	r2, r3
 800195a:	2100      	movs	r1, #0
 800195c:	f003 f988 	bl	8004c70 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001960:	2410      	movs	r4, #16
 8001962:	193b      	adds	r3, r7, r4
 8001964:	0018      	movs	r0, r3
 8001966:	231c      	movs	r3, #28
 8001968:	001a      	movs	r2, r3
 800196a:	2100      	movs	r1, #0
 800196c:	f003 f980 	bl	8004c70 <memset>
  if(hadc->Instance==ADC1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a35      	ldr	r2, [pc, #212]	; (8001a4c <HAL_ADC_MspInit+0x104>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d164      	bne.n	8001a44 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800197a:	193b      	adds	r3, r7, r4
 800197c:	2280      	movs	r2, #128	; 0x80
 800197e:	01d2      	lsls	r2, r2, #7
 8001980:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001982:	193b      	adds	r3, r7, r4
 8001984:	2200      	movs	r2, #0
 8001986:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001988:	193b      	adds	r3, r7, r4
 800198a:	0018      	movs	r0, r3
 800198c:	f002 fc5a 	bl	8004244 <HAL_RCCEx_PeriphCLKConfig>
 8001990:	1e03      	subs	r3, r0, #0
 8001992:	d001      	beq.n	8001998 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001994:	f7ff ffae 	bl	80018f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 800199a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800199c:	4b2c      	ldr	r3, [pc, #176]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 800199e:	2180      	movs	r1, #128	; 0x80
 80019a0:	0349      	lsls	r1, r1, #13
 80019a2:	430a      	orrs	r2, r1
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
 80019a6:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 80019a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	035b      	lsls	r3, r3, #13
 80019ae:	4013      	ands	r3, r2
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b4:	4b26      	ldr	r3, [pc, #152]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 80019b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019b8:	4b25      	ldr	r3, [pc, #148]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 80019ba:	2101      	movs	r1, #1
 80019bc:	430a      	orrs	r2, r1
 80019be:	635a      	str	r2, [r3, #52]	; 0x34
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <HAL_ADC_MspInit+0x108>)
 80019c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019c4:	2201      	movs	r2, #1
 80019c6:	4013      	ands	r3, r2
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019cc:	212c      	movs	r1, #44	; 0x2c
 80019ce:	187b      	adds	r3, r7, r1
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019d4:	187b      	adds	r3, r7, r1
 80019d6:	2203      	movs	r2, #3
 80019d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	187b      	adds	r3, r7, r1
 80019dc:	2200      	movs	r2, #0
 80019de:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e0:	187a      	adds	r2, r7, r1
 80019e2:	23a0      	movs	r3, #160	; 0xa0
 80019e4:	05db      	lsls	r3, r3, #23
 80019e6:	0011      	movs	r1, r2
 80019e8:	0018      	movs	r0, r3
 80019ea:	f001 fdc1 	bl	8003570 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019ee:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 80019f0:	4a19      	ldr	r2, [pc, #100]	; (8001a58 <HAL_ADC_MspInit+0x110>)
 80019f2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 80019f6:	2205      	movs	r2, #5
 80019f8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019fa:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a08:	2280      	movs	r2, #128	; 0x80
 8001a0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a0e:	2280      	movs	r2, #128	; 0x80
 8001a10:	0092      	lsls	r2, r2, #2
 8001a12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a16:	2280      	movs	r2, #128	; 0x80
 8001a18:	0112      	lsls	r2, r2, #4
 8001a1a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a1e:	2220      	movs	r2, #32
 8001a20:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f001 fb4c 	bl	80030c8 <HAL_DMA_Init>
 8001a30:	1e03      	subs	r3, r0, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8001a34:	f7ff ff5e 	bl	80018f4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a06      	ldr	r2, [pc, #24]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a3c:	651a      	str	r2, [r3, #80]	; 0x50
 8001a3e:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <HAL_ADC_MspInit+0x10c>)
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b011      	add	sp, #68	; 0x44
 8001a4a:	bd90      	pop	{r4, r7, pc}
 8001a4c:	40012400 	.word	0x40012400
 8001a50:	40021000 	.word	0x40021000
 8001a54:	200000ec 	.word	0x200000ec
 8001a58:	40020008 	.word	0x40020008

08001a5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b091      	sub	sp, #68	; 0x44
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	232c      	movs	r3, #44	; 0x2c
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	0018      	movs	r0, r3
 8001a6a:	2314      	movs	r3, #20
 8001a6c:	001a      	movs	r2, r3
 8001a6e:	2100      	movs	r1, #0
 8001a70:	f003 f8fe 	bl	8004c70 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a74:	2410      	movs	r4, #16
 8001a76:	193b      	adds	r3, r7, r4
 8001a78:	0018      	movs	r0, r3
 8001a7a:	231c      	movs	r3, #28
 8001a7c:	001a      	movs	r2, r3
 8001a7e:	2100      	movs	r1, #0
 8001a80:	f003 f8f6 	bl	8004c70 <memset>
  if(hi2c->Instance==I2C1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a22      	ldr	r2, [pc, #136]	; (8001b14 <HAL_I2C_MspInit+0xb8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d13e      	bne.n	8001b0c <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a8e:	193b      	adds	r3, r7, r4
 8001a90:	2240      	movs	r2, #64	; 0x40
 8001a92:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a94:	193b      	adds	r3, r7, r4
 8001a96:	2200      	movs	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a9a:	193b      	adds	r3, r7, r4
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f002 fbd1 	bl	8004244 <HAL_RCCEx_PeriphCLKConfig>
 8001aa2:	1e03      	subs	r3, r0, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001aa6:	f7ff ff25 	bl	80018f4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001aac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	635a      	str	r2, [r3, #52]	; 0x34
 8001ab6:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aba:	2202      	movs	r2, #2
 8001abc:	4013      	ands	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ac2:	212c      	movs	r1, #44	; 0x2c
 8001ac4:	187b      	adds	r3, r7, r1
 8001ac6:	22c0      	movs	r2, #192	; 0xc0
 8001ac8:	0092      	lsls	r2, r2, #2
 8001aca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001acc:	187b      	adds	r3, r7, r1
 8001ace:	2212      	movs	r2, #18
 8001ad0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	187b      	adds	r3, r7, r1
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	187b      	adds	r3, r7, r1
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	2206      	movs	r2, #6
 8001ae2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <HAL_I2C_MspInit+0xc0>)
 8001ae8:	0019      	movs	r1, r3
 8001aea:	0010      	movs	r0, r2
 8001aec:	f001 fd40 	bl	8003570 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001af0:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001af6:	2180      	movs	r1, #128	; 0x80
 8001af8:	0389      	lsls	r1, r1, #14
 8001afa:	430a      	orrs	r2, r1
 8001afc:	63da      	str	r2, [r3, #60]	; 0x3c
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_I2C_MspInit+0xbc>)
 8001b00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	039b      	lsls	r3, r3, #14
 8001b06:	4013      	ands	r3, r2
 8001b08:	60bb      	str	r3, [r7, #8]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	b011      	add	sp, #68	; 0x44
 8001b12:	bd90      	pop	{r4, r7, pc}
 8001b14:	40005400 	.word	0x40005400
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	50000400 	.word	0x50000400

08001b20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <HAL_TIM_Base_MspInit+0x48>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d115      	bne.n	8001b5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <HAL_TIM_Base_MspInit+0x4c>)
 8001b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <HAL_TIM_Base_MspInit+0x4c>)
 8001b38:	2180      	movs	r1, #128	; 0x80
 8001b3a:	0109      	lsls	r1, r1, #4
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <HAL_TIM_Base_MspInit+0x4c>)
 8001b42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b44:	2380      	movs	r3, #128	; 0x80
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2100      	movs	r1, #0
 8001b52:	200d      	movs	r0, #13
 8001b54:	f001 fa86 	bl	8003064 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001b58:	200d      	movs	r0, #13
 8001b5a:	f001 fa98 	bl	800308e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b004      	add	sp, #16
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	40012c00 	.word	0x40012c00
 8001b6c:	40021000 	.word	0x40021000

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <NMI_Handler+0x4>

08001b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <HardFault_Handler+0x4>

08001b7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b80:	46c0      	nop			; (mov r8, r8)
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b94:	f000 f9bc 	bl	8001f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b98:	46c0      	nop			; (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_Pin);
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f001 feaa 	bl	8003900 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_Pin);
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f001 fea5 	bl	8003900 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_BLUE_Pin);
 8001bb6:	2380      	movs	r3, #128	; 0x80
 8001bb8:	019b      	lsls	r3, r3, #6
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f001 fea0 	bl	8003900 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  //counterButton+=1;
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001bc0:	46c0      	nop			; (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bcc:	4b03      	ldr	r3, [pc, #12]	; (8001bdc <DMA1_Channel1_IRQHandler+0x14>)
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f001 fb8c 	bl	80032ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bd4:	46c0      	nop			; (mov r8, r8)
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	200000ec 	.word	0x200000ec

08001be0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001be4:	4b3e      	ldr	r3, [pc, #248]	; (8001ce0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x100>)
 8001be6:	0018      	movs	r0, r3
 8001be8:	f002 fcc0 	bl	800456c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
  timer1Sec++;
 8001bec:	4b3d      	ldr	r3, [pc, #244]	; (8001ce4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x104>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	1c5a      	adds	r2, r3, #1
 8001bf2:	4b3c      	ldr	r3, [pc, #240]	; (8001ce4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x104>)
 8001bf4:	601a      	str	r2, [r3, #0]
  if(timer1Sec>=100){
 8001bf6:	4b3b      	ldr	r3, [pc, #236]	; (8001ce4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x104>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2b63      	cmp	r3, #99	; 0x63
 8001bfc:	d908      	bls.n	8001c10 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x30>
	  HAL_GPIO_TogglePin(GPIOA, LD4_GREEN_Pin);
 8001bfe:	23a0      	movs	r3, #160	; 0xa0
 8001c00:	05db      	lsls	r3, r3, #23
 8001c02:	2120      	movs	r1, #32
 8001c04:	0018      	movs	r0, r3
 8001c06:	f001 fe5f 	bl	80038c8 <HAL_GPIO_TogglePin>
	  timer1Sec =0;
 8001c0a:	4b36      	ldr	r3, [pc, #216]	; (8001ce4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x104>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
  }
  if(Channel_0.debounce > 0)
 8001c10:	4b35      	ldr	r3, [pc, #212]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	dd2d      	ble.n	8001c74 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x94>
  {
	  Channel_0.debounce++;
 8001c18:	4b33      	ldr	r3, [pc, #204]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	4b32      	ldr	r3, [pc, #200]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c20:	609a      	str	r2, [r3, #8]
	  if (Channel_0.debounce >= Channel_0.debounce_target)
 8001c22:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	4b30      	ldr	r3, [pc, #192]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	db22      	blt.n	8001c74 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x94>
	      {

	     	 Channel_0.current_state = HAL_GPIO_ReadPin(GPIOA, RIGHT_Pin);
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	00da      	lsls	r2, r3, #3
 8001c32:	23a0      	movs	r3, #160	; 0xa0
 8001c34:	05db      	lsls	r3, r3, #23
 8001c36:	0011      	movs	r1, r2
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f001 fe0b 	bl	8003854 <HAL_GPIO_ReadPin>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	1e5a      	subs	r2, r3, #1
 8001c42:	4193      	sbcs	r3, r2
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4b28      	ldr	r3, [pc, #160]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c48:	745a      	strb	r2, [r3, #17]

	     	 if (Channel_0.last_state == Channel_0.current_state)
 8001c4a:	4b27      	ldr	r3, [pc, #156]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c4c:	7c1b      	ldrb	r3, [r3, #16]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	4b25      	ldr	r3, [pc, #148]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c52:	7c5b      	ldrb	r3, [r3, #17]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d10c      	bne.n	8001c74 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x94>
	     	 {

	                 Channel_0.last_state = Channel_0.current_state;
 8001c5a:	4b23      	ldr	r3, [pc, #140]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c5c:	7c5b      	ldrb	r3, [r3, #17]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	4b21      	ldr	r3, [pc, #132]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c62:	741a      	strb	r2, [r3, #16]
	                 Channel_0.count++;
 8001c64:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c6c:	605a      	str	r2, [r3, #4]
	                 Channel_0.debounce = 0;
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ce8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x108>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]

	       }


  }
  if(Channel_1.debounce > 0)
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	dd2d      	ble.n	8001cd8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xf8>
    {
  	  Channel_1.debounce++;
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001c84:	609a      	str	r2, [r3, #8]
  	  if (Channel_1.debounce >= Channel_1.debounce_target)
 8001c86:	4b19      	ldr	r3, [pc, #100]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	db22      	blt.n	8001cd8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xf8>
  	      {

  	     	 Channel_1.current_state = HAL_GPIO_ReadPin(GPIOA, LEFT_Pin);
 8001c92:	2380      	movs	r3, #128	; 0x80
 8001c94:	009a      	lsls	r2, r3, #2
 8001c96:	23a0      	movs	r3, #160	; 0xa0
 8001c98:	05db      	lsls	r3, r3, #23
 8001c9a:	0011      	movs	r1, r2
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	f001 fdd9 	bl	8003854 <HAL_GPIO_ReadPin>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	1e5a      	subs	r2, r3, #1
 8001ca6:	4193      	sbcs	r3, r2
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b10      	ldr	r3, [pc, #64]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cac:	745a      	strb	r2, [r3, #17]

  	     	 if (Channel_1.last_state == Channel_1.current_state)
 8001cae:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cb0:	7c1b      	ldrb	r3, [r3, #16]
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cb6:	7c5b      	ldrb	r3, [r3, #17]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d10c      	bne.n	8001cd8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xf8>
  	     	 {

  	                 Channel_1.last_state = Channel_1.current_state;
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cc0:	7c5b      	ldrb	r3, [r3, #17]
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cc6:	741a      	strb	r2, [r3, #16]
  	                 Channel_1.count++;
 8001cc8:	4b08      	ldr	r3, [pc, #32]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cd0:	605a      	str	r2, [r3, #4]
  	                 Channel_1.debounce = 0;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x10c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  	       }


    }
  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001cd8:	46c0      	nop			; (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	46c0      	nop			; (mov r8, r8)
 8001ce0:	2000019c 	.word	0x2000019c
 8001ce4:	20000218 	.word	0x20000218
 8001ce8:	2000002c 	.word	0x2000002c
 8001cec:	20000044 	.word	0x20000044

08001cf0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    // Data processing code here using adc_buffer
	HAL_ADC_Stop_IT(hadc);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f000 fcac 	bl	8002658 <HAL_ADC_Stop_IT>
	for(int i =0;i<ADC_BUFFER_SIZE;i++)media += adc_buffer[i];
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	e00b      	b.n	8001d1e <HAL_ADC_ConvCpltCallback+0x2e>
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <HAL_ADC_ConvCpltCallback+0x8c>)
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	0092      	lsls	r2, r2, #2
 8001d0c:	58d2      	ldr	r2, [r2, r3]
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	18d2      	adds	r2, r2, r3
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2b09      	cmp	r3, #9
 8001d22:	ddf0      	ble.n	8001d06 <HAL_ADC_ConvCpltCallback+0x16>
	media=media/ADC_BUFFER_SIZE;
 8001d24:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	210a      	movs	r1, #10
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f7fe f9ec 	bl	8000108 <__udivsi3>
 8001d30:	0003      	movs	r3, r0
 8001d32:	001a      	movs	r2, r3
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d36:	601a      	str	r2, [r3, #0]
	voltage = (media/4095.0) *3.3;
 8001d38:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f7ff f83d 	bl	8000dbc <__aeabi_ui2d>
 8001d42:	2200      	movs	r2, #0
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <HAL_ADC_ConvCpltCallback+0x94>)
 8001d46:	f7fe fa89 	bl	800025c <__aeabi_ddiv>
 8001d4a:	0002      	movs	r2, r0
 8001d4c:	000b      	movs	r3, r1
 8001d4e:	0010      	movs	r0, r2
 8001d50:	0019      	movs	r1, r3
 8001d52:	4a0d      	ldr	r2, [pc, #52]	; (8001d88 <HAL_ADC_ConvCpltCallback+0x98>)
 8001d54:	4b0d      	ldr	r3, [pc, #52]	; (8001d8c <HAL_ADC_ConvCpltCallback+0x9c>)
 8001d56:	f7fe fd6f 	bl	8000838 <__aeabi_dmul>
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	000b      	movs	r3, r1
 8001d5e:	0010      	movs	r0, r2
 8001d60:	0019      	movs	r1, r3
 8001d62:	f7ff f851 	bl	8000e08 <__aeabi_d2f>
 8001d66:	1c02      	adds	r2, r0, #0
 8001d68:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001d6a:	601a      	str	r2, [r3, #0]
	media=0;
 8001d6c:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
	//voltage = (adc_buffer[0] / 4095.0) * 3.3;

}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b004      	add	sp, #16
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	200001e8 	.word	0x200001e8
 8001d80:	20000214 	.word	0x20000214
 8001d84:	40affe00 	.word	0x40affe00
 8001d88:	66666666 	.word	0x66666666
 8001d8c:	400a6666 	.word	0x400a6666
 8001d90:	2000022c 	.word	0x2000022c

08001d94 <HAL_GPIO_EXTI_Falling_Callback>:
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	1dbb      	adds	r3, r7, #6
 8001d9e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == Channel_0.pin)
 8001da0:	1dbb      	adds	r3, r7, #6
 8001da2:	881a      	ldrh	r2, [r3, #0]
 8001da4:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <HAL_GPIO_EXTI_Falling_Callback+0x48>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d106      	bne.n	8001dba <HAL_GPIO_EXTI_Falling_Callback+0x26>
	{
		Channel_0.last_state =LOW;
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_GPIO_EXTI_Falling_Callback+0x48>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	741a      	strb	r2, [r3, #16]
		Channel_0.debounce = 1;
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_GPIO_EXTI_Falling_Callback+0x48>)
 8001db4:	2201      	movs	r2, #1
 8001db6:	609a      	str	r2, [r3, #8]
	else if(GPIO_Pin == Channel_1.pin)
		{
			Channel_1.last_state =LOW;
			Channel_1.debounce = 1;
		}
}
 8001db8:	e00b      	b.n	8001dd2 <HAL_GPIO_EXTI_Falling_Callback+0x3e>
	else if(GPIO_Pin == Channel_1.pin)
 8001dba:	1dbb      	adds	r3, r7, #6
 8001dbc:	881a      	ldrh	r2, [r3, #0]
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d105      	bne.n	8001dd2 <HAL_GPIO_EXTI_Falling_Callback+0x3e>
			Channel_1.last_state =LOW;
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	741a      	strb	r2, [r3, #16]
			Channel_1.debounce = 1;
 8001dcc:	4b04      	ldr	r3, [pc, #16]	; (8001de0 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	609a      	str	r2, [r3, #8]
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b002      	add	sp, #8
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	2000002c 	.word	0x2000002c
 8001de0:	20000044 	.word	0x20000044

08001de4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001de8:	4b03      	ldr	r3, [pc, #12]	; (8001df8 <SystemInit+0x14>)
 8001dea:	2280      	movs	r2, #128	; 0x80
 8001dec:	0512      	lsls	r2, r2, #20
 8001dee:	609a      	str	r2, [r3, #8]
#endif
}
 8001df0:	46c0      	nop			; (mov r8, r8)
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001dfc:	480d      	ldr	r0, [pc, #52]	; (8001e34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001dfe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e00:	f7ff fff0 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e04:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e06:	e003      	b.n	8001e10 <LoopCopyDataInit>

08001e08 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001e0a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e0c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e0e:	3104      	adds	r1, #4

08001e10 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e10:	480a      	ldr	r0, [pc, #40]	; (8001e3c <LoopForever+0xa>)
  ldr r3, =_edata
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <LoopForever+0xe>)
  adds r2, r0, r1
 8001e14:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e16:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e18:	d3f6      	bcc.n	8001e08 <CopyDataInit>
  ldr r2, =_sbss
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <LoopForever+0x12>)
  b LoopFillZerobss
 8001e1c:	e002      	b.n	8001e24 <LoopFillZerobss>

08001e1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e1e:	2300      	movs	r3, #0
  str  r3, [r2]
 8001e20:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e22:	3204      	adds	r2, #4

08001e24 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001e24:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <LoopForever+0x16>)
  cmp r2, r3
 8001e26:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e28:	d3f9      	bcc.n	8001e1e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001e2a:	f002 ff29 	bl	8004c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e2e:	f7ff fad7 	bl	80013e0 <main>

08001e32 <LoopForever>:

LoopForever:
    b LoopForever
 8001e32:	e7fe      	b.n	8001e32 <LoopForever>
  ldr   r0, =_estack
 8001e34:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8001e38:	08004dc0 	.word	0x08004dc0
  ldr r0, =_sdata
 8001e3c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e40:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8001e44:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8001e48:	20000234 	.word	0x20000234

08001e4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e4c:	e7fe      	b.n	8001e4c <ADC1_IRQHandler>

08001e4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e54:	1dfb      	adds	r3, r7, #7
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	f000 f80e 	bl	8001e7c <HAL_InitTick>
 8001e60:	1e03      	subs	r3, r0, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001e64:	1dfb      	adds	r3, r7, #7
 8001e66:	2201      	movs	r2, #1
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	e001      	b.n	8001e70 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e6c:	f7ff fd48 	bl	8001900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
}
 8001e74:	0018      	movs	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	b002      	add	sp, #8
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e7c:	b590      	push	{r4, r7, lr}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e84:	230f      	movs	r3, #15
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <HAL_InitTick+0x88>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d02b      	beq.n	8001eec <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001e94:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <HAL_InitTick+0x8c>)
 8001e96:	681c      	ldr	r4, [r3, #0]
 8001e98:	4b1a      	ldr	r3, [pc, #104]	; (8001f04 <HAL_InitTick+0x88>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	23fa      	movs	r3, #250	; 0xfa
 8001ea0:	0098      	lsls	r0, r3, #2
 8001ea2:	f7fe f931 	bl	8000108 <__udivsi3>
 8001ea6:	0003      	movs	r3, r0
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	0020      	movs	r0, r4
 8001eac:	f7fe f92c 	bl	8000108 <__udivsi3>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f001 f8fb 	bl	80030ae <HAL_SYSTICK_Config>
 8001eb8:	1e03      	subs	r3, r0, #0
 8001eba:	d112      	bne.n	8001ee2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d80a      	bhi.n	8001ed8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	425b      	negs	r3, r3
 8001ec8:	2200      	movs	r2, #0
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f001 f8ca 	bl	8003064 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_InitTick+0x90>)
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	e00d      	b.n	8001ef4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001ed8:	230f      	movs	r3, #15
 8001eda:	18fb      	adds	r3, r7, r3
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
 8001ee0:	e008      	b.n	8001ef4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	701a      	strb	r2, [r3, #0]
 8001eea:	e003      	b.n	8001ef4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001eec:	230f      	movs	r3, #15
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001ef4:	230f      	movs	r3, #15
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	781b      	ldrb	r3, [r3, #0]
}
 8001efa:	0018      	movs	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	b005      	add	sp, #20
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	20000064 	.word	0x20000064
 8001f08:	2000005c 	.word	0x2000005c
 8001f0c:	20000060 	.word	0x20000060

08001f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f14:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <HAL_IncTick+0x1c>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	001a      	movs	r2, r3
 8001f1a:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_IncTick+0x20>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	18d2      	adds	r2, r2, r3
 8001f20:	4b03      	ldr	r3, [pc, #12]	; (8001f30 <HAL_IncTick+0x20>)
 8001f22:	601a      	str	r2, [r3, #0]
}
 8001f24:	46c0      	nop			; (mov r8, r8)
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			; (mov r8, r8)
 8001f2c:	20000064 	.word	0x20000064
 8001f30:	20000230 	.word	0x20000230

08001f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  return uwTick;
 8001f38:	4b02      	ldr	r3, [pc, #8]	; (8001f44 <HAL_GetTick+0x10>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	20000230 	.word	0x20000230

08001f48 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a05      	ldr	r2, [pc, #20]	; (8001f6c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001f58:	401a      	ands	r2, r3
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	601a      	str	r2, [r3, #0]
}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	ff3fffff 	.word	0xff3fffff

08001f70 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	23c0      	movs	r3, #192	; 0xc0
 8001f7e:	041b      	lsls	r3, r3, #16
 8001f80:	4013      	ands	r3, r2
}
 8001f82:	0018      	movs	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	b002      	add	sp, #8
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b084      	sub	sp, #16
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	2104      	movs	r1, #4
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	2107      	movs	r1, #7
 8001fa2:	4091      	lsls	r1, r2
 8001fa4:	000a      	movs	r2, r1
 8001fa6:	43d2      	mvns	r2, r2
 8001fa8:	401a      	ands	r2, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2104      	movs	r1, #4
 8001fae:	400b      	ands	r3, r1
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4099      	lsls	r1, r3
 8001fb4:	000b      	movs	r3, r1
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001fbc:	46c0      	nop			; (mov r8, r8)
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b004      	add	sp, #16
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	2104      	movs	r1, #4
 8001fd6:	400a      	ands	r2, r1
 8001fd8:	2107      	movs	r1, #7
 8001fda:	4091      	lsls	r1, r2
 8001fdc:	000a      	movs	r2, r1
 8001fde:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	2104      	movs	r1, #4
 8001fe4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001fe6:	40da      	lsrs	r2, r3
 8001fe8:	0013      	movs	r3, r2
}
 8001fea:	0018      	movs	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b002      	add	sp, #8
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	23c0      	movs	r3, #192	; 0xc0
 8002000:	011b      	lsls	r3, r3, #4
 8002002:	4013      	ands	r3, r2
 8002004:	d101      	bne.n	800200a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800200a:	2300      	movs	r3, #0
}
 800200c:	0018      	movs	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	b002      	add	sp, #8
 8002012:	bd80      	pop	{r7, pc}

08002014 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	211f      	movs	r1, #31
 8002028:	400a      	ands	r2, r1
 800202a:	210f      	movs	r1, #15
 800202c:	4091      	lsls	r1, r2
 800202e:	000a      	movs	r2, r1
 8002030:	43d2      	mvns	r2, r2
 8002032:	401a      	ands	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	0e9b      	lsrs	r3, r3, #26
 8002038:	210f      	movs	r1, #15
 800203a:	4019      	ands	r1, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	201f      	movs	r0, #31
 8002040:	4003      	ands	r3, r0
 8002042:	4099      	lsls	r1, r3
 8002044:	000b      	movs	r3, r1
 8002046:	431a      	orrs	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800204c:	46c0      	nop			; (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b004      	add	sp, #16
 8002052:	bd80      	pop	{r7, pc}

08002054 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	025b      	lsls	r3, r3, #9
 8002066:	0a5b      	lsrs	r3, r3, #9
 8002068:	431a      	orrs	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	46bd      	mov	sp, r7
 8002072:	b002      	add	sp, #8
 8002074:	bd80      	pop	{r7, pc}

08002076 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	0252      	lsls	r2, r2, #9
 8002088:	0a52      	lsrs	r2, r2, #9
 800208a:	43d2      	mvns	r2, r2
 800208c:	401a      	ands	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	46bd      	mov	sp, r7
 8002096:	b002      	add	sp, #8
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	0212      	lsls	r2, r2, #8
 80020b0:	43d2      	mvns	r2, r2
 80020b2:	401a      	ands	r2, r3
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	021b      	lsls	r3, r3, #8
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	400b      	ands	r3, r1
 80020bc:	4904      	ldr	r1, [pc, #16]	; (80020d0 <LL_ADC_SetChannelSamplingTime+0x34>)
 80020be:	400b      	ands	r3, r1
 80020c0:	431a      	orrs	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	46bd      	mov	sp, r7
 80020ca:	b004      	add	sp, #16
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	7fffff00 	.word	0x7fffff00

080020d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <LL_ADC_EnableInternalRegulator+0x24>)
 80020e2:	4013      	ands	r3, r2
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	0552      	lsls	r2, r2, #21
 80020e8:	431a      	orrs	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	46c0      	nop			; (mov r8, r8)
 80020f8:	6fffffe8 	.word	0x6fffffe8

080020fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	055b      	lsls	r3, r3, #21
 800210c:	401a      	ands	r2, r3
 800210e:	2380      	movs	r3, #128	; 0x80
 8002110:	055b      	lsls	r3, r3, #21
 8002112:	429a      	cmp	r2, r3
 8002114:	d101      	bne.n	800211a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800211a:	2300      	movs	r3, #0
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b002      	add	sp, #8
 8002122:	bd80      	pop	{r7, pc}

08002124 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4a04      	ldr	r2, [pc, #16]	; (8002144 <LL_ADC_Enable+0x20>)
 8002132:	4013      	ands	r3, r2
 8002134:	2201      	movs	r2, #1
 8002136:	431a      	orrs	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800213c:	46c0      	nop			; (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b002      	add	sp, #8
 8002142:	bd80      	pop	{r7, pc}
 8002144:	7fffffe8 	.word	0x7fffffe8

08002148 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a04      	ldr	r2, [pc, #16]	; (8002168 <LL_ADC_Disable+0x20>)
 8002156:	4013      	ands	r3, r2
 8002158:	2202      	movs	r2, #2
 800215a:	431a      	orrs	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002160:	46c0      	nop			; (mov r8, r8)
 8002162:	46bd      	mov	sp, r7
 8002164:	b002      	add	sp, #8
 8002166:	bd80      	pop	{r7, pc}
 8002168:	7fffffe8 	.word	0x7fffffe8

0800216c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	2201      	movs	r2, #1
 800217a:	4013      	ands	r3, r2
 800217c:	2b01      	cmp	r3, #1
 800217e:	d101      	bne.n	8002184 <LL_ADC_IsEnabled+0x18>
 8002180:	2301      	movs	r3, #1
 8002182:	e000      	b.n	8002186 <LL_ADC_IsEnabled+0x1a>
 8002184:	2300      	movs	r3, #0
}
 8002186:	0018      	movs	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	b002      	add	sp, #8
 800218c:	bd80      	pop	{r7, pc}

0800218e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2202      	movs	r2, #2
 800219c:	4013      	ands	r3, r2
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d101      	bne.n	80021a6 <LL_ADC_IsDisableOngoing+0x18>
 80021a2:	2301      	movs	r3, #1
 80021a4:	e000      	b.n	80021a8 <LL_ADC_IsDisableOngoing+0x1a>
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	0018      	movs	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	b002      	add	sp, #8
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	4a04      	ldr	r2, [pc, #16]	; (80021d0 <LL_ADC_REG_StartConversion+0x20>)
 80021be:	4013      	ands	r3, r2
 80021c0:	2204      	movs	r2, #4
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021c8:	46c0      	nop			; (mov r8, r8)
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b002      	add	sp, #8
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	7fffffe8 	.word	0x7fffffe8

080021d4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	4a04      	ldr	r2, [pc, #16]	; (80021f4 <LL_ADC_REG_StopConversion+0x20>)
 80021e2:	4013      	ands	r3, r2
 80021e4:	2210      	movs	r2, #16
 80021e6:	431a      	orrs	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80021ec:	46c0      	nop			; (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b002      	add	sp, #8
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	7fffffe8 	.word	0x7fffffe8

080021f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2204      	movs	r2, #4
 8002206:	4013      	ands	r3, r2
 8002208:	2b04      	cmp	r3, #4
 800220a:	d101      	bne.n	8002210 <LL_ADC_REG_IsConversionOngoing+0x18>
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002210:	2300      	movs	r3, #0
}
 8002212:	0018      	movs	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	b002      	add	sp, #8
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002224:	231f      	movs	r3, #31
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e17e      	b.n	8002540 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10a      	bne.n	8002260 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0018      	movs	r0, r3
 800224e:	f7ff fb7b 	bl	8001948 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2254      	movs	r2, #84	; 0x54
 800225c:	2100      	movs	r1, #0
 800225e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	0018      	movs	r0, r3
 8002266:	f7ff ff49 	bl	80020fc <LL_ADC_IsInternalRegulatorEnabled>
 800226a:	1e03      	subs	r3, r0, #0
 800226c:	d114      	bne.n	8002298 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	0018      	movs	r0, r3
 8002274:	f7ff ff2e 	bl	80020d4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002278:	4bb3      	ldr	r3, [pc, #716]	; (8002548 <HAL_ADC_Init+0x32c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	49b3      	ldr	r1, [pc, #716]	; (800254c <HAL_ADC_Init+0x330>)
 800227e:	0018      	movs	r0, r3
 8002280:	f7fd ff42 	bl	8000108 <__udivsi3>
 8002284:	0003      	movs	r3, r0
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800228a:	e002      	b.n	8002292 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3b01      	subs	r3, #1
 8002290:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1f9      	bne.n	800228c <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	0018      	movs	r0, r3
 800229e:	f7ff ff2d 	bl	80020fc <LL_ADC_IsInternalRegulatorEnabled>
 80022a2:	1e03      	subs	r3, r0, #0
 80022a4:	d10f      	bne.n	80022c6 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022aa:	2210      	movs	r2, #16
 80022ac:	431a      	orrs	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b6:	2201      	movs	r2, #1
 80022b8:	431a      	orrs	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80022be:	231f      	movs	r3, #31
 80022c0:	18fb      	adds	r3, r7, r3
 80022c2:	2201      	movs	r2, #1
 80022c4:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f7ff ff94 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 80022d0:	0003      	movs	r3, r0
 80022d2:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d8:	2210      	movs	r2, #16
 80022da:	4013      	ands	r3, r2
 80022dc:	d000      	beq.n	80022e0 <HAL_ADC_Init+0xc4>
 80022de:	e122      	b.n	8002526 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d000      	beq.n	80022e8 <HAL_ADC_Init+0xcc>
 80022e6:	e11e      	b.n	8002526 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ec:	4a98      	ldr	r2, [pc, #608]	; (8002550 <HAL_ADC_Init+0x334>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	2202      	movs	r2, #2
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7ff ff35 	bl	800216c <LL_ADC_IsEnabled>
 8002302:	1e03      	subs	r3, r0, #0
 8002304:	d000      	beq.n	8002308 <HAL_ADC_Init+0xec>
 8002306:	e0ad      	b.n	8002464 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	7e1b      	ldrb	r3, [r3, #24]
 8002310:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002312:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	7e5b      	ldrb	r3, [r3, #25]
 8002318:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800231a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	7e9b      	ldrb	r3, [r3, #26]
 8002320:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002322:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002328:	2b00      	cmp	r3, #0
 800232a:	d002      	beq.n	8002332 <HAL_ADC_Init+0x116>
 800232c:	2380      	movs	r3, #128	; 0x80
 800232e:	015b      	lsls	r3, r3, #5
 8002330:	e000      	b.n	8002334 <HAL_ADC_Init+0x118>
 8002332:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002334:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800233a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	2b00      	cmp	r3, #0
 8002342:	da04      	bge.n	800234e <HAL_ADC_Init+0x132>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	085b      	lsrs	r3, r3, #1
 800234c:	e001      	b.n	8002352 <HAL_ADC_Init+0x136>
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8002352:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	212c      	movs	r1, #44	; 0x2c
 8002358:	5c5b      	ldrb	r3, [r3, r1]
 800235a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800235c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2220      	movs	r2, #32
 8002368:	5c9b      	ldrb	r3, [r3, r2]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d115      	bne.n	800239a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7e9b      	ldrb	r3, [r3, #26]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d105      	bne.n	8002382 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	2280      	movs	r2, #128	; 0x80
 800237a:	0252      	lsls	r2, r2, #9
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
 8002380:	e00b      	b.n	800239a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002386:	2220      	movs	r2, #32
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002392:	2201      	movs	r2, #1
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023a6:	23e0      	movs	r3, #224	; 0xe0
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80023b0:	4313      	orrs	r3, r2
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	4a65      	ldr	r2, [pc, #404]	; (8002554 <HAL_ADC_Init+0x338>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	0019      	movs	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	0f9b      	lsrs	r3, r3, #30
 80023d4:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80023da:	4313      	orrs	r3, r2
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	4313      	orrs	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	223c      	movs	r2, #60	; 0x3c
 80023e6:	5c9b      	ldrb	r3, [r3, r2]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d111      	bne.n	8002410 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	0f9b      	lsrs	r3, r3, #30
 80023f2:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80023f8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80023fe:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002404:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	4313      	orrs	r3, r2
 800240a:	2201      	movs	r2, #1
 800240c:	4313      	orrs	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	4a50      	ldr	r2, [pc, #320]	; (8002558 <HAL_ADC_Init+0x33c>)
 8002418:	4013      	ands	r3, r2
 800241a:	0019      	movs	r1, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	430a      	orrs	r2, r1
 8002424:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	23c0      	movs	r3, #192	; 0xc0
 800242c:	061b      	lsls	r3, r3, #24
 800242e:	429a      	cmp	r2, r3
 8002430:	d018      	beq.n	8002464 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002436:	2380      	movs	r3, #128	; 0x80
 8002438:	05db      	lsls	r3, r3, #23
 800243a:	429a      	cmp	r2, r3
 800243c:	d012      	beq.n	8002464 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002442:	2380      	movs	r3, #128	; 0x80
 8002444:	061b      	lsls	r3, r3, #24
 8002446:	429a      	cmp	r2, r3
 8002448:	d00c      	beq.n	8002464 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800244a:	4b44      	ldr	r3, [pc, #272]	; (800255c <HAL_ADC_Init+0x340>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a44      	ldr	r2, [pc, #272]	; (8002560 <HAL_ADC_Init+0x344>)
 8002450:	4013      	ands	r3, r2
 8002452:	0019      	movs	r1, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	23f0      	movs	r3, #240	; 0xf0
 800245a:	039b      	lsls	r3, r3, #14
 800245c:	401a      	ands	r2, r3
 800245e:	4b3f      	ldr	r3, [pc, #252]	; (800255c <HAL_ADC_Init+0x340>)
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800246c:	001a      	movs	r2, r3
 800246e:	2100      	movs	r1, #0
 8002470:	f7ff fd8b 	bl	8001f8a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6818      	ldr	r0, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800247c:	4939      	ldr	r1, [pc, #228]	; (8002564 <HAL_ADC_Init+0x348>)
 800247e:	001a      	movs	r2, r3
 8002480:	f7ff fd83 	bl	8001f8a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d109      	bne.n	80024a0 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2110      	movs	r1, #16
 8002498:	4249      	negs	r1, r1
 800249a:	430a      	orrs	r2, r1
 800249c:	629a      	str	r2, [r3, #40]	; 0x28
 800249e:	e018      	b.n	80024d2 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	2380      	movs	r3, #128	; 0x80
 80024a6:	039b      	lsls	r3, r3, #14
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d112      	bne.n	80024d2 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	221c      	movs	r2, #28
 80024bc:	4013      	ands	r3, r2
 80024be:	2210      	movs	r2, #16
 80024c0:	4252      	negs	r2, r2
 80024c2:	409a      	lsls	r2, r3
 80024c4:	0011      	movs	r1, r2
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2100      	movs	r1, #0
 80024d8:	0018      	movs	r0, r3
 80024da:	f7ff fd73 	bl	8001fc4 <LL_ADC_GetSamplingTimeCommonChannels>
 80024de:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d10b      	bne.n	8002500 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f2:	2203      	movs	r2, #3
 80024f4:	4393      	bics	r3, r2
 80024f6:	2201      	movs	r2, #1
 80024f8:	431a      	orrs	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80024fe:	e01c      	b.n	800253a <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002504:	2212      	movs	r2, #18
 8002506:	4393      	bics	r3, r2
 8002508:	2210      	movs	r2, #16
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002514:	2201      	movs	r2, #1
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800251c:	231f      	movs	r3, #31
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2201      	movs	r2, #1
 8002522:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002524:	e009      	b.n	800253a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252a:	2210      	movs	r2, #16
 800252c:	431a      	orrs	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002532:	231f      	movs	r3, #31
 8002534:	18fb      	adds	r3, r7, r3
 8002536:	2201      	movs	r2, #1
 8002538:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800253a:	231f      	movs	r3, #31
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	781b      	ldrb	r3, [r3, #0]
}
 8002540:	0018      	movs	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	b008      	add	sp, #32
 8002546:	bd80      	pop	{r7, pc}
 8002548:	2000005c 	.word	0x2000005c
 800254c:	00030d40 	.word	0x00030d40
 8002550:	fffffefd 	.word	0xfffffefd
 8002554:	ffde0201 	.word	0xffde0201
 8002558:	1ffffc02 	.word	0x1ffffc02
 800255c:	40012708 	.word	0x40012708
 8002560:	ffc3ffff 	.word	0xffc3ffff
 8002564:	7fffff04 	.word	0x7fffff04

08002568 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002568:	b5b0      	push	{r4, r5, r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	0018      	movs	r0, r3
 8002576:	f7ff fe3f 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 800257a:	1e03      	subs	r3, r0, #0
 800257c:	d15f      	bne.n	800263e <HAL_ADC_Start_IT+0xd6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2254      	movs	r2, #84	; 0x54
 8002582:	5c9b      	ldrb	r3, [r3, r2]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_ADC_Start_IT+0x24>
 8002588:	2302      	movs	r3, #2
 800258a:	e05f      	b.n	800264c <HAL_ADC_Start_IT+0xe4>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2254      	movs	r2, #84	; 0x54
 8002590:	2101      	movs	r1, #1
 8002592:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002594:	250f      	movs	r5, #15
 8002596:	197c      	adds	r4, r7, r5
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	0018      	movs	r0, r3
 800259c:	f000 fb52 	bl	8002c44 <ADC_Enable>
 80025a0:	0003      	movs	r3, r0
 80025a2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025a4:	197b      	adds	r3, r7, r5
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d143      	bne.n	8002634 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b0:	4a28      	ldr	r2, [pc, #160]	; (8002654 <HAL_ADC_Start_IT+0xec>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	2280      	movs	r2, #128	; 0x80
 80025b6:	0052      	lsls	r2, r2, #1
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	221c      	movs	r2, #28
 80025ca:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2254      	movs	r2, #84	; 0x54
 80025d0:	2100      	movs	r1, #0
 80025d2:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	211c      	movs	r1, #28
 80025e0:	438a      	bics	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d108      	bne.n	80025fe <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2108      	movs	r1, #8
 80025f8:	430a      	orrs	r2, r1
 80025fa:	605a      	str	r2, [r3, #4]
          break;
 80025fc:	e008      	b.n	8002610 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2104      	movs	r1, #4
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
          break;
 800260e:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	2b00      	cmp	r3, #0
 8002616:	d107      	bne.n	8002628 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2110      	movs	r1, #16
 8002624:	430a      	orrs	r2, r1
 8002626:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	0018      	movs	r0, r3
 800262e:	f7ff fdbf 	bl	80021b0 <LL_ADC_REG_StartConversion>
 8002632:	e008      	b.n	8002646 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2254      	movs	r2, #84	; 0x54
 8002638:	2100      	movs	r1, #0
 800263a:	5499      	strb	r1, [r3, r2]
 800263c:	e003      	b.n	8002646 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800263e:	230f      	movs	r3, #15
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	2202      	movs	r2, #2
 8002644:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002646:	230f      	movs	r3, #15
 8002648:	18fb      	adds	r3, r7, r3
 800264a:	781b      	ldrb	r3, [r3, #0]
}
 800264c:	0018      	movs	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	b004      	add	sp, #16
 8002652:	bdb0      	pop	{r4, r5, r7, pc}
 8002654:	fffff0fe 	.word	0xfffff0fe

08002658 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8002658:	b5b0      	push	{r4, r5, r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2254      	movs	r2, #84	; 0x54
 8002664:	5c9b      	ldrb	r3, [r3, r2]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_ADC_Stop_IT+0x16>
 800266a:	2302      	movs	r3, #2
 800266c:	e033      	b.n	80026d6 <HAL_ADC_Stop_IT+0x7e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2254      	movs	r2, #84	; 0x54
 8002672:	2101      	movs	r1, #1
 8002674:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002676:	250f      	movs	r5, #15
 8002678:	197c      	adds	r4, r7, r5
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	0018      	movs	r0, r3
 800267e:	f000 faa5 	bl	8002bcc <ADC_ConversionStop>
 8002682:	0003      	movs	r3, r0
 8002684:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002686:	0028      	movs	r0, r5
 8002688:	183b      	adds	r3, r7, r0
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d11b      	bne.n	80026c8 <HAL_ADC_Stop_IT+0x70>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	211c      	movs	r1, #28
 800269c:	438a      	bics	r2, r1
 800269e:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80026a0:	0005      	movs	r5, r0
 80026a2:	183c      	adds	r4, r7, r0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	0018      	movs	r0, r3
 80026a8:	f000 fb4a 	bl	8002d40 <ADC_Disable>
 80026ac:	0003      	movs	r3, r0
 80026ae:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80026b0:	197b      	adds	r3, r7, r5
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d107      	bne.n	80026c8 <HAL_ADC_Stop_IT+0x70>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	4a08      	ldr	r2, [pc, #32]	; (80026e0 <HAL_ADC_Stop_IT+0x88>)
 80026be:	4013      	ands	r3, r2
 80026c0:	2201      	movs	r2, #1
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2254      	movs	r2, #84	; 0x54
 80026cc:	2100      	movs	r1, #0
 80026ce:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80026d0:	230f      	movs	r3, #15
 80026d2:	18fb      	adds	r3, r7, r3
 80026d4:	781b      	ldrb	r3, [r3, #0]
}
 80026d6:	0018      	movs	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	b004      	add	sp, #16
 80026dc:	bdb0      	pop	{r4, r5, r7, pc}
 80026de:	46c0      	nop			; (mov r8, r8)
 80026e0:	fffffefe 	.word	0xfffffefe

080026e4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80026e4:	b5b0      	push	{r4, r5, r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7ff fd7f 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 80026fa:	1e03      	subs	r3, r0, #0
 80026fc:	d16c      	bne.n	80027d8 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2254      	movs	r2, #84	; 0x54
 8002702:	5c9b      	ldrb	r3, [r3, r2]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_ADC_Start_DMA+0x28>
 8002708:	2302      	movs	r3, #2
 800270a:	e06c      	b.n	80027e6 <HAL_ADC_Start_DMA+0x102>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2254      	movs	r2, #84	; 0x54
 8002710:	2101      	movs	r1, #1
 8002712:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	4013      	ands	r3, r2
 800271e:	d113      	bne.n	8002748 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff fd21 	bl	800216c <LL_ADC_IsEnabled>
 800272a:	1e03      	subs	r3, r0, #0
 800272c:	d004      	beq.n	8002738 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	0018      	movs	r0, r3
 8002734:	f7ff fd08 	bl	8002148 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2101      	movs	r1, #1
 8002744:	430a      	orrs	r2, r1
 8002746:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002748:	2517      	movs	r5, #23
 800274a:	197c      	adds	r4, r7, r5
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	0018      	movs	r0, r3
 8002750:	f000 fa78 	bl	8002c44 <ADC_Enable>
 8002754:	0003      	movs	r3, r0
 8002756:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002758:	002c      	movs	r4, r5
 800275a:	193b      	adds	r3, r7, r4
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d13e      	bne.n	80027e0 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002766:	4a22      	ldr	r2, [pc, #136]	; (80027f0 <HAL_ADC_Start_DMA+0x10c>)
 8002768:	4013      	ands	r3, r2
 800276a:	2280      	movs	r2, #128	; 0x80
 800276c:	0052      	lsls	r2, r2, #1
 800276e:	431a      	orrs	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800277e:	4a1d      	ldr	r2, [pc, #116]	; (80027f4 <HAL_ADC_Start_DMA+0x110>)
 8002780:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002786:	4a1c      	ldr	r2, [pc, #112]	; (80027f8 <HAL_ADC_Start_DMA+0x114>)
 8002788:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800278e:	4a1b      	ldr	r2, [pc, #108]	; (80027fc <HAL_ADC_Start_DMA+0x118>)
 8002790:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	221c      	movs	r2, #28
 8002798:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2254      	movs	r2, #84	; 0x54
 800279e:	2100      	movs	r1, #0
 80027a0:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2110      	movs	r1, #16
 80027ae:	430a      	orrs	r2, r1
 80027b0:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	3340      	adds	r3, #64	; 0x40
 80027bc:	0019      	movs	r1, r3
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	193c      	adds	r4, r7, r4
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f000 fd0a 	bl	80031dc <HAL_DMA_Start_IT>
 80027c8:	0003      	movs	r3, r0
 80027ca:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f7ff fced 	bl	80021b0 <LL_ADC_REG_StartConversion>
 80027d6:	e003      	b.n	80027e0 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027d8:	2317      	movs	r3, #23
 80027da:	18fb      	adds	r3, r7, r3
 80027dc:	2202      	movs	r2, #2
 80027de:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80027e0:	2317      	movs	r3, #23
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	781b      	ldrb	r3, [r3, #0]
}
 80027e6:	0018      	movs	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b006      	add	sp, #24
 80027ec:	bdb0      	pop	{r4, r5, r7, pc}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	fffff0fe 	.word	0xfffff0fe
 80027f4:	08002df1 	.word	0x08002df1
 80027f8:	08002eb9 	.word	0x08002eb9
 80027fc:	08002ed7 	.word	0x08002ed7

08002800 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002808:	46c0      	nop			; (mov r8, r8)
 800280a:	46bd      	mov	sp, r7
 800280c:	b002      	add	sp, #8
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b002      	add	sp, #8
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800282a:	2317      	movs	r3, #23
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2254      	movs	r2, #84	; 0x54
 800283a:	5c9b      	ldrb	r3, [r3, r2]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d101      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x24>
 8002840:	2302      	movs	r3, #2
 8002842:	e1be      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x3a2>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2254      	movs	r2, #84	; 0x54
 8002848:	2101      	movs	r1, #1
 800284a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	0018      	movs	r0, r3
 8002852:	f7ff fcd1 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 8002856:	1e03      	subs	r3, r0, #0
 8002858:	d000      	beq.n	800285c <HAL_ADC_ConfigChannel+0x3c>
 800285a:	e1a1      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d100      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x46>
 8002864:	e152      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691a      	ldr	r2, [r3, #16]
 800286a:	2380      	movs	r3, #128	; 0x80
 800286c:	061b      	lsls	r3, r3, #24
 800286e:	429a      	cmp	r2, r3
 8002870:	d004      	beq.n	800287c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002876:	4ac2      	ldr	r2, [pc, #776]	; (8002b80 <HAL_ADC_ConfigChannel+0x360>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d108      	bne.n	800288e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	0019      	movs	r1, r3
 8002886:	0010      	movs	r0, r2
 8002888:	f7ff fbe4 	bl	8002054 <LL_ADC_REG_SetSequencerChAdd>
 800288c:	e0ed      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	211f      	movs	r1, #31
 8002898:	400b      	ands	r3, r1
 800289a:	210f      	movs	r1, #15
 800289c:	4099      	lsls	r1, r3
 800289e:	000b      	movs	r3, r1
 80028a0:	43db      	mvns	r3, r3
 80028a2:	4013      	ands	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	025b      	lsls	r3, r3, #9
 80028ac:	0a5b      	lsrs	r3, r3, #9
 80028ae:	d105      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x9c>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0e9b      	lsrs	r3, r3, #26
 80028b6:	221f      	movs	r2, #31
 80028b8:	4013      	ands	r3, r2
 80028ba:	e0bc      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2201      	movs	r2, #1
 80028c2:	4013      	ands	r3, r2
 80028c4:	d000      	beq.n	80028c8 <HAL_ADC_ConfigChannel+0xa8>
 80028c6:	e0b5      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x214>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2202      	movs	r2, #2
 80028ce:	4013      	ands	r3, r2
 80028d0:	d000      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0xb4>
 80028d2:	e0ad      	b.n	8002a30 <HAL_ADC_ConfigChannel+0x210>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2204      	movs	r2, #4
 80028da:	4013      	ands	r3, r2
 80028dc:	d000      	beq.n	80028e0 <HAL_ADC_ConfigChannel+0xc0>
 80028de:	e0a5      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x20c>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2208      	movs	r2, #8
 80028e6:	4013      	ands	r3, r2
 80028e8:	d000      	beq.n	80028ec <HAL_ADC_ConfigChannel+0xcc>
 80028ea:	e09d      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x208>
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2210      	movs	r2, #16
 80028f2:	4013      	ands	r3, r2
 80028f4:	d000      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0xd8>
 80028f6:	e095      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x204>
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2220      	movs	r2, #32
 80028fe:	4013      	ands	r3, r2
 8002900:	d000      	beq.n	8002904 <HAL_ADC_ConfigChannel+0xe4>
 8002902:	e08d      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x200>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2240      	movs	r2, #64	; 0x40
 800290a:	4013      	ands	r3, r2
 800290c:	d000      	beq.n	8002910 <HAL_ADC_ConfigChannel+0xf0>
 800290e:	e085      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x1fc>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2280      	movs	r2, #128	; 0x80
 8002916:	4013      	ands	r3, r2
 8002918:	d000      	beq.n	800291c <HAL_ADC_ConfigChannel+0xfc>
 800291a:	e07d      	b.n	8002a18 <HAL_ADC_ConfigChannel+0x1f8>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	2380      	movs	r3, #128	; 0x80
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4013      	ands	r3, r2
 8002926:	d000      	beq.n	800292a <HAL_ADC_ConfigChannel+0x10a>
 8002928:	e074      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x1f4>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	2380      	movs	r3, #128	; 0x80
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4013      	ands	r3, r2
 8002934:	d000      	beq.n	8002938 <HAL_ADC_ConfigChannel+0x118>
 8002936:	e06b      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x1f0>
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	2380      	movs	r3, #128	; 0x80
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4013      	ands	r3, r2
 8002942:	d000      	beq.n	8002946 <HAL_ADC_ConfigChannel+0x126>
 8002944:	e062      	b.n	8002a0c <HAL_ADC_ConfigChannel+0x1ec>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	2380      	movs	r3, #128	; 0x80
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	4013      	ands	r3, r2
 8002950:	d000      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x134>
 8002952:	e059      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x1e8>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	015b      	lsls	r3, r3, #5
 800295c:	4013      	ands	r3, r2
 800295e:	d151      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x1e4>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	019b      	lsls	r3, r3, #6
 8002968:	4013      	ands	r3, r2
 800296a:	d149      	bne.n	8002a00 <HAL_ADC_ConfigChannel+0x1e0>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	01db      	lsls	r3, r3, #7
 8002974:	4013      	ands	r3, r2
 8002976:	d141      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x1dc>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	4013      	ands	r3, r2
 8002982:	d139      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x1d8>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	2380      	movs	r3, #128	; 0x80
 800298a:	025b      	lsls	r3, r3, #9
 800298c:	4013      	ands	r3, r2
 800298e:	d131      	bne.n	80029f4 <HAL_ADC_ConfigChannel+0x1d4>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	2380      	movs	r3, #128	; 0x80
 8002996:	029b      	lsls	r3, r3, #10
 8002998:	4013      	ands	r3, r2
 800299a:	d129      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x1d0>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2380      	movs	r3, #128	; 0x80
 80029a2:	02db      	lsls	r3, r3, #11
 80029a4:	4013      	ands	r3, r2
 80029a6:	d121      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x1cc>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	2380      	movs	r3, #128	; 0x80
 80029ae:	031b      	lsls	r3, r3, #12
 80029b0:	4013      	ands	r3, r2
 80029b2:	d119      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x1c8>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	2380      	movs	r3, #128	; 0x80
 80029ba:	035b      	lsls	r3, r3, #13
 80029bc:	4013      	ands	r3, r2
 80029be:	d111      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1c4>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	2380      	movs	r3, #128	; 0x80
 80029c6:	039b      	lsls	r3, r3, #14
 80029c8:	4013      	ands	r3, r2
 80029ca:	d109      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x1c0>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	2380      	movs	r3, #128	; 0x80
 80029d2:	03db      	lsls	r3, r3, #15
 80029d4:	4013      	ands	r3, r2
 80029d6:	d001      	beq.n	80029dc <HAL_ADC_ConfigChannel+0x1bc>
 80029d8:	2316      	movs	r3, #22
 80029da:	e02c      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029dc:	2300      	movs	r3, #0
 80029de:	e02a      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029e0:	2315      	movs	r3, #21
 80029e2:	e028      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029e4:	2314      	movs	r3, #20
 80029e6:	e026      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029e8:	2313      	movs	r3, #19
 80029ea:	e024      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029ec:	2312      	movs	r3, #18
 80029ee:	e022      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029f0:	2311      	movs	r3, #17
 80029f2:	e020      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029f4:	2310      	movs	r3, #16
 80029f6:	e01e      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029f8:	230f      	movs	r3, #15
 80029fa:	e01c      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 80029fc:	230e      	movs	r3, #14
 80029fe:	e01a      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a00:	230d      	movs	r3, #13
 8002a02:	e018      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a04:	230c      	movs	r3, #12
 8002a06:	e016      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a08:	230b      	movs	r3, #11
 8002a0a:	e014      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a0c:	230a      	movs	r3, #10
 8002a0e:	e012      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a10:	2309      	movs	r3, #9
 8002a12:	e010      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a14:	2308      	movs	r3, #8
 8002a16:	e00e      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a18:	2307      	movs	r3, #7
 8002a1a:	e00c      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a1c:	2306      	movs	r3, #6
 8002a1e:	e00a      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a20:	2305      	movs	r3, #5
 8002a22:	e008      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a24:	2304      	movs	r3, #4
 8002a26:	e006      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e004      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e002      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x216>
 8002a34:	2300      	movs	r3, #0
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	6852      	ldr	r2, [r2, #4]
 8002a3a:	201f      	movs	r0, #31
 8002a3c:	4002      	ands	r2, r0
 8002a3e:	4093      	lsls	r3, r2
 8002a40:	000a      	movs	r2, r1
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	089b      	lsrs	r3, r3, #2
 8002a4e:	1c5a      	adds	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d808      	bhi.n	8002a6a <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6859      	ldr	r1, [r3, #4]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	001a      	movs	r2, r3
 8002a66:	f7ff fad5 	bl	8002014 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6819      	ldr	r1, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	001a      	movs	r2, r3
 8002a78:	f7ff fb10 	bl	800209c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	db00      	blt.n	8002a86 <HAL_ADC_ConfigChannel+0x266>
 8002a84:	e096      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a86:	4b3f      	ldr	r3, [pc, #252]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f7ff fa71 	bl	8001f70 <LL_ADC_GetCommonPathInternalCh>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a3c      	ldr	r2, [pc, #240]	; (8002b88 <HAL_ADC_ConfigChannel+0x368>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d123      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	041b      	lsls	r3, r3, #16
 8002aa2:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002aa4:	d11e      	bne.n	8002ae4 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	2280      	movs	r2, #128	; 0x80
 8002aaa:	0412      	lsls	r2, r2, #16
 8002aac:	4313      	orrs	r3, r2
 8002aae:	4a35      	ldr	r2, [pc, #212]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002ab0:	0019      	movs	r1, r3
 8002ab2:	0010      	movs	r0, r2
 8002ab4:	f7ff fa48 	bl	8001f48 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002ab8:	4b34      	ldr	r3, [pc, #208]	; (8002b8c <HAL_ADC_ConfigChannel+0x36c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4934      	ldr	r1, [pc, #208]	; (8002b90 <HAL_ADC_ConfigChannel+0x370>)
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f7fd fb22 	bl	8000108 <__udivsi3>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	0013      	movs	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	189b      	adds	r3, r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ad4:	e002      	b.n	8002adc <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f9      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ae2:	e067      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a2a      	ldr	r2, [pc, #168]	; (8002b94 <HAL_ADC_ConfigChannel+0x374>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d162      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	03db      	lsls	r3, r3, #15
 8002af4:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002af6:	d15d      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	03d2      	lsls	r2, r2, #15
 8002afe:	4313      	orrs	r3, r2
 8002b00:	4a20      	ldr	r2, [pc, #128]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002b02:	0019      	movs	r1, r3
 8002b04:	0010      	movs	r0, r2
 8002b06:	f7ff fa1f 	bl	8001f48 <LL_ADC_SetCommonPathInternalCh>
 8002b0a:	e053      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	691a      	ldr	r2, [r3, #16]
 8002b10:	2380      	movs	r3, #128	; 0x80
 8002b12:	061b      	lsls	r3, r3, #24
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d004      	beq.n	8002b22 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002b1c:	4a18      	ldr	r2, [pc, #96]	; (8002b80 <HAL_ADC_ConfigChannel+0x360>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d107      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	0010      	movs	r0, r2
 8002b2e:	f7ff faa2 	bl	8002076 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	da3c      	bge.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b3a:	4b12      	ldr	r3, [pc, #72]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f7ff fa17 	bl	8001f70 <LL_ADC_GetCommonPathInternalCh>
 8002b42:	0003      	movs	r3, r0
 8002b44:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a0f      	ldr	r2, [pc, #60]	; (8002b88 <HAL_ADC_ConfigChannel+0x368>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d108      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	4a11      	ldr	r2, [pc, #68]	; (8002b98 <HAL_ADC_ConfigChannel+0x378>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	4a0b      	ldr	r2, [pc, #44]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002b58:	0019      	movs	r1, r3
 8002b5a:	0010      	movs	r0, r2
 8002b5c:	f7ff f9f4 	bl	8001f48 <LL_ADC_SetCommonPathInternalCh>
 8002b60:	e028      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a0b      	ldr	r2, [pc, #44]	; (8002b94 <HAL_ADC_ConfigChannel+0x374>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d123      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4a0b      	ldr	r2, [pc, #44]	; (8002b9c <HAL_ADC_ConfigChannel+0x37c>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	4a04      	ldr	r2, [pc, #16]	; (8002b84 <HAL_ADC_ConfigChannel+0x364>)
 8002b74:	0019      	movs	r1, r3
 8002b76:	0010      	movs	r0, r2
 8002b78:	f7ff f9e6 	bl	8001f48 <LL_ADC_SetCommonPathInternalCh>
 8002b7c:	e01a      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x394>
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	80000004 	.word	0x80000004
 8002b84:	40012708 	.word	0x40012708
 8002b88:	a4000200 	.word	0xa4000200
 8002b8c:	2000005c 	.word	0x2000005c
 8002b90:	00030d40 	.word	0x00030d40
 8002b94:	a8000400 	.word	0xa8000400
 8002b98:	ff7fffff 	.word	0xff7fffff
 8002b9c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002bac:	2317      	movs	r3, #23
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2254      	movs	r2, #84	; 0x54
 8002bb8:	2100      	movs	r1, #0
 8002bba:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002bbc:	2317      	movs	r3, #23
 8002bbe:	18fb      	adds	r3, r7, r3
 8002bc0:	781b      	ldrb	r3, [r3, #0]
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b006      	add	sp, #24
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)

08002bcc <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f7ff fb0d 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 8002bde:	1e03      	subs	r3, r0, #0
 8002be0:	d02b      	beq.n	8002c3a <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7ff fad1 	bl	800218e <LL_ADC_IsDisableOngoing>
 8002bec:	1e03      	subs	r3, r0, #0
 8002bee:	d104      	bne.n	8002bfa <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7ff faed 	bl	80021d4 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bfa:	f7ff f99b 	bl	8001f34 <HAL_GetTick>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002c02:	e014      	b.n	8002c2e <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002c04:	f7ff f996 	bl	8001f34 <HAL_GetTick>
 8002c08:	0002      	movs	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d90d      	bls.n	8002c2e <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c16:	2210      	movs	r2, #16
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c22:	2201      	movs	r2, #1
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e006      	b.n	8002c3c <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2204      	movs	r2, #4
 8002c36:	4013      	ands	r3, r2
 8002c38:	d1e4      	bne.n	8002c04 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	b004      	add	sp, #16
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	0018      	movs	r0, r3
 8002c56:	f7ff fa89 	bl	800216c <LL_ADC_IsEnabled>
 8002c5a:	1e03      	subs	r3, r0, #0
 8002c5c:	d162      	bne.n	8002d24 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	4a32      	ldr	r2, [pc, #200]	; (8002d30 <ADC_Enable+0xec>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	d00d      	beq.n	8002c86 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c6e:	2210      	movs	r2, #16
 8002c70:	431a      	orrs	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e04f      	b.n	8002d26 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f7ff fa4a 	bl	8002124 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c90:	4b28      	ldr	r3, [pc, #160]	; (8002d34 <ADC_Enable+0xf0>)
 8002c92:	0018      	movs	r0, r3
 8002c94:	f7ff f96c 	bl	8001f70 <LL_ADC_GetCommonPathInternalCh>
 8002c98:	0002      	movs	r2, r0
 8002c9a:	2380      	movs	r3, #128	; 0x80
 8002c9c:	041b      	lsls	r3, r3, #16
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d00f      	beq.n	8002cc2 <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002ca2:	4b25      	ldr	r3, [pc, #148]	; (8002d38 <ADC_Enable+0xf4>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4925      	ldr	r1, [pc, #148]	; (8002d3c <ADC_Enable+0xf8>)
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f7fd fa2d 	bl	8000108 <__udivsi3>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002cb4:	e002      	b.n	8002cbc <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1f9      	bne.n	8002cb6 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	7e5b      	ldrb	r3, [r3, #25]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d02c      	beq.n	8002d24 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002cca:	f7ff f933 	bl	8001f34 <HAL_GetTick>
 8002cce:	0003      	movs	r3, r0
 8002cd0:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cd2:	e020      	b.n	8002d16 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	0018      	movs	r0, r3
 8002cda:	f7ff fa47 	bl	800216c <LL_ADC_IsEnabled>
 8002cde:	1e03      	subs	r3, r0, #0
 8002ce0:	d104      	bne.n	8002cec <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f7ff fa1c 	bl	8002124 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cec:	f7ff f922 	bl	8001f34 <HAL_GetTick>
 8002cf0:	0002      	movs	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d90d      	bls.n	8002d16 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfe:	2210      	movs	r2, #16
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e007      	b.n	8002d26 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d1d7      	bne.n	8002cd4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			; (mov r8, r8)
 8002d30:	80000017 	.word	0x80000017
 8002d34:	40012708 	.word	0x40012708
 8002d38:	2000005c 	.word	0x2000005c
 8002d3c:	00030d40 	.word	0x00030d40

08002d40 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f7ff fa1e 	bl	800218e <LL_ADC_IsDisableOngoing>
 8002d52:	0003      	movs	r3, r0
 8002d54:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f7ff fa06 	bl	800216c <LL_ADC_IsEnabled>
 8002d60:	1e03      	subs	r3, r0, #0
 8002d62:	d040      	beq.n	8002de6 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d13d      	bne.n	8002de6 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2205      	movs	r2, #5
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d10d      	bne.n	8002d94 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f7ff f9e3 	bl	8002148 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2203      	movs	r2, #3
 8002d88:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d8a:	f7ff f8d3 	bl	8001f34 <HAL_GetTick>
 8002d8e:	0003      	movs	r3, r0
 8002d90:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d92:	e022      	b.n	8002dda <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d98:	2210      	movs	r2, #16
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da4:	2201      	movs	r2, #1
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e01b      	b.n	8002de8 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002db0:	f7ff f8c0 	bl	8001f34 <HAL_GetTick>
 8002db4:	0002      	movs	r2, r0
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d90d      	bls.n	8002dda <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc2:	2210      	movs	r2, #16
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dce:	2201      	movs	r2, #1
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e006      	b.n	8002de8 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2201      	movs	r2, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	d1e4      	bne.n	8002db0 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	0018      	movs	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	b004      	add	sp, #16
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e02:	2250      	movs	r2, #80	; 0x50
 8002e04:	4013      	ands	r3, r2
 8002e06:	d141      	bne.n	8002e8c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0c:	2280      	movs	r2, #128	; 0x80
 8002e0e:	0092      	lsls	r2, r2, #2
 8002e10:	431a      	orrs	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f7ff f8e9 	bl	8001ff2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d02e      	beq.n	8002e82 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	7e9b      	ldrb	r3, [r3, #26]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d12a      	bne.n	8002e82 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2208      	movs	r2, #8
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	d123      	bne.n	8002e82 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f7ff f9da 	bl	80021f8 <LL_ADC_REG_IsConversionOngoing>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d110      	bne.n	8002e6a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	210c      	movs	r1, #12
 8002e54:	438a      	bics	r2, r1
 8002e56:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5c:	4a15      	ldr	r2, [pc, #84]	; (8002eb4 <ADC_DMAConvCplt+0xc4>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2201      	movs	r2, #1
 8002e62:	431a      	orrs	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	659a      	str	r2, [r3, #88]	; 0x58
 8002e68:	e00b      	b.n	8002e82 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	2220      	movs	r2, #32
 8002e70:	431a      	orrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7fe ff33 	bl	8001cf0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e8a:	e00f      	b.n	8002eac <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e90:	2210      	movs	r2, #16
 8002e92:	4013      	ands	r3, r2
 8002e94:	d004      	beq.n	8002ea0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f7ff fcb9 	bl	8002810 <HAL_ADC_ErrorCallback>
}
 8002e9e:	e005      	b.n	8002eac <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	0010      	movs	r0, r2
 8002eaa:	4798      	blx	r3
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b004      	add	sp, #16
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	fffffefe 	.word	0xfffffefe

08002eb8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7ff fc99 	bl	8002800 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b084      	sub	sp, #16
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee8:	2240      	movs	r2, #64	; 0x40
 8002eea:	431a      	orrs	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	0018      	movs	r0, r3
 8002f00:	f7ff fc86 	bl	8002810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b004      	add	sp, #16
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	0002      	movs	r2, r0
 8002f14:	1dfb      	adds	r3, r7, #7
 8002f16:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f18:	1dfb      	adds	r3, r7, #7
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b7f      	cmp	r3, #127	; 0x7f
 8002f1e:	d809      	bhi.n	8002f34 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f20:	1dfb      	adds	r3, r7, #7
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	001a      	movs	r2, r3
 8002f26:	231f      	movs	r3, #31
 8002f28:	401a      	ands	r2, r3
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <__NVIC_EnableIRQ+0x30>)
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	4091      	lsls	r1, r2
 8002f30:	000a      	movs	r2, r1
 8002f32:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	e000e100 	.word	0xe000e100

08002f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f40:	b590      	push	{r4, r7, lr}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	0002      	movs	r2, r0
 8002f48:	6039      	str	r1, [r7, #0]
 8002f4a:	1dfb      	adds	r3, r7, #7
 8002f4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	1dfb      	adds	r3, r7, #7
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b7f      	cmp	r3, #127	; 0x7f
 8002f54:	d828      	bhi.n	8002fa8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f56:	4a2f      	ldr	r2, [pc, #188]	; (8003014 <__NVIC_SetPriority+0xd4>)
 8002f58:	1dfb      	adds	r3, r7, #7
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	b25b      	sxtb	r3, r3
 8002f5e:	089b      	lsrs	r3, r3, #2
 8002f60:	33c0      	adds	r3, #192	; 0xc0
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	589b      	ldr	r3, [r3, r2]
 8002f66:	1dfa      	adds	r2, r7, #7
 8002f68:	7812      	ldrb	r2, [r2, #0]
 8002f6a:	0011      	movs	r1, r2
 8002f6c:	2203      	movs	r2, #3
 8002f6e:	400a      	ands	r2, r1
 8002f70:	00d2      	lsls	r2, r2, #3
 8002f72:	21ff      	movs	r1, #255	; 0xff
 8002f74:	4091      	lsls	r1, r2
 8002f76:	000a      	movs	r2, r1
 8002f78:	43d2      	mvns	r2, r2
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	019b      	lsls	r3, r3, #6
 8002f82:	22ff      	movs	r2, #255	; 0xff
 8002f84:	401a      	ands	r2, r3
 8002f86:	1dfb      	adds	r3, r7, #7
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	4003      	ands	r3, r0
 8002f90:	00db      	lsls	r3, r3, #3
 8002f92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f94:	481f      	ldr	r0, [pc, #124]	; (8003014 <__NVIC_SetPriority+0xd4>)
 8002f96:	1dfb      	adds	r3, r7, #7
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	b25b      	sxtb	r3, r3
 8002f9c:	089b      	lsrs	r3, r3, #2
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	33c0      	adds	r3, #192	; 0xc0
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002fa6:	e031      	b.n	800300c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fa8:	4a1b      	ldr	r2, [pc, #108]	; (8003018 <__NVIC_SetPriority+0xd8>)
 8002faa:	1dfb      	adds	r3, r7, #7
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	0019      	movs	r1, r3
 8002fb0:	230f      	movs	r3, #15
 8002fb2:	400b      	ands	r3, r1
 8002fb4:	3b08      	subs	r3, #8
 8002fb6:	089b      	lsrs	r3, r3, #2
 8002fb8:	3306      	adds	r3, #6
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	18d3      	adds	r3, r2, r3
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	1dfa      	adds	r2, r7, #7
 8002fc4:	7812      	ldrb	r2, [r2, #0]
 8002fc6:	0011      	movs	r1, r2
 8002fc8:	2203      	movs	r2, #3
 8002fca:	400a      	ands	r2, r1
 8002fcc:	00d2      	lsls	r2, r2, #3
 8002fce:	21ff      	movs	r1, #255	; 0xff
 8002fd0:	4091      	lsls	r1, r2
 8002fd2:	000a      	movs	r2, r1
 8002fd4:	43d2      	mvns	r2, r2
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	22ff      	movs	r2, #255	; 0xff
 8002fe0:	401a      	ands	r2, r3
 8002fe2:	1dfb      	adds	r3, r7, #7
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	2303      	movs	r3, #3
 8002fea:	4003      	ands	r3, r0
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ff0:	4809      	ldr	r0, [pc, #36]	; (8003018 <__NVIC_SetPriority+0xd8>)
 8002ff2:	1dfb      	adds	r3, r7, #7
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	001c      	movs	r4, r3
 8002ff8:	230f      	movs	r3, #15
 8002ffa:	4023      	ands	r3, r4
 8002ffc:	3b08      	subs	r3, #8
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	430a      	orrs	r2, r1
 8003002:	3306      	adds	r3, #6
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	18c3      	adds	r3, r0, r3
 8003008:	3304      	adds	r3, #4
 800300a:	601a      	str	r2, [r3, #0]
}
 800300c:	46c0      	nop			; (mov r8, r8)
 800300e:	46bd      	mov	sp, r7
 8003010:	b003      	add	sp, #12
 8003012:	bd90      	pop	{r4, r7, pc}
 8003014:	e000e100 	.word	0xe000e100
 8003018:	e000ed00 	.word	0xe000ed00

0800301c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	1e5a      	subs	r2, r3, #1
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	045b      	lsls	r3, r3, #17
 800302c:	429a      	cmp	r2, r3
 800302e:	d301      	bcc.n	8003034 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003030:	2301      	movs	r3, #1
 8003032:	e010      	b.n	8003056 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003034:	4b0a      	ldr	r3, [pc, #40]	; (8003060 <SysTick_Config+0x44>)
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	3a01      	subs	r2, #1
 800303a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800303c:	2301      	movs	r3, #1
 800303e:	425b      	negs	r3, r3
 8003040:	2103      	movs	r1, #3
 8003042:	0018      	movs	r0, r3
 8003044:	f7ff ff7c 	bl	8002f40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003048:	4b05      	ldr	r3, [pc, #20]	; (8003060 <SysTick_Config+0x44>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800304e:	4b04      	ldr	r3, [pc, #16]	; (8003060 <SysTick_Config+0x44>)
 8003050:	2207      	movs	r2, #7
 8003052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003054:	2300      	movs	r3, #0
}
 8003056:	0018      	movs	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	b002      	add	sp, #8
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	e000e010 	.word	0xe000e010

08003064 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	210f      	movs	r1, #15
 8003070:	187b      	adds	r3, r7, r1
 8003072:	1c02      	adds	r2, r0, #0
 8003074:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	187b      	adds	r3, r7, r1
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	b25b      	sxtb	r3, r3
 800307e:	0011      	movs	r1, r2
 8003080:	0018      	movs	r0, r3
 8003082:	f7ff ff5d 	bl	8002f40 <__NVIC_SetPriority>
}
 8003086:	46c0      	nop			; (mov r8, r8)
 8003088:	46bd      	mov	sp, r7
 800308a:	b004      	add	sp, #16
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	0002      	movs	r2, r0
 8003096:	1dfb      	adds	r3, r7, #7
 8003098:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800309a:	1dfb      	adds	r3, r7, #7
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	b25b      	sxtb	r3, r3
 80030a0:	0018      	movs	r0, r3
 80030a2:	f7ff ff33 	bl	8002f0c <__NVIC_EnableIRQ>
}
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b002      	add	sp, #8
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff ffaf 	bl	800301c <SysTick_Config>
 80030be:	0003      	movs	r3, r0
}
 80030c0:	0018      	movs	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e077      	b.n	80031ca <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a3d      	ldr	r2, [pc, #244]	; (80031d4 <HAL_DMA_Init+0x10c>)
 80030e0:	4694      	mov	ip, r2
 80030e2:	4463      	add	r3, ip
 80030e4:	2114      	movs	r1, #20
 80030e6:	0018      	movs	r0, r3
 80030e8:	f7fd f80e 	bl	8000108 <__udivsi3>
 80030ec:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80030ee:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2225      	movs	r2, #37	; 0x25
 80030f8:	2102      	movs	r1, #2
 80030fa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4934      	ldr	r1, [pc, #208]	; (80031d8 <HAL_DMA_Init+0x110>)
 8003108:	400a      	ands	r2, r1
 800310a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	431a      	orrs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	0018      	movs	r0, r3
 8003146:	f000 f9c3 	bl	80034d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	01db      	lsls	r3, r3, #7
 8003152:	429a      	cmp	r2, r3
 8003154:	d102      	bne.n	800315c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003164:	21ff      	movs	r1, #255	; 0xff
 8003166:	400a      	ands	r2, r1
 8003168:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003172:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d011      	beq.n	80031a0 <HAL_DMA_Init+0xd8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b04      	cmp	r3, #4
 8003182:	d80d      	bhi.n	80031a0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	0018      	movs	r0, r3
 8003188:	f000 f9ce 	bl	8003528 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	e008      	b.n	80031b2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2225      	movs	r2, #37	; 0x25
 80031bc:	2101      	movs	r1, #1
 80031be:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2224      	movs	r2, #36	; 0x24
 80031c4:	2100      	movs	r1, #0
 80031c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	0018      	movs	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b002      	add	sp, #8
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	bffdfff8 	.word	0xbffdfff8
 80031d8:	ffff800f 	.word	0xffff800f

080031dc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
 80031e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ea:	2317      	movs	r3, #23
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	2200      	movs	r2, #0
 80031f0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2224      	movs	r2, #36	; 0x24
 80031f6:	5c9b      	ldrb	r3, [r3, r2]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_DMA_Start_IT+0x24>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e070      	b.n	80032e2 <HAL_DMA_Start_IT+0x106>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2224      	movs	r2, #36	; 0x24
 8003204:	2101      	movs	r1, #1
 8003206:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2225      	movs	r2, #37	; 0x25
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b01      	cmp	r3, #1
 8003212:	d157      	bne.n	80032c4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2225      	movs	r2, #37	; 0x25
 8003218:	2102      	movs	r1, #2
 800321a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2101      	movs	r1, #1
 800322e:	438a      	bics	r2, r1
 8003230:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 f909 	bl	8003450 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	2b00      	cmp	r3, #0
 8003244:	d008      	beq.n	8003258 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	210e      	movs	r1, #14
 8003252:	430a      	orrs	r2, r1
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	e00f      	b.n	8003278 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2104      	movs	r1, #4
 8003264:	438a      	bics	r2, r1
 8003266:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	210a      	movs	r1, #10
 8003274:	430a      	orrs	r2, r1
 8003276:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	2380      	movs	r3, #128	; 0x80
 8003280:	025b      	lsls	r3, r3, #9
 8003282:	4013      	ands	r3, r2
 8003284:	d008      	beq.n	8003298 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003290:	2180      	movs	r1, #128	; 0x80
 8003292:	0049      	lsls	r1, r1, #1
 8003294:	430a      	orrs	r2, r1
 8003296:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032aa:	2180      	movs	r1, #128	; 0x80
 80032ac:	0049      	lsls	r1, r1, #1
 80032ae:	430a      	orrs	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2101      	movs	r1, #1
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]
 80032c2:	e007      	b.n	80032d4 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2224      	movs	r2, #36	; 0x24
 80032c8:	2100      	movs	r1, #0
 80032ca:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80032cc:	2317      	movs	r3, #23
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	2202      	movs	r2, #2
 80032d2:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2224      	movs	r2, #36	; 0x24
 80032d8:	2100      	movs	r1, #0
 80032da:	5499      	strb	r1, [r3, r2]

  return status;
 80032dc:	2317      	movs	r3, #23
 80032de:	18fb      	adds	r3, r7, r3
 80032e0:	781b      	ldrb	r3, [r3, #0]
}
 80032e2:	0018      	movs	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b006      	add	sp, #24
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 80032f4:	4b55      	ldr	r3, [pc, #340]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	221c      	movs	r2, #28
 8003308:	4013      	ands	r3, r2
 800330a:	2204      	movs	r2, #4
 800330c:	409a      	lsls	r2, r3
 800330e:	0013      	movs	r3, r2
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	4013      	ands	r3, r2
 8003314:	d027      	beq.n	8003366 <HAL_DMA_IRQHandler+0x7a>
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2204      	movs	r2, #4
 800331a:	4013      	ands	r3, r2
 800331c:	d023      	beq.n	8003366 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2220      	movs	r2, #32
 8003326:	4013      	ands	r3, r2
 8003328:	d107      	bne.n	800333a <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2104      	movs	r1, #4
 8003336:	438a      	bics	r2, r1
 8003338:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 800333a:	4b44      	ldr	r3, [pc, #272]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 800333c:	6859      	ldr	r1, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	221c      	movs	r2, #28
 8003344:	4013      	ands	r3, r2
 8003346:	2204      	movs	r2, #4
 8003348:	409a      	lsls	r2, r3
 800334a:	4b40      	ldr	r3, [pc, #256]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 800334c:	430a      	orrs	r2, r1
 800334e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003354:	2b00      	cmp	r3, #0
 8003356:	d100      	bne.n	800335a <HAL_DMA_IRQHandler+0x6e>
 8003358:	e073      	b.n	8003442 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	0010      	movs	r0, r2
 8003362:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003364:	e06d      	b.n	8003442 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	221c      	movs	r2, #28
 800336c:	4013      	ands	r3, r2
 800336e:	2202      	movs	r2, #2
 8003370:	409a      	lsls	r2, r3
 8003372:	0013      	movs	r3, r2
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	4013      	ands	r3, r2
 8003378:	d02e      	beq.n	80033d8 <HAL_DMA_IRQHandler+0xec>
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2202      	movs	r2, #2
 800337e:	4013      	ands	r3, r2
 8003380:	d02a      	beq.n	80033d8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2220      	movs	r2, #32
 800338a:	4013      	ands	r3, r2
 800338c:	d10b      	bne.n	80033a6 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	210a      	movs	r1, #10
 800339a:	438a      	bics	r2, r1
 800339c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2225      	movs	r2, #37	; 0x25
 80033a2:	2101      	movs	r1, #1
 80033a4:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80033a6:	4b29      	ldr	r3, [pc, #164]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 80033a8:	6859      	ldr	r1, [r3, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	221c      	movs	r2, #28
 80033b0:	4013      	ands	r3, r2
 80033b2:	2202      	movs	r2, #2
 80033b4:	409a      	lsls	r2, r3
 80033b6:	4b25      	ldr	r3, [pc, #148]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 80033b8:	430a      	orrs	r2, r1
 80033ba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2224      	movs	r2, #36	; 0x24
 80033c0:	2100      	movs	r1, #0
 80033c2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d03a      	beq.n	8003442 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	0010      	movs	r0, r2
 80033d4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80033d6:	e034      	b.n	8003442 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	221c      	movs	r2, #28
 80033de:	4013      	ands	r3, r2
 80033e0:	2208      	movs	r2, #8
 80033e2:	409a      	lsls	r2, r3
 80033e4:	0013      	movs	r3, r2
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	4013      	ands	r3, r2
 80033ea:	d02b      	beq.n	8003444 <HAL_DMA_IRQHandler+0x158>
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2208      	movs	r2, #8
 80033f0:	4013      	ands	r3, r2
 80033f2:	d027      	beq.n	8003444 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	210e      	movs	r1, #14
 8003400:	438a      	bics	r2, r1
 8003402:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8003404:	4b11      	ldr	r3, [pc, #68]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	221c      	movs	r2, #28
 800340e:	4013      	ands	r3, r2
 8003410:	2201      	movs	r2, #1
 8003412:	409a      	lsls	r2, r3
 8003414:	4b0d      	ldr	r3, [pc, #52]	; (800344c <HAL_DMA_IRQHandler+0x160>)
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2225      	movs	r2, #37	; 0x25
 8003424:	2101      	movs	r1, #1
 8003426:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2224      	movs	r2, #36	; 0x24
 800342c:	2100      	movs	r1, #0
 800342e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	0010      	movs	r0, r2
 8003440:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	46c0      	nop			; (mov r8, r8)
}
 8003446:	46bd      	mov	sp, r7
 8003448:	b004      	add	sp, #16
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40020000 	.word	0x40020000

08003450 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
 800345c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003466:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003478:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800347a:	4b14      	ldr	r3, [pc, #80]	; (80034cc <DMA_SetConfig+0x7c>)
 800347c:	6859      	ldr	r1, [r3, #4]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	221c      	movs	r2, #28
 8003484:	4013      	ands	r3, r2
 8003486:	2201      	movs	r2, #1
 8003488:	409a      	lsls	r2, r3
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <DMA_SetConfig+0x7c>)
 800348c:	430a      	orrs	r2, r1
 800348e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	2b10      	cmp	r3, #16
 800349e:	d108      	bne.n	80034b2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80034b0:	e007      	b.n	80034c2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	60da      	str	r2, [r3, #12]
}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	46bd      	mov	sp, r7
 80034c6:	b004      	add	sp, #16
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	40020000 	.word	0x40020000

080034d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	001a      	movs	r2, r3
 80034de:	23ff      	movs	r3, #255	; 0xff
 80034e0:	4013      	ands	r3, r2
 80034e2:	3b08      	subs	r3, #8
 80034e4:	2114      	movs	r1, #20
 80034e6:	0018      	movs	r0, r3
 80034e8:	f7fc fe0e 	bl	8000108 <__udivsi3>
 80034ec:	0003      	movs	r3, r0
 80034ee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80034f6:	4a0a      	ldr	r2, [pc, #40]	; (8003520 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80034f8:	4694      	mov	ip, r2
 80034fa:	4463      	add	r3, ip
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	001a      	movs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	645a      	str	r2, [r3, #68]	; 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a07      	ldr	r2, [pc, #28]	; (8003524 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003508:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	221c      	movs	r2, #28
 800350e:	4013      	ands	r3, r2
 8003510:	2201      	movs	r2, #1
 8003512:	409a      	lsls	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003518:	46c0      	nop			; (mov r8, r8)
 800351a:	46bd      	mov	sp, r7
 800351c:	b004      	add	sp, #16
 800351e:	bd80      	pop	{r7, pc}
 8003520:	10008200 	.word	0x10008200
 8003524:	40020880 	.word	0x40020880

08003528 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	22ff      	movs	r2, #255	; 0xff
 8003536:	4013      	ands	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	4a0a      	ldr	r2, [pc, #40]	; (8003568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800353e:	4694      	mov	ip, r2
 8003540:	4463      	add	r3, ip
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	001a      	movs	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	651a      	str	r2, [r3, #80]	; 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a07      	ldr	r2, [pc, #28]	; (800356c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800354e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	3b01      	subs	r3, #1
 8003554:	2203      	movs	r2, #3
 8003556:	4013      	ands	r3, r2
 8003558:	2201      	movs	r2, #1
 800355a:	409a      	lsls	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003560:	46c0      	nop			; (mov r8, r8)
 8003562:	46bd      	mov	sp, r7
 8003564:	b004      	add	sp, #16
 8003566:	bd80      	pop	{r7, pc}
 8003568:	1000823f 	.word	0x1000823f
 800356c:	40020940 	.word	0x40020940

08003570 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800357e:	e153      	b.n	8003828 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2101      	movs	r1, #1
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4091      	lsls	r1, r2
 800358a:	000a      	movs	r2, r1
 800358c:	4013      	ands	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d100      	bne.n	8003598 <HAL_GPIO_Init+0x28>
 8003596:	e144      	b.n	8003822 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2b02      	cmp	r3, #2
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x38>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b12      	cmp	r3, #18
 80035a6:	d125      	bne.n	80035f4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	08da      	lsrs	r2, r3, #3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3208      	adds	r2, #8
 80035b0:	0092      	lsls	r2, r2, #2
 80035b2:	58d3      	ldr	r3, [r2, r3]
 80035b4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2207      	movs	r2, #7
 80035ba:	4013      	ands	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	220f      	movs	r2, #15
 80035c0:	409a      	lsls	r2, r3
 80035c2:	0013      	movs	r3, r2
 80035c4:	43da      	mvns	r2, r3
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	4013      	ands	r3, r2
 80035ca:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	220f      	movs	r2, #15
 80035d2:	401a      	ands	r2, r3
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	2107      	movs	r1, #7
 80035d8:	400b      	ands	r3, r1
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	409a      	lsls	r2, r3
 80035de:	0013      	movs	r3, r2
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	08da      	lsrs	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	3208      	adds	r2, #8
 80035ee:	0092      	lsls	r2, r2, #2
 80035f0:	6979      	ldr	r1, [r7, #20]
 80035f2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	2203      	movs	r2, #3
 8003600:	409a      	lsls	r2, r3
 8003602:	0013      	movs	r3, r2
 8003604:	43da      	mvns	r2, r3
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4013      	ands	r3, r2
 800360a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	2203      	movs	r2, #3
 8003612:	401a      	ands	r2, r3
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	409a      	lsls	r2, r3
 800361a:	0013      	movs	r3, r2
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	4313      	orrs	r3, r2
 8003620:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d00b      	beq.n	8003648 <HAL_GPIO_Init+0xd8>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b02      	cmp	r3, #2
 8003636:	d007      	beq.n	8003648 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800363c:	2b11      	cmp	r3, #17
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b12      	cmp	r3, #18
 8003646:	d130      	bne.n	80036aa <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	2203      	movs	r2, #3
 8003654:	409a      	lsls	r2, r3
 8003656:	0013      	movs	r3, r2
 8003658:	43da      	mvns	r2, r3
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	4013      	ands	r3, r2
 800365e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	409a      	lsls	r2, r3
 800366a:	0013      	movs	r3, r2
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800367e:	2201      	movs	r2, #1
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	409a      	lsls	r2, r3
 8003684:	0013      	movs	r3, r2
 8003686:	43da      	mvns	r2, r3
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	4013      	ands	r3, r2
 800368c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	091b      	lsrs	r3, r3, #4
 8003694:	2201      	movs	r2, #1
 8003696:	401a      	ands	r2, r3
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	409a      	lsls	r2, r3
 800369c:	0013      	movs	r3, r2
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d017      	beq.n	80036e2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	2203      	movs	r2, #3
 80036be:	409a      	lsls	r2, r3
 80036c0:	0013      	movs	r3, r2
 80036c2:	43da      	mvns	r2, r3
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	4013      	ands	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	689a      	ldr	r2, [r3, #8]
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	409a      	lsls	r2, r3
 80036d4:	0013      	movs	r3, r2
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	4313      	orrs	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	055b      	lsls	r3, r3, #21
 80036ea:	4013      	ands	r3, r2
 80036ec:	d100      	bne.n	80036f0 <HAL_GPIO_Init+0x180>
 80036ee:	e098      	b.n	8003822 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80036f0:	4a53      	ldr	r2, [pc, #332]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	3318      	adds	r3, #24
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	589b      	ldr	r3, [r3, r2]
 80036fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2203      	movs	r2, #3
 8003702:	4013      	ands	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	220f      	movs	r2, #15
 8003708:	409a      	lsls	r2, r3
 800370a:	0013      	movs	r3, r2
 800370c:	43da      	mvns	r2, r3
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	4013      	ands	r3, r2
 8003712:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	23a0      	movs	r3, #160	; 0xa0
 8003718:	05db      	lsls	r3, r3, #23
 800371a:	429a      	cmp	r2, r3
 800371c:	d019      	beq.n	8003752 <HAL_GPIO_Init+0x1e2>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a48      	ldr	r2, [pc, #288]	; (8003844 <HAL_GPIO_Init+0x2d4>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d013      	beq.n	800374e <HAL_GPIO_Init+0x1de>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a47      	ldr	r2, [pc, #284]	; (8003848 <HAL_GPIO_Init+0x2d8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d00d      	beq.n	800374a <HAL_GPIO_Init+0x1da>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a46      	ldr	r2, [pc, #280]	; (800384c <HAL_GPIO_Init+0x2dc>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d007      	beq.n	8003746 <HAL_GPIO_Init+0x1d6>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a45      	ldr	r2, [pc, #276]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d101      	bne.n	8003742 <HAL_GPIO_Init+0x1d2>
 800373e:	2305      	movs	r3, #5
 8003740:	e008      	b.n	8003754 <HAL_GPIO_Init+0x1e4>
 8003742:	2306      	movs	r3, #6
 8003744:	e006      	b.n	8003754 <HAL_GPIO_Init+0x1e4>
 8003746:	2303      	movs	r3, #3
 8003748:	e004      	b.n	8003754 <HAL_GPIO_Init+0x1e4>
 800374a:	2302      	movs	r3, #2
 800374c:	e002      	b.n	8003754 <HAL_GPIO_Init+0x1e4>
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <HAL_GPIO_Init+0x1e4>
 8003752:	2300      	movs	r3, #0
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	2103      	movs	r1, #3
 8003758:	400a      	ands	r2, r1
 800375a:	00d2      	lsls	r2, r2, #3
 800375c:	4093      	lsls	r3, r2
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003764:	4936      	ldr	r1, [pc, #216]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	089b      	lsrs	r3, r3, #2
 800376a:	3318      	adds	r3, #24
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8003772:	4a33      	ldr	r2, [pc, #204]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	58d3      	ldr	r3, [r2, r3]
 8003778:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	43da      	mvns	r2, r3
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	4013      	ands	r3, r2
 8003782:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	025b      	lsls	r3, r3, #9
 800378c:	4013      	ands	r3, r2
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003798:	4929      	ldr	r1, [pc, #164]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 800379a:	2280      	movs	r2, #128	; 0x80
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80037a0:	4a27      	ldr	r2, [pc, #156]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037a2:	2384      	movs	r3, #132	; 0x84
 80037a4:	58d3      	ldr	r3, [r2, r3]
 80037a6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	43da      	mvns	r2, r3
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	4013      	ands	r3, r2
 80037b0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	2380      	movs	r3, #128	; 0x80
 80037b8:	029b      	lsls	r3, r3, #10
 80037ba:	4013      	ands	r3, r2
 80037bc:	d003      	beq.n	80037c6 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80037c6:	491e      	ldr	r1, [pc, #120]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037c8:	2284      	movs	r2, #132	; 0x84
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80037ce:	4b1c      	ldr	r3, [pc, #112]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	43da      	mvns	r2, r3
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	4013      	ands	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	035b      	lsls	r3, r3, #13
 80037e6:	4013      	ands	r3, r2
 80037e8:	d003      	beq.n	80037f2 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80037f2:	4b13      	ldr	r3, [pc, #76]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80037f8:	4b11      	ldr	r3, [pc, #68]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	43da      	mvns	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	4013      	ands	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	2380      	movs	r3, #128	; 0x80
 800380e:	039b      	lsls	r3, r3, #14
 8003810:	4013      	ands	r3, r2
 8003812:	d003      	beq.n	800381c <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800381c:	4b08      	ldr	r3, [pc, #32]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	3301      	adds	r3, #1
 8003826:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	40da      	lsrs	r2, r3
 8003830:	1e13      	subs	r3, r2, #0
 8003832:	d000      	beq.n	8003836 <HAL_GPIO_Init+0x2c6>
 8003834:	e6a4      	b.n	8003580 <HAL_GPIO_Init+0x10>
  }
}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	46c0      	nop			; (mov r8, r8)
 800383a:	46bd      	mov	sp, r7
 800383c:	b006      	add	sp, #24
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021800 	.word	0x40021800
 8003844:	50000400 	.word	0x50000400
 8003848:	50000800 	.word	0x50000800
 800384c:	50000c00 	.word	0x50000c00
 8003850:	50001400 	.word	0x50001400

08003854 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	000a      	movs	r2, r1
 800385e:	1cbb      	adds	r3, r7, #2
 8003860:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	1cba      	adds	r2, r7, #2
 8003868:	8812      	ldrh	r2, [r2, #0]
 800386a:	4013      	ands	r3, r2
 800386c:	d004      	beq.n	8003878 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800386e:	230f      	movs	r3, #15
 8003870:	18fb      	adds	r3, r7, r3
 8003872:	2201      	movs	r2, #1
 8003874:	701a      	strb	r2, [r3, #0]
 8003876:	e003      	b.n	8003880 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003878:	230f      	movs	r3, #15
 800387a:	18fb      	adds	r3, r7, r3
 800387c:	2200      	movs	r2, #0
 800387e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003880:	230f      	movs	r3, #15
 8003882:	18fb      	adds	r3, r7, r3
 8003884:	781b      	ldrb	r3, [r3, #0]
}
 8003886:	0018      	movs	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	b004      	add	sp, #16
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b082      	sub	sp, #8
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
 8003896:	0008      	movs	r0, r1
 8003898:	0011      	movs	r1, r2
 800389a:	1cbb      	adds	r3, r7, #2
 800389c:	1c02      	adds	r2, r0, #0
 800389e:	801a      	strh	r2, [r3, #0]
 80038a0:	1c7b      	adds	r3, r7, #1
 80038a2:	1c0a      	adds	r2, r1, #0
 80038a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038a6:	1c7b      	adds	r3, r7, #1
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d004      	beq.n	80038b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038ae:	1cbb      	adds	r3, r7, #2
 80038b0:	881a      	ldrh	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038b6:	e003      	b.n	80038c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038b8:	1cbb      	adds	r3, r7, #2
 80038ba:	881a      	ldrh	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038c0:	46c0      	nop			; (mov r8, r8)
 80038c2:	46bd      	mov	sp, r7
 80038c4:	b002      	add	sp, #8
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	000a      	movs	r2, r1
 80038d2:	1cbb      	adds	r3, r7, #2
 80038d4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038dc:	1cbb      	adds	r3, r7, #2
 80038de:	881b      	ldrh	r3, [r3, #0]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	4013      	ands	r3, r2
 80038e4:	041a      	lsls	r2, r3, #16
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	1cb9      	adds	r1, r7, #2
 80038ec:	8809      	ldrh	r1, [r1, #0]
 80038ee:	400b      	ands	r3, r1
 80038f0:	431a      	orrs	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	619a      	str	r2, [r3, #24]
}
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b004      	add	sp, #16
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	0002      	movs	r2, r0
 8003908:	1dbb      	adds	r3, r7, #6
 800390a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800390c:	4b10      	ldr	r3, [pc, #64]	; (8003950 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	1dba      	adds	r2, r7, #6
 8003912:	8812      	ldrh	r2, [r2, #0]
 8003914:	4013      	ands	r3, r2
 8003916:	d008      	beq.n	800392a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003918:	4b0d      	ldr	r3, [pc, #52]	; (8003950 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800391a:	1dba      	adds	r2, r7, #6
 800391c:	8812      	ldrh	r2, [r2, #0]
 800391e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003920:	1dbb      	adds	r3, r7, #6
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	0018      	movs	r0, r3
 8003926:	f000 f815 	bl	8003954 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800392a:	4b09      	ldr	r3, [pc, #36]	; (8003950 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	1dba      	adds	r2, r7, #6
 8003930:	8812      	ldrh	r2, [r2, #0]
 8003932:	4013      	ands	r3, r2
 8003934:	d008      	beq.n	8003948 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003936:	4b06      	ldr	r3, [pc, #24]	; (8003950 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003938:	1dba      	adds	r2, r7, #6
 800393a:	8812      	ldrh	r2, [r2, #0]
 800393c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800393e:	1dbb      	adds	r3, r7, #6
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	0018      	movs	r0, r3
 8003944:	f7fe fa26 	bl	8001d94 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003948:	46c0      	nop			; (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b002      	add	sp, #8
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40021800 	.word	0x40021800

08003954 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	0002      	movs	r2, r0
 800395c:	1dbb      	adds	r3, r7, #6
 800395e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003960:	46c0      	nop			; (mov r8, r8)
 8003962:	46bd      	mov	sp, r7
 8003964:	b002      	add	sp, #8
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e08f      	b.n	8003a9a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2241      	movs	r2, #65	; 0x41
 800397e:	5c9b      	ldrb	r3, [r3, r2]
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d107      	bne.n	8003996 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2240      	movs	r2, #64	; 0x40
 800398a:	2100      	movs	r1, #0
 800398c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	0018      	movs	r0, r3
 8003992:	f7fe f863 	bl	8001a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2241      	movs	r2, #65	; 0x41
 800399a:	2124      	movs	r1, #36	; 0x24
 800399c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2101      	movs	r1, #1
 80039aa:	438a      	bics	r2, r1
 80039ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	493b      	ldr	r1, [pc, #236]	; (8003aa4 <HAL_I2C_Init+0x13c>)
 80039b8:	400a      	ands	r2, r1
 80039ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4938      	ldr	r1, [pc, #224]	; (8003aa8 <HAL_I2C_Init+0x140>)
 80039c8:	400a      	ands	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d108      	bne.n	80039e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2180      	movs	r1, #128	; 0x80
 80039de:	0209      	lsls	r1, r1, #8
 80039e0:	430a      	orrs	r2, r1
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	e007      	b.n	80039f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2184      	movs	r1, #132	; 0x84
 80039f0:	0209      	lsls	r1, r1, #8
 80039f2:	430a      	orrs	r2, r1
 80039f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d109      	bne.n	8003a12 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2180      	movs	r1, #128	; 0x80
 8003a0a:	0109      	lsls	r1, r1, #4
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	605a      	str	r2, [r3, #4]
 8003a10:	e007      	b.n	8003a22 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4923      	ldr	r1, [pc, #140]	; (8003aac <HAL_I2C_Init+0x144>)
 8003a1e:	400a      	ands	r2, r1
 8003a20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4920      	ldr	r1, [pc, #128]	; (8003ab0 <HAL_I2C_Init+0x148>)
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	491a      	ldr	r1, [pc, #104]	; (8003aa8 <HAL_I2C_Init+0x140>)
 8003a3e:	400a      	ands	r2, r1
 8003a40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691a      	ldr	r2, [r3, #16]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69d9      	ldr	r1, [r3, #28]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1a      	ldr	r2, [r3, #32]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2101      	movs	r1, #1
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2241      	movs	r2, #65	; 0x41
 8003a86:	2120      	movs	r1, #32
 8003a88:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2242      	movs	r2, #66	; 0x42
 8003a94:	2100      	movs	r1, #0
 8003a96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	b002      	add	sp, #8
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	f0ffffff 	.word	0xf0ffffff
 8003aa8:	ffff7fff 	.word	0xffff7fff
 8003aac:	fffff7ff 	.word	0xfffff7ff
 8003ab0:	02008000 	.word	0x02008000

08003ab4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2241      	movs	r2, #65	; 0x41
 8003ac2:	5c9b      	ldrb	r3, [r3, r2]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d138      	bne.n	8003b3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2240      	movs	r2, #64	; 0x40
 8003ace:	5c9b      	ldrb	r3, [r3, r2]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e032      	b.n	8003b3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2240      	movs	r2, #64	; 0x40
 8003adc:	2101      	movs	r1, #1
 8003ade:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2241      	movs	r2, #65	; 0x41
 8003ae4:	2124      	movs	r1, #36	; 0x24
 8003ae6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2101      	movs	r1, #1
 8003af4:	438a      	bics	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4911      	ldr	r1, [pc, #68]	; (8003b48 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6819      	ldr	r1, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2101      	movs	r1, #1
 8003b24:	430a      	orrs	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2241      	movs	r2, #65	; 0x41
 8003b2c:	2120      	movs	r1, #32
 8003b2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2240      	movs	r2, #64	; 0x40
 8003b34:	2100      	movs	r1, #0
 8003b36:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	ffffefff 	.word	0xffffefff

08003b4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2241      	movs	r2, #65	; 0x41
 8003b5a:	5c9b      	ldrb	r3, [r3, r2]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b20      	cmp	r3, #32
 8003b60:	d139      	bne.n	8003bd6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2240      	movs	r2, #64	; 0x40
 8003b66:	5c9b      	ldrb	r3, [r3, r2]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e033      	b.n	8003bd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2240      	movs	r2, #64	; 0x40
 8003b74:	2101      	movs	r1, #1
 8003b76:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2241      	movs	r2, #65	; 0x41
 8003b7c:	2124      	movs	r1, #36	; 0x24
 8003b7e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2101      	movs	r1, #1
 8003b8c:	438a      	bics	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	4a11      	ldr	r2, [pc, #68]	; (8003be0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2241      	movs	r2, #65	; 0x41
 8003bc6:	2120      	movs	r1, #32
 8003bc8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2240      	movs	r2, #64	; 0x40
 8003bce:	2100      	movs	r1, #0
 8003bd0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e000      	b.n	8003bd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bd6:	2302      	movs	r3, #2
  }
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b004      	add	sp, #16
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	fffff0ff 	.word	0xfffff0ff

08003be4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e1d0      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d100      	bne.n	8003c02 <HAL_RCC_OscConfig+0x1e>
 8003c00:	e069      	b.n	8003cd6 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c02:	4bc8      	ldr	r3, [pc, #800]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2238      	movs	r2, #56	; 0x38
 8003c08:	4013      	ands	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	2b08      	cmp	r3, #8
 8003c10:	d105      	bne.n	8003c1e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d15d      	bne.n	8003cd6 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e1bc      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	2380      	movs	r3, #128	; 0x80
 8003c24:	025b      	lsls	r3, r3, #9
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d107      	bne.n	8003c3a <HAL_RCC_OscConfig+0x56>
 8003c2a:	4bbe      	ldr	r3, [pc, #760]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	4bbd      	ldr	r3, [pc, #756]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c30:	2180      	movs	r1, #128	; 0x80
 8003c32:	0249      	lsls	r1, r1, #9
 8003c34:	430a      	orrs	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	e020      	b.n	8003c7c <HAL_RCC_OscConfig+0x98>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	23a0      	movs	r3, #160	; 0xa0
 8003c40:	02db      	lsls	r3, r3, #11
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d10e      	bne.n	8003c64 <HAL_RCC_OscConfig+0x80>
 8003c46:	4bb7      	ldr	r3, [pc, #732]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	4bb6      	ldr	r3, [pc, #728]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c4c:	2180      	movs	r1, #128	; 0x80
 8003c4e:	02c9      	lsls	r1, r1, #11
 8003c50:	430a      	orrs	r2, r1
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	4bb3      	ldr	r3, [pc, #716]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	4bb2      	ldr	r3, [pc, #712]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c5a:	2180      	movs	r1, #128	; 0x80
 8003c5c:	0249      	lsls	r1, r1, #9
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	e00b      	b.n	8003c7c <HAL_RCC_OscConfig+0x98>
 8003c64:	4baf      	ldr	r3, [pc, #700]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	4bae      	ldr	r3, [pc, #696]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c6a:	49af      	ldr	r1, [pc, #700]	; (8003f28 <HAL_RCC_OscConfig+0x344>)
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	4bac      	ldr	r3, [pc, #688]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	4bab      	ldr	r3, [pc, #684]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003c76:	49ad      	ldr	r1, [pc, #692]	; (8003f2c <HAL_RCC_OscConfig+0x348>)
 8003c78:	400a      	ands	r2, r1
 8003c7a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d014      	beq.n	8003cae <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c84:	f7fe f956 	bl	8001f34 <HAL_GetTick>
 8003c88:	0003      	movs	r3, r0
 8003c8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c8e:	f7fe f951 	bl	8001f34 <HAL_GetTick>
 8003c92:	0002      	movs	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b64      	cmp	r3, #100	; 0x64
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e17b      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ca0:	4ba0      	ldr	r3, [pc, #640]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	2380      	movs	r3, #128	; 0x80
 8003ca6:	029b      	lsls	r3, r3, #10
 8003ca8:	4013      	ands	r3, r2
 8003caa:	d0f0      	beq.n	8003c8e <HAL_RCC_OscConfig+0xaa>
 8003cac:	e013      	b.n	8003cd6 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cae:	f7fe f941 	bl	8001f34 <HAL_GetTick>
 8003cb2:	0003      	movs	r3, r0
 8003cb4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003cb8:	f7fe f93c 	bl	8001f34 <HAL_GetTick>
 8003cbc:	0002      	movs	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	; 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e166      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cca:	4b96      	ldr	r3, [pc, #600]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	2380      	movs	r3, #128	; 0x80
 8003cd0:	029b      	lsls	r3, r3, #10
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	4013      	ands	r3, r2
 8003cde:	d100      	bne.n	8003ce2 <HAL_RCC_OscConfig+0xfe>
 8003ce0:	e086      	b.n	8003df0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ce2:	4b90      	ldr	r3, [pc, #576]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2238      	movs	r2, #56	; 0x38
 8003ce8:	4013      	ands	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d12f      	bne.n	8003d52 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e14c      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfe:	4b89      	ldr	r3, [pc, #548]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	4a8b      	ldr	r2, [pc, #556]	; (8003f30 <HAL_RCC_OscConfig+0x34c>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	0019      	movs	r1, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	021a      	lsls	r2, r3, #8
 8003d0e:	4b85      	ldr	r3, [pc, #532]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d10:	430a      	orrs	r2, r1
 8003d12:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d112      	bne.n	8003d40 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d1a:	4b82      	ldr	r3, [pc, #520]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a85      	ldr	r2, [pc, #532]	; (8003f34 <HAL_RCC_OscConfig+0x350>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	0019      	movs	r1, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	4b7e      	ldr	r3, [pc, #504]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003d2e:	4b7d      	ldr	r3, [pc, #500]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	0adb      	lsrs	r3, r3, #11
 8003d34:	2207      	movs	r2, #7
 8003d36:	4013      	ands	r3, r2
 8003d38:	4a7f      	ldr	r2, [pc, #508]	; (8003f38 <HAL_RCC_OscConfig+0x354>)
 8003d3a:	40da      	lsrs	r2, r3
 8003d3c:	4b7f      	ldr	r3, [pc, #508]	; (8003f3c <HAL_RCC_OscConfig+0x358>)
 8003d3e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d40:	4b7f      	ldr	r3, [pc, #508]	; (8003f40 <HAL_RCC_OscConfig+0x35c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	0018      	movs	r0, r3
 8003d46:	f7fe f899 	bl	8001e7c <HAL_InitTick>
 8003d4a:	1e03      	subs	r3, r0, #0
 8003d4c:	d050      	beq.n	8003df0 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e122      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d030      	beq.n	8003dbc <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d5a:	4b72      	ldr	r3, [pc, #456]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a75      	ldr	r2, [pc, #468]	; (8003f34 <HAL_RCC_OscConfig+0x350>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	0019      	movs	r1, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691a      	ldr	r2, [r3, #16]
 8003d68:	4b6e      	ldr	r3, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003d6e:	4b6d      	ldr	r3, [pc, #436]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	4b6c      	ldr	r3, [pc, #432]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d74:	2180      	movs	r1, #128	; 0x80
 8003d76:	0049      	lsls	r1, r1, #1
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fe f8da 	bl	8001f34 <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d86:	f7fe f8d5 	bl	8001f34 <HAL_GetTick>
 8003d8a:	0002      	movs	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e0ff      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d98:	4b62      	ldr	r3, [pc, #392]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	2380      	movs	r3, #128	; 0x80
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	4013      	ands	r3, r2
 8003da2:	d0f0      	beq.n	8003d86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da4:	4b5f      	ldr	r3, [pc, #380]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a61      	ldr	r2, [pc, #388]	; (8003f30 <HAL_RCC_OscConfig+0x34c>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	0019      	movs	r1, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	021a      	lsls	r2, r3, #8
 8003db4:	4b5b      	ldr	r3, [pc, #364]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003db6:	430a      	orrs	r2, r1
 8003db8:	605a      	str	r2, [r3, #4]
 8003dba:	e019      	b.n	8003df0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003dbc:	4b59      	ldr	r3, [pc, #356]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4b58      	ldr	r3, [pc, #352]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003dc2:	4960      	ldr	r1, [pc, #384]	; (8003f44 <HAL_RCC_OscConfig+0x360>)
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f7fe f8b4 	bl	8001f34 <HAL_GetTick>
 8003dcc:	0003      	movs	r3, r0
 8003dce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003dd2:	f7fe f8af 	bl	8001f34 <HAL_GetTick>
 8003dd6:	0002      	movs	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e0d9      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003de4:	4b4f      	ldr	r3, [pc, #316]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	2380      	movs	r3, #128	; 0x80
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	4013      	ands	r3, r2
 8003dee:	d1f0      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2208      	movs	r2, #8
 8003df6:	4013      	ands	r3, r2
 8003df8:	d042      	beq.n	8003e80 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003dfa:	4b4a      	ldr	r3, [pc, #296]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2238      	movs	r2, #56	; 0x38
 8003e00:	4013      	ands	r3, r2
 8003e02:	2b18      	cmp	r3, #24
 8003e04:	d105      	bne.n	8003e12 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d138      	bne.n	8003e80 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e0c2      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d019      	beq.n	8003e4e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003e1a:	4b42      	ldr	r3, [pc, #264]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e1c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e1e:	4b41      	ldr	r3, [pc, #260]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e20:	2101      	movs	r1, #1
 8003e22:	430a      	orrs	r2, r1
 8003e24:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e26:	f7fe f885 	bl	8001f34 <HAL_GetTick>
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e30:	f7fe f880 	bl	8001f34 <HAL_GetTick>
 8003e34:	0002      	movs	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e0aa      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003e42:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e46:	2202      	movs	r2, #2
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d0f1      	beq.n	8003e30 <HAL_RCC_OscConfig+0x24c>
 8003e4c:	e018      	b.n	8003e80 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003e4e:	4b35      	ldr	r3, [pc, #212]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e52:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e54:	2101      	movs	r1, #1
 8003e56:	438a      	bics	r2, r1
 8003e58:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5a:	f7fe f86b 	bl	8001f34 <HAL_GetTick>
 8003e5e:	0003      	movs	r3, r0
 8003e60:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e64:	f7fe f866 	bl	8001f34 <HAL_GetTick>
 8003e68:	0002      	movs	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e090      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003e76:	4b2b      	ldr	r3, [pc, #172]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d1f1      	bne.n	8003e64 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2204      	movs	r2, #4
 8003e86:	4013      	ands	r3, r2
 8003e88:	d100      	bne.n	8003e8c <HAL_RCC_OscConfig+0x2a8>
 8003e8a:	e084      	b.n	8003f96 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e8c:	230f      	movs	r3, #15
 8003e8e:	18fb      	adds	r3, r7, r3
 8003e90:	2200      	movs	r2, #0
 8003e92:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003e94:	4b23      	ldr	r3, [pc, #140]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	2238      	movs	r2, #56	; 0x38
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d106      	bne.n	8003eae <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d000      	beq.n	8003eaa <HAL_RCC_OscConfig+0x2c6>
 8003ea8:	e075      	b.n	8003f96 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e074      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d106      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x2e0>
 8003eb6:	4b1b      	ldr	r3, [pc, #108]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003eb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003eba:	4b1a      	ldr	r3, [pc, #104]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ec2:	e01c      	b.n	8003efe <HAL_RCC_OscConfig+0x31a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2b05      	cmp	r3, #5
 8003eca:	d10c      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x302>
 8003ecc:	4b15      	ldr	r3, [pc, #84]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ece:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ed0:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ed2:	2104      	movs	r1, #4
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ed8:	4b12      	ldr	r3, [pc, #72]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003eda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003edc:	4b11      	ldr	r3, [pc, #68]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ede:	2101      	movs	r1, #1
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ee4:	e00b      	b.n	8003efe <HAL_RCC_OscConfig+0x31a>
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ee8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003eea:	4b0e      	ldr	r3, [pc, #56]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003eec:	2101      	movs	r1, #1
 8003eee:	438a      	bics	r2, r1
 8003ef0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ef2:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ef4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ef8:	2104      	movs	r1, #4
 8003efa:	438a      	bics	r2, r1
 8003efc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d028      	beq.n	8003f58 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f06:	f7fe f815 	bl	8001f34 <HAL_GetTick>
 8003f0a:	0003      	movs	r3, r0
 8003f0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003f0e:	e01d      	b.n	8003f4c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f10:	f7fe f810 	bl	8001f34 <HAL_GetTick>
 8003f14:	0002      	movs	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	4a0b      	ldr	r2, [pc, #44]	; (8003f48 <HAL_RCC_OscConfig+0x364>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d915      	bls.n	8003f4c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e039      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
 8003f24:	40021000 	.word	0x40021000
 8003f28:	fffeffff 	.word	0xfffeffff
 8003f2c:	fffbffff 	.word	0xfffbffff
 8003f30:	ffff80ff 	.word	0xffff80ff
 8003f34:	ffffc7ff 	.word	0xffffc7ff
 8003f38:	02dc6c00 	.word	0x02dc6c00
 8003f3c:	2000005c 	.word	0x2000005c
 8003f40:	20000060 	.word	0x20000060
 8003f44:	fffffeff 	.word	0xfffffeff
 8003f48:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003f4c:	4b14      	ldr	r3, [pc, #80]	; (8003fa0 <HAL_RCC_OscConfig+0x3bc>)
 8003f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f50:	2202      	movs	r2, #2
 8003f52:	4013      	ands	r3, r2
 8003f54:	d0dc      	beq.n	8003f10 <HAL_RCC_OscConfig+0x32c>
 8003f56:	e013      	b.n	8003f80 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f58:	f7fd ffec 	bl	8001f34 <HAL_GetTick>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003f60:	e009      	b.n	8003f76 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f62:	f7fd ffe7 	bl	8001f34 <HAL_GetTick>
 8003f66:	0002      	movs	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	4a0d      	ldr	r2, [pc, #52]	; (8003fa4 <HAL_RCC_OscConfig+0x3c0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e010      	b.n	8003f98 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003f76:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <HAL_RCC_OscConfig+0x3bc>)
 8003f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d1f0      	bne.n	8003f62 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003f80:	230f      	movs	r3, #15
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d105      	bne.n	8003f96 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003f8a:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <HAL_RCC_OscConfig+0x3bc>)
 8003f8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f8e:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <HAL_RCC_OscConfig+0x3bc>)
 8003f90:	4905      	ldr	r1, [pc, #20]	; (8003fa8 <HAL_RCC_OscConfig+0x3c4>)
 8003f92:	400a      	ands	r2, r1
 8003f94:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	0018      	movs	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b006      	add	sp, #24
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	00001388 	.word	0x00001388
 8003fa8:	efffffff 	.word	0xefffffff

08003fac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e0e9      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fc0:	4b76      	ldr	r3, [pc, #472]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2207      	movs	r2, #7
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d91e      	bls.n	800400c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fce:	4b73      	ldr	r3, [pc, #460]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2207      	movs	r2, #7
 8003fd4:	4393      	bics	r3, r2
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	4b70      	ldr	r3, [pc, #448]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fe0:	f7fd ffa8 	bl	8001f34 <HAL_GetTick>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fe8:	e009      	b.n	8003ffe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003fea:	f7fd ffa3 	bl	8001f34 <HAL_GetTick>
 8003fee:	0002      	movs	r2, r0
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	4a6a      	ldr	r2, [pc, #424]	; (80041a0 <HAL_RCC_ClockConfig+0x1f4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e0ca      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ffe:	4b67      	ldr	r3, [pc, #412]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2207      	movs	r2, #7
 8004004:	4013      	ands	r3, r2
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d1ee      	bne.n	8003fea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2202      	movs	r2, #2
 8004012:	4013      	ands	r3, r2
 8004014:	d017      	beq.n	8004046 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2204      	movs	r2, #4
 800401c:	4013      	ands	r3, r2
 800401e:	d008      	beq.n	8004032 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004020:	4b60      	ldr	r3, [pc, #384]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	4a60      	ldr	r2, [pc, #384]	; (80041a8 <HAL_RCC_ClockConfig+0x1fc>)
 8004026:	401a      	ands	r2, r3
 8004028:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 800402a:	21b0      	movs	r1, #176	; 0xb0
 800402c:	0109      	lsls	r1, r1, #4
 800402e:	430a      	orrs	r2, r1
 8004030:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004032:	4b5c      	ldr	r3, [pc, #368]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	4a5d      	ldr	r2, [pc, #372]	; (80041ac <HAL_RCC_ClockConfig+0x200>)
 8004038:	4013      	ands	r3, r2
 800403a:	0019      	movs	r1, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	4b58      	ldr	r3, [pc, #352]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004042:	430a      	orrs	r2, r1
 8004044:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2201      	movs	r2, #1
 800404c:	4013      	ands	r3, r2
 800404e:	d055      	beq.n	80040fc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8004050:	4b54      	ldr	r3, [pc, #336]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	221c      	movs	r2, #28
 8004056:	4393      	bics	r3, r2
 8004058:	0019      	movs	r1, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689a      	ldr	r2, [r3, #8]
 800405e:	4b51      	ldr	r3, [pc, #324]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004060:	430a      	orrs	r2, r1
 8004062:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d107      	bne.n	800407c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800406c:	4b4d      	ldr	r3, [pc, #308]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	2380      	movs	r3, #128	; 0x80
 8004072:	029b      	lsls	r3, r3, #10
 8004074:	4013      	ands	r3, r2
 8004076:	d11f      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e08b      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d107      	bne.n	8004094 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004084:	4b47      	ldr	r3, [pc, #284]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	2380      	movs	r3, #128	; 0x80
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	4013      	ands	r3, r2
 800408e:	d113      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e07f      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b03      	cmp	r3, #3
 800409a:	d106      	bne.n	80040aa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800409c:	4b41      	ldr	r3, [pc, #260]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 800409e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040a0:	2202      	movs	r2, #2
 80040a2:	4013      	ands	r3, r2
 80040a4:	d108      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e074      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80040aa:	4b3e      	ldr	r3, [pc, #248]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ae:	2202      	movs	r2, #2
 80040b0:	4013      	ands	r3, r2
 80040b2:	d101      	bne.n	80040b8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e06d      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040b8:	4b3a      	ldr	r3, [pc, #232]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2207      	movs	r2, #7
 80040be:	4393      	bics	r3, r2
 80040c0:	0019      	movs	r1, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	4b37      	ldr	r3, [pc, #220]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 80040c8:	430a      	orrs	r2, r1
 80040ca:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040cc:	f7fd ff32 	bl	8001f34 <HAL_GetTick>
 80040d0:	0003      	movs	r3, r0
 80040d2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d4:	e009      	b.n	80040ea <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80040d6:	f7fd ff2d 	bl	8001f34 <HAL_GetTick>
 80040da:	0002      	movs	r2, r0
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	4a2f      	ldr	r2, [pc, #188]	; (80041a0 <HAL_RCC_ClockConfig+0x1f4>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e054      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2e      	ldr	r3, [pc, #184]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2238      	movs	r2, #56	; 0x38
 80040f0:	401a      	ands	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1ec      	bne.n	80040d6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b27      	ldr	r3, [pc, #156]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2207      	movs	r2, #7
 8004102:	4013      	ands	r3, r2
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d21e      	bcs.n	8004148 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b24      	ldr	r3, [pc, #144]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2207      	movs	r2, #7
 8004110:	4393      	bics	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	4b21      	ldr	r3, [pc, #132]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	430a      	orrs	r2, r1
 800411a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800411c:	f7fd ff0a 	bl	8001f34 <HAL_GetTick>
 8004120:	0003      	movs	r3, r0
 8004122:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004124:	e009      	b.n	800413a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004126:	f7fd ff05 	bl	8001f34 <HAL_GetTick>
 800412a:	0002      	movs	r2, r0
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <HAL_RCC_ClockConfig+0x1f4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e02c      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800413a:	4b18      	ldr	r3, [pc, #96]	; (800419c <HAL_RCC_ClockConfig+0x1f0>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2207      	movs	r2, #7
 8004140:	4013      	ands	r3, r2
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	429a      	cmp	r2, r3
 8004146:	d1ee      	bne.n	8004126 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2204      	movs	r2, #4
 800414e:	4013      	ands	r3, r2
 8004150:	d009      	beq.n	8004166 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	4a16      	ldr	r2, [pc, #88]	; (80041b0 <HAL_RCC_ClockConfig+0x204>)
 8004158:	4013      	ands	r3, r2
 800415a:	0019      	movs	r1, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691a      	ldr	r2, [r3, #16]
 8004160:	4b10      	ldr	r3, [pc, #64]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 8004162:	430a      	orrs	r2, r1
 8004164:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004166:	f000 f82b 	bl	80041c0 <HAL_RCC_GetSysClockFreq>
 800416a:	0001      	movs	r1, r0
 800416c:	4b0d      	ldr	r3, [pc, #52]	; (80041a4 <HAL_RCC_ClockConfig+0x1f8>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	220f      	movs	r2, #15
 8004174:	401a      	ands	r2, r3
 8004176:	4b0f      	ldr	r3, [pc, #60]	; (80041b4 <HAL_RCC_ClockConfig+0x208>)
 8004178:	0092      	lsls	r2, r2, #2
 800417a:	58d3      	ldr	r3, [r2, r3]
 800417c:	221f      	movs	r2, #31
 800417e:	4013      	ands	r3, r2
 8004180:	000a      	movs	r2, r1
 8004182:	40da      	lsrs	r2, r3
 8004184:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <HAL_RCC_ClockConfig+0x20c>)
 8004186:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004188:	4b0c      	ldr	r3, [pc, #48]	; (80041bc <HAL_RCC_ClockConfig+0x210>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	0018      	movs	r0, r3
 800418e:	f7fd fe75 	bl	8001e7c <HAL_InitTick>
 8004192:	0003      	movs	r3, r0
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	b004      	add	sp, #16
 800419a:	bd80      	pop	{r7, pc}
 800419c:	40022000 	.word	0x40022000
 80041a0:	00001388 	.word	0x00001388
 80041a4:	40021000 	.word	0x40021000
 80041a8:	ffff84ff 	.word	0xffff84ff
 80041ac:	fffff0ff 	.word	0xfffff0ff
 80041b0:	ffff8fff 	.word	0xffff8fff
 80041b4:	08004d78 	.word	0x08004d78
 80041b8:	2000005c 	.word	0x2000005c
 80041bc:	20000060 	.word	0x20000060

080041c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041c6:	4b1c      	ldr	r3, [pc, #112]	; (8004238 <HAL_RCC_GetSysClockFreq+0x78>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2238      	movs	r2, #56	; 0x38
 80041cc:	4013      	ands	r3, r2
 80041ce:	d10f      	bne.n	80041f0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80041d0:	4b19      	ldr	r3, [pc, #100]	; (8004238 <HAL_RCC_GetSysClockFreq+0x78>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	0adb      	lsrs	r3, r3, #11
 80041d6:	2207      	movs	r2, #7
 80041d8:	4013      	ands	r3, r2
 80041da:	2201      	movs	r2, #1
 80041dc:	409a      	lsls	r2, r3
 80041de:	0013      	movs	r3, r2
 80041e0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80041e2:	6839      	ldr	r1, [r7, #0]
 80041e4:	4815      	ldr	r0, [pc, #84]	; (800423c <HAL_RCC_GetSysClockFreq+0x7c>)
 80041e6:	f7fb ff8f 	bl	8000108 <__udivsi3>
 80041ea:	0003      	movs	r3, r0
 80041ec:	607b      	str	r3, [r7, #4]
 80041ee:	e01e      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80041f0:	4b11      	ldr	r3, [pc, #68]	; (8004238 <HAL_RCC_GetSysClockFreq+0x78>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2238      	movs	r2, #56	; 0x38
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b08      	cmp	r3, #8
 80041fa:	d102      	bne.n	8004202 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041fc:	4b10      	ldr	r3, [pc, #64]	; (8004240 <HAL_RCC_GetSysClockFreq+0x80>)
 80041fe:	607b      	str	r3, [r7, #4]
 8004200:	e015      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004202:	4b0d      	ldr	r3, [pc, #52]	; (8004238 <HAL_RCC_GetSysClockFreq+0x78>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2238      	movs	r2, #56	; 0x38
 8004208:	4013      	ands	r3, r2
 800420a:	2b20      	cmp	r3, #32
 800420c:	d103      	bne.n	8004216 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800420e:	2380      	movs	r3, #128	; 0x80
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	607b      	str	r3, [r7, #4]
 8004214:	e00b      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004216:	4b08      	ldr	r3, [pc, #32]	; (8004238 <HAL_RCC_GetSysClockFreq+0x78>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	2238      	movs	r2, #56	; 0x38
 800421c:	4013      	ands	r3, r2
 800421e:	2b18      	cmp	r3, #24
 8004220:	d103      	bne.n	800422a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004222:	23fa      	movs	r3, #250	; 0xfa
 8004224:	01db      	lsls	r3, r3, #7
 8004226:	607b      	str	r3, [r7, #4]
 8004228:	e001      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800422e:	687b      	ldr	r3, [r7, #4]
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	b002      	add	sp, #8
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40021000 	.word	0x40021000
 800423c:	02dc6c00 	.word	0x02dc6c00
 8004240:	007a1200 	.word	0x007a1200

08004244 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800424c:	2313      	movs	r3, #19
 800424e:	18fb      	adds	r3, r7, r3
 8004250:	2200      	movs	r2, #0
 8004252:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004254:	2312      	movs	r3, #18
 8004256:	18fb      	adds	r3, r7, r3
 8004258:	2200      	movs	r2, #0
 800425a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	029b      	lsls	r3, r3, #10
 8004264:	4013      	ands	r3, r2
 8004266:	d100      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004268:	e079      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800426a:	2011      	movs	r0, #17
 800426c:	183b      	adds	r3, r7, r0
 800426e:	2200      	movs	r2, #0
 8004270:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004272:	4b64      	ldr	r3, [pc, #400]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004274:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004276:	2380      	movs	r3, #128	; 0x80
 8004278:	055b      	lsls	r3, r3, #21
 800427a:	4013      	ands	r3, r2
 800427c:	d110      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	4b61      	ldr	r3, [pc, #388]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004280:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004282:	4b60      	ldr	r3, [pc, #384]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004284:	2180      	movs	r1, #128	; 0x80
 8004286:	0549      	lsls	r1, r1, #21
 8004288:	430a      	orrs	r2, r1
 800428a:	63da      	str	r2, [r3, #60]	; 0x3c
 800428c:	4b5d      	ldr	r3, [pc, #372]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800428e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004290:	2380      	movs	r3, #128	; 0x80
 8004292:	055b      	lsls	r3, r3, #21
 8004294:	4013      	ands	r3, r2
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800429a:	183b      	adds	r3, r7, r0
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80042a0:	4b58      	ldr	r3, [pc, #352]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042a4:	23c0      	movs	r3, #192	; 0xc0
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4013      	ands	r3, r2
 80042aa:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d019      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d014      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80042bc:	4b51      	ldr	r3, [pc, #324]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c0:	4a51      	ldr	r2, [pc, #324]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80042c2:	4013      	ands	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042c6:	4b4f      	ldr	r3, [pc, #316]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042ca:	4b4e      	ldr	r3, [pc, #312]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042cc:	2180      	movs	r1, #128	; 0x80
 80042ce:	0249      	lsls	r1, r1, #9
 80042d0:	430a      	orrs	r2, r1
 80042d2:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042d4:	4b4b      	ldr	r3, [pc, #300]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042d8:	4b4a      	ldr	r3, [pc, #296]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042da:	494c      	ldr	r1, [pc, #304]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80042dc:	400a      	ands	r2, r1
 80042de:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80042e0:	4b48      	ldr	r3, [pc, #288]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2201      	movs	r2, #1
 80042ea:	4013      	ands	r3, r2
 80042ec:	d016      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ee:	f7fd fe21 	bl	8001f34 <HAL_GetTick>
 80042f2:	0003      	movs	r3, r0
 80042f4:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80042f6:	e00c      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f8:	f7fd fe1c 	bl	8001f34 <HAL_GetTick>
 80042fc:	0002      	movs	r2, r0
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	4a43      	ldr	r2, [pc, #268]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d904      	bls.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 8004308:	2313      	movs	r3, #19
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	2203      	movs	r2, #3
 800430e:	701a      	strb	r2, [r3, #0]
          break;
 8004310:	e004      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004312:	4b3c      	ldr	r3, [pc, #240]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004314:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004316:	2202      	movs	r2, #2
 8004318:	4013      	ands	r3, r2
 800431a:	d0ed      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 800431c:	2313      	movs	r3, #19
 800431e:	18fb      	adds	r3, r7, r3
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004326:	4b37      	ldr	r3, [pc, #220]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800432a:	4a37      	ldr	r2, [pc, #220]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800432c:	4013      	ands	r3, r2
 800432e:	0019      	movs	r1, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699a      	ldr	r2, [r3, #24]
 8004334:	4b33      	ldr	r3, [pc, #204]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004336:	430a      	orrs	r2, r1
 8004338:	65da      	str	r2, [r3, #92]	; 0x5c
 800433a:	e005      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433c:	2312      	movs	r3, #18
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	2213      	movs	r2, #19
 8004342:	18ba      	adds	r2, r7, r2
 8004344:	7812      	ldrb	r2, [r2, #0]
 8004346:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004348:	2311      	movs	r3, #17
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d105      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004352:	4b2c      	ldr	r3, [pc, #176]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004354:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004356:	4b2b      	ldr	r3, [pc, #172]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004358:	492e      	ldr	r1, [pc, #184]	; (8004414 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800435a:	400a      	ands	r2, r1
 800435c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2201      	movs	r2, #1
 8004364:	4013      	ands	r3, r2
 8004366:	d009      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004368:	4b26      	ldr	r3, [pc, #152]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800436a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436c:	2203      	movs	r2, #3
 800436e:	4393      	bics	r3, r2
 8004370:	0019      	movs	r1, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	4b23      	ldr	r3, [pc, #140]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004378:	430a      	orrs	r2, r1
 800437a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2240      	movs	r2, #64	; 0x40
 8004382:	4013      	ands	r3, r2
 8004384:	d009      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004386:	4b1f      	ldr	r3, [pc, #124]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438a:	4a23      	ldr	r2, [pc, #140]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800438c:	4013      	ands	r3, r2
 800438e:	0019      	movs	r1, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	4b1b      	ldr	r3, [pc, #108]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004396:	430a      	orrs	r2, r1
 8004398:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	2380      	movs	r3, #128	; 0x80
 80043a0:	01db      	lsls	r3, r3, #7
 80043a2:	4013      	ands	r3, r2
 80043a4:	d008      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043a6:	4b17      	ldr	r3, [pc, #92]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	0899      	lsrs	r1, r3, #2
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695a      	ldr	r2, [r3, #20]
 80043b2:	4b14      	ldr	r3, [pc, #80]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043b4:	430a      	orrs	r2, r1
 80043b6:	655a      	str	r2, [r3, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	2380      	movs	r3, #128	; 0x80
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	4013      	ands	r3, r2
 80043c2:	d009      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80043c4:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	4a14      	ldr	r2, [pc, #80]	; (800441c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043ca:	4013      	ands	r3, r2
 80043cc:	0019      	movs	r1, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	4b0c      	ldr	r3, [pc, #48]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043d4:	430a      	orrs	r2, r1
 80043d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	da09      	bge.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80043e0:	4b08      	ldr	r3, [pc, #32]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	22e0      	movs	r2, #224	; 0xe0
 80043e6:	4393      	bics	r3, r2
 80043e8:	0019      	movs	r1, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	4b05      	ldr	r3, [pc, #20]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043f0:	430a      	orrs	r2, r1
 80043f2:	601a      	str	r2, [r3, #0]
  }
  return status;
 80043f4:	2312      	movs	r3, #18
 80043f6:	18fb      	adds	r3, r7, r3
 80043f8:	781b      	ldrb	r3, [r3, #0]
}
 80043fa:	0018      	movs	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b006      	add	sp, #24
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	40021000 	.word	0x40021000
 8004408:	fffffcff 	.word	0xfffffcff
 800440c:	fffeffff 	.word	0xfffeffff
 8004410:	00001388 	.word	0x00001388
 8004414:	efffffff 	.word	0xefffffff
 8004418:	ffffcfff 	.word	0xffffcfff
 800441c:	ffff3fff 	.word	0xffff3fff

08004420 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e04a      	b.n	80044c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	223d      	movs	r2, #61	; 0x3d
 8004436:	5c9b      	ldrb	r3, [r3, r2]
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d107      	bne.n	800444e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	223c      	movs	r2, #60	; 0x3c
 8004442:	2100      	movs	r1, #0
 8004444:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	0018      	movs	r0, r3
 800444a:	f7fd fb69 	bl	8001b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	223d      	movs	r2, #61	; 0x3d
 8004452:	2102      	movs	r1, #2
 8004454:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3304      	adds	r3, #4
 800445e:	0019      	movs	r1, r3
 8004460:	0010      	movs	r0, r2
 8004462:	f000 fa83 	bl	800496c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2248      	movs	r2, #72	; 0x48
 800446a:	2101      	movs	r1, #1
 800446c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	223e      	movs	r2, #62	; 0x3e
 8004472:	2101      	movs	r1, #1
 8004474:	5499      	strb	r1, [r3, r2]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	223f      	movs	r2, #63	; 0x3f
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2240      	movs	r2, #64	; 0x40
 8004482:	2101      	movs	r1, #1
 8004484:	5499      	strb	r1, [r3, r2]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2241      	movs	r2, #65	; 0x41
 800448a:	2101      	movs	r1, #1
 800448c:	5499      	strb	r1, [r3, r2]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2242      	movs	r2, #66	; 0x42
 8004492:	2101      	movs	r1, #1
 8004494:	5499      	strb	r1, [r3, r2]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2243      	movs	r2, #67	; 0x43
 800449a:	2101      	movs	r1, #1
 800449c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2244      	movs	r2, #68	; 0x44
 80044a2:	2101      	movs	r1, #1
 80044a4:	5499      	strb	r1, [r3, r2]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2245      	movs	r2, #69	; 0x45
 80044aa:	2101      	movs	r1, #1
 80044ac:	5499      	strb	r1, [r3, r2]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2246      	movs	r2, #70	; 0x46
 80044b2:	2101      	movs	r1, #1
 80044b4:	5499      	strb	r1, [r3, r2]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2247      	movs	r2, #71	; 0x47
 80044ba:	2101      	movs	r1, #1
 80044bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	223d      	movs	r2, #61	; 0x3d
 80044c2:	2101      	movs	r1, #1
 80044c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	0018      	movs	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b002      	add	sp, #8
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	223d      	movs	r2, #61	; 0x3d
 80044dc:	5c9b      	ldrb	r3, [r3, r2]
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d001      	beq.n	80044e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e037      	b.n	8004558 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	223d      	movs	r2, #61	; 0x3d
 80044ec:	2102      	movs	r1, #2
 80044ee:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68da      	ldr	r2, [r3, #12]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2101      	movs	r1, #1
 80044fc:	430a      	orrs	r2, r1
 80044fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a16      	ldr	r2, [pc, #88]	; (8004560 <HAL_TIM_Base_Start_IT+0x90>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d004      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x44>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a15      	ldr	r2, [pc, #84]	; (8004564 <HAL_TIM_Base_Start_IT+0x94>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d116      	bne.n	8004542 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	4a13      	ldr	r2, [pc, #76]	; (8004568 <HAL_TIM_Base_Start_IT+0x98>)
 800451c:	4013      	ands	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2b06      	cmp	r3, #6
 8004524:	d016      	beq.n	8004554 <HAL_TIM_Base_Start_IT+0x84>
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	2380      	movs	r3, #128	; 0x80
 800452a:	025b      	lsls	r3, r3, #9
 800452c:	429a      	cmp	r2, r3
 800452e:	d011      	beq.n	8004554 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2101      	movs	r1, #1
 800453c:	430a      	orrs	r2, r1
 800453e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004540:	e008      	b.n	8004554 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2101      	movs	r1, #1
 800454e:	430a      	orrs	r2, r1
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e000      	b.n	8004556 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004554:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	0018      	movs	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	b004      	add	sp, #16
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40012c00 	.word	0x40012c00
 8004564:	40000400 	.word	0x40000400
 8004568:	00010007 	.word	0x00010007

0800456c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2202      	movs	r2, #2
 8004588:	4013      	ands	r3, r2
 800458a:	d021      	beq.n	80045d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2202      	movs	r2, #2
 8004590:	4013      	ands	r3, r2
 8004592:	d01d      	beq.n	80045d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2203      	movs	r2, #3
 800459a:	4252      	negs	r2, r2
 800459c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2203      	movs	r2, #3
 80045ac:	4013      	ands	r3, r2
 80045ae:	d004      	beq.n	80045ba <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	0018      	movs	r0, r3
 80045b4:	f000 f9c2 	bl	800493c <HAL_TIM_IC_CaptureCallback>
 80045b8:	e007      	b.n	80045ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	0018      	movs	r0, r3
 80045be:	f000 f9b5 	bl	800492c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	0018      	movs	r0, r3
 80045c6:	f000 f9c1 	bl	800494c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2204      	movs	r2, #4
 80045d4:	4013      	ands	r3, r2
 80045d6:	d022      	beq.n	800461e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2204      	movs	r2, #4
 80045dc:	4013      	ands	r3, r2
 80045de:	d01e      	beq.n	800461e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2205      	movs	r2, #5
 80045e6:	4252      	negs	r2, r2
 80045e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2202      	movs	r2, #2
 80045ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	23c0      	movs	r3, #192	; 0xc0
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4013      	ands	r3, r2
 80045fc:	d004      	beq.n	8004608 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	0018      	movs	r0, r3
 8004602:	f000 f99b 	bl	800493c <HAL_TIM_IC_CaptureCallback>
 8004606:	e007      	b.n	8004618 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	0018      	movs	r0, r3
 800460c:	f000 f98e 	bl	800492c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	0018      	movs	r0, r3
 8004614:	f000 f99a 	bl	800494c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2208      	movs	r2, #8
 8004622:	4013      	ands	r3, r2
 8004624:	d021      	beq.n	800466a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2208      	movs	r2, #8
 800462a:	4013      	ands	r3, r2
 800462c:	d01d      	beq.n	800466a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2209      	movs	r2, #9
 8004634:	4252      	negs	r2, r2
 8004636:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2204      	movs	r2, #4
 800463c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	69db      	ldr	r3, [r3, #28]
 8004644:	2203      	movs	r2, #3
 8004646:	4013      	ands	r3, r2
 8004648:	d004      	beq.n	8004654 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	0018      	movs	r0, r3
 800464e:	f000 f975 	bl	800493c <HAL_TIM_IC_CaptureCallback>
 8004652:	e007      	b.n	8004664 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	0018      	movs	r0, r3
 8004658:	f000 f968 	bl	800492c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	0018      	movs	r0, r3
 8004660:	f000 f974 	bl	800494c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2210      	movs	r2, #16
 800466e:	4013      	ands	r3, r2
 8004670:	d022      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2210      	movs	r2, #16
 8004676:	4013      	ands	r3, r2
 8004678:	d01e      	beq.n	80046b8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2211      	movs	r2, #17
 8004680:	4252      	negs	r2, r2
 8004682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2208      	movs	r2, #8
 8004688:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	23c0      	movs	r3, #192	; 0xc0
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4013      	ands	r3, r2
 8004696:	d004      	beq.n	80046a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	0018      	movs	r0, r3
 800469c:	f000 f94e 	bl	800493c <HAL_TIM_IC_CaptureCallback>
 80046a0:	e007      	b.n	80046b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f941 	bl	800492c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	0018      	movs	r0, r3
 80046ae:	f000 f94d 	bl	800494c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	d00c      	beq.n	80046da <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2201      	movs	r2, #1
 80046c4:	4013      	ands	r3, r2
 80046c6:	d008      	beq.n	80046da <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2202      	movs	r2, #2
 80046ce:	4252      	negs	r2, r2
 80046d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 f921 	bl	800491c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2280      	movs	r2, #128	; 0x80
 80046de:	4013      	ands	r3, r2
 80046e0:	d00c      	beq.n	80046fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2280      	movs	r2, #128	; 0x80
 80046e6:	4013      	ands	r3, r2
 80046e8:	d008      	beq.n	80046fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2281      	movs	r2, #129	; 0x81
 80046f0:	4252      	negs	r2, r2
 80046f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	0018      	movs	r0, r3
 80046f8:	f000 faaa 	bl	8004c50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	2380      	movs	r3, #128	; 0x80
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	4013      	ands	r3, r2
 8004704:	d00b      	beq.n	800471e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2280      	movs	r2, #128	; 0x80
 800470a:	4013      	ands	r3, r2
 800470c:	d007      	beq.n	800471e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a16      	ldr	r2, [pc, #88]	; (800476c <HAL_TIM_IRQHandler+0x200>)
 8004714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	0018      	movs	r0, r3
 800471a:	f000 faa1 	bl	8004c60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2240      	movs	r2, #64	; 0x40
 8004722:	4013      	ands	r3, r2
 8004724:	d00c      	beq.n	8004740 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2240      	movs	r2, #64	; 0x40
 800472a:	4013      	ands	r3, r2
 800472c:	d008      	beq.n	8004740 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2241      	movs	r2, #65	; 0x41
 8004734:	4252      	negs	r2, r2
 8004736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	0018      	movs	r0, r3
 800473c:	f000 f90e 	bl	800495c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2220      	movs	r2, #32
 8004744:	4013      	ands	r3, r2
 8004746:	d00c      	beq.n	8004762 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	4013      	ands	r3, r2
 800474e:	d008      	beq.n	8004762 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2221      	movs	r2, #33	; 0x21
 8004756:	4252      	negs	r2, r2
 8004758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	0018      	movs	r0, r3
 800475e:	f000 fa6f 	bl	8004c40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	46bd      	mov	sp, r7
 8004766:	b004      	add	sp, #16
 8004768:	bd80      	pop	{r7, pc}
 800476a:	46c0      	nop			; (mov r8, r8)
 800476c:	fffffeff 	.word	0xfffffeff

08004770 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	230f      	movs	r3, #15
 800477c:	18fb      	adds	r3, r7, r3
 800477e:	2200      	movs	r2, #0
 8004780:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	223c      	movs	r2, #60	; 0x3c
 8004786:	5c9b      	ldrb	r3, [r3, r2]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_TIM_ConfigClockSource+0x20>
 800478c:	2302      	movs	r3, #2
 800478e:	e0bc      	b.n	800490a <HAL_TIM_ConfigClockSource+0x19a>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	223c      	movs	r2, #60	; 0x3c
 8004794:	2101      	movs	r1, #1
 8004796:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	223d      	movs	r2, #61	; 0x3d
 800479c:	2102      	movs	r1, #2
 800479e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	4a5a      	ldr	r2, [pc, #360]	; (8004914 <HAL_TIM_ConfigClockSource+0x1a4>)
 80047ac:	4013      	ands	r3, r2
 80047ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	4a59      	ldr	r2, [pc, #356]	; (8004918 <HAL_TIM_ConfigClockSource+0x1a8>)
 80047b4:	4013      	ands	r3, r2
 80047b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2280      	movs	r2, #128	; 0x80
 80047c6:	0192      	lsls	r2, r2, #6
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d040      	beq.n	800484e <HAL_TIM_ConfigClockSource+0xde>
 80047cc:	2280      	movs	r2, #128	; 0x80
 80047ce:	0192      	lsls	r2, r2, #6
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d900      	bls.n	80047d6 <HAL_TIM_ConfigClockSource+0x66>
 80047d4:	e088      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 80047d6:	2280      	movs	r2, #128	; 0x80
 80047d8:	0152      	lsls	r2, r2, #5
 80047da:	4293      	cmp	r3, r2
 80047dc:	d100      	bne.n	80047e0 <HAL_TIM_ConfigClockSource+0x70>
 80047de:	e088      	b.n	80048f2 <HAL_TIM_ConfigClockSource+0x182>
 80047e0:	2280      	movs	r2, #128	; 0x80
 80047e2:	0152      	lsls	r2, r2, #5
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d900      	bls.n	80047ea <HAL_TIM_ConfigClockSource+0x7a>
 80047e8:	e07e      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 80047ea:	2b70      	cmp	r3, #112	; 0x70
 80047ec:	d018      	beq.n	8004820 <HAL_TIM_ConfigClockSource+0xb0>
 80047ee:	d900      	bls.n	80047f2 <HAL_TIM_ConfigClockSource+0x82>
 80047f0:	e07a      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 80047f2:	2b60      	cmp	r3, #96	; 0x60
 80047f4:	d04f      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0x126>
 80047f6:	d900      	bls.n	80047fa <HAL_TIM_ConfigClockSource+0x8a>
 80047f8:	e076      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 80047fa:	2b50      	cmp	r3, #80	; 0x50
 80047fc:	d03b      	beq.n	8004876 <HAL_TIM_ConfigClockSource+0x106>
 80047fe:	d900      	bls.n	8004802 <HAL_TIM_ConfigClockSource+0x92>
 8004800:	e072      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	d057      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x146>
 8004806:	d900      	bls.n	800480a <HAL_TIM_ConfigClockSource+0x9a>
 8004808:	e06e      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 800480a:	2b30      	cmp	r3, #48	; 0x30
 800480c:	d063      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x166>
 800480e:	d86b      	bhi.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 8004810:	2b20      	cmp	r3, #32
 8004812:	d060      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x166>
 8004814:	d868      	bhi.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
 8004816:	2b00      	cmp	r3, #0
 8004818:	d05d      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x166>
 800481a:	2b10      	cmp	r3, #16
 800481c:	d05b      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x166>
 800481e:	e063      	b.n	80048e8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004830:	f000 f984 	bl	8004b3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2277      	movs	r2, #119	; 0x77
 8004840:	4313      	orrs	r3, r2
 8004842:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	609a      	str	r2, [r3, #8]
      break;
 800484c:	e052      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800485e:	f000 f96d 	bl	8004b3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2180      	movs	r1, #128	; 0x80
 800486e:	01c9      	lsls	r1, r1, #7
 8004870:	430a      	orrs	r2, r1
 8004872:	609a      	str	r2, [r3, #8]
      break;
 8004874:	e03e      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004882:	001a      	movs	r2, r3
 8004884:	f000 f8de 	bl	8004a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2150      	movs	r1, #80	; 0x50
 800488e:	0018      	movs	r0, r3
 8004890:	f000 f938 	bl	8004b04 <TIM_ITRx_SetConfig>
      break;
 8004894:	e02e      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a2:	001a      	movs	r2, r3
 80048a4:	f000 f8fc 	bl	8004aa0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2160      	movs	r1, #96	; 0x60
 80048ae:	0018      	movs	r0, r3
 80048b0:	f000 f928 	bl	8004b04 <TIM_ITRx_SetConfig>
      break;
 80048b4:	e01e      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c2:	001a      	movs	r2, r3
 80048c4:	f000 f8be 	bl	8004a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2140      	movs	r1, #64	; 0x40
 80048ce:	0018      	movs	r0, r3
 80048d0:	f000 f918 	bl	8004b04 <TIM_ITRx_SetConfig>
      break;
 80048d4:	e00e      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	0019      	movs	r1, r3
 80048e0:	0010      	movs	r0, r2
 80048e2:	f000 f90f 	bl	8004b04 <TIM_ITRx_SetConfig>
      break;
 80048e6:	e005      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80048e8:	230f      	movs	r3, #15
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	2201      	movs	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
      break;
 80048f0:	e000      	b.n	80048f4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80048f2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	223d      	movs	r2, #61	; 0x3d
 80048f8:	2101      	movs	r1, #1
 80048fa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	223c      	movs	r2, #60	; 0x3c
 8004900:	2100      	movs	r1, #0
 8004902:	5499      	strb	r1, [r3, r2]

  return status;
 8004904:	230f      	movs	r3, #15
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781b      	ldrb	r3, [r3, #0]
}
 800490a:	0018      	movs	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	b004      	add	sp, #16
 8004910:	bd80      	pop	{r7, pc}
 8004912:	46c0      	nop			; (mov r8, r8)
 8004914:	ffceff88 	.word	0xffceff88
 8004918:	ffff00ff 	.word	0xffff00ff

0800491c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004924:	46c0      	nop			; (mov r8, r8)
 8004926:	46bd      	mov	sp, r7
 8004928:	b002      	add	sp, #8
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004934:	46c0      	nop			; (mov r8, r8)
 8004936:	46bd      	mov	sp, r7
 8004938:	b002      	add	sp, #8
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004944:	46c0      	nop			; (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b002      	add	sp, #8
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	b002      	add	sp, #8
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004964:	46c0      	nop			; (mov r8, r8)
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bd80      	pop	{r7, pc}

0800496c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a2b      	ldr	r2, [pc, #172]	; (8004a2c <TIM_Base_SetConfig+0xc0>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d003      	beq.n	800498c <TIM_Base_SetConfig+0x20>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a2a      	ldr	r2, [pc, #168]	; (8004a30 <TIM_Base_SetConfig+0xc4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d108      	bne.n	800499e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2270      	movs	r2, #112	; 0x70
 8004990:	4393      	bics	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a22      	ldr	r2, [pc, #136]	; (8004a2c <TIM_Base_SetConfig+0xc0>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d00f      	beq.n	80049c6 <TIM_Base_SetConfig+0x5a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a21      	ldr	r2, [pc, #132]	; (8004a30 <TIM_Base_SetConfig+0xc4>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00b      	beq.n	80049c6 <TIM_Base_SetConfig+0x5a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a20      	ldr	r2, [pc, #128]	; (8004a34 <TIM_Base_SetConfig+0xc8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d007      	beq.n	80049c6 <TIM_Base_SetConfig+0x5a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a1f      	ldr	r2, [pc, #124]	; (8004a38 <TIM_Base_SetConfig+0xcc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_Base_SetConfig+0x5a>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a1e      	ldr	r2, [pc, #120]	; (8004a3c <TIM_Base_SetConfig+0xd0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d108      	bne.n	80049d8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	4a1d      	ldr	r2, [pc, #116]	; (8004a40 <TIM_Base_SetConfig+0xd4>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2280      	movs	r2, #128	; 0x80
 80049dc:	4393      	bics	r3, r2
 80049de:	001a      	movs	r2, r3
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a0a      	ldr	r2, [pc, #40]	; (8004a2c <TIM_Base_SetConfig+0xc0>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d007      	beq.n	8004a16 <TIM_Base_SetConfig+0xaa>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a0b      	ldr	r2, [pc, #44]	; (8004a38 <TIM_Base_SetConfig+0xcc>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d003      	beq.n	8004a16 <TIM_Base_SetConfig+0xaa>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <TIM_Base_SetConfig+0xd0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d103      	bne.n	8004a1e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	615a      	str	r2, [r3, #20]
}
 8004a24:	46c0      	nop			; (mov r8, r8)
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b004      	add	sp, #16
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40012c00 	.word	0x40012c00
 8004a30:	40000400 	.word	0x40000400
 8004a34:	40002000 	.word	0x40002000
 8004a38:	40014400 	.word	0x40014400
 8004a3c:	40014800 	.word	0x40014800
 8004a40:	fffffcff 	.word	0xfffffcff

08004a44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	4393      	bics	r3, r2
 8004a5e:	001a      	movs	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	22f0      	movs	r2, #240	; 0xf0
 8004a6e:	4393      	bics	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	220a      	movs	r2, #10
 8004a80:	4393      	bics	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	621a      	str	r2, [r3, #32]
}
 8004a98:	46c0      	nop			; (mov r8, r8)
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b006      	add	sp, #24
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	2210      	movs	r2, #16
 8004ab8:	4393      	bics	r3, r2
 8004aba:	001a      	movs	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	4a0d      	ldr	r2, [pc, #52]	; (8004b00 <TIM_TI2_ConfigInputStage+0x60>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	031b      	lsls	r3, r3, #12
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	22a0      	movs	r2, #160	; 0xa0
 8004adc:	4393      	bics	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
}
 8004af6:	46c0      	nop			; (mov r8, r8)
 8004af8:	46bd      	mov	sp, r7
 8004afa:	b006      	add	sp, #24
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	46c0      	nop			; (mov r8, r8)
 8004b00:	ffff0fff 	.word	0xffff0fff

08004b04 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4a08      	ldr	r2, [pc, #32]	; (8004b38 <TIM_ITRx_SetConfig+0x34>)
 8004b18:	4013      	ands	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	2207      	movs	r2, #7
 8004b24:	4313      	orrs	r3, r2
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	609a      	str	r2, [r3, #8]
}
 8004b2e:	46c0      	nop			; (mov r8, r8)
 8004b30:	46bd      	mov	sp, r7
 8004b32:	b004      	add	sp, #16
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	ffcfff8f 	.word	0xffcfff8f

08004b3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b086      	sub	sp, #24
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	4a09      	ldr	r2, [pc, #36]	; (8004b78 <TIM_ETR_SetConfig+0x3c>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	021a      	lsls	r2, r3, #8
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	609a      	str	r2, [r3, #8]
}
 8004b70:	46c0      	nop			; (mov r8, r8)
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b006      	add	sp, #24
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	ffff00ff 	.word	0xffff00ff

08004b7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	223c      	movs	r2, #60	; 0x3c
 8004b8a:	5c9b      	ldrb	r3, [r3, r2]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e04a      	b.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	223c      	movs	r2, #60	; 0x3c
 8004b98:	2101      	movs	r1, #1
 8004b9a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	223d      	movs	r2, #61	; 0x3d
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a1e      	ldr	r2, [pc, #120]	; (8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d108      	bne.n	8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4a1d      	ldr	r2, [pc, #116]	; (8004c38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2270      	movs	r2, #112	; 0x70
 8004bd4:	4393      	bics	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a11      	ldr	r2, [pc, #68]	; (8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d004      	beq.n	8004bfe <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a10      	ldr	r2, [pc, #64]	; (8004c3c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d10c      	bne.n	8004c18 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2280      	movs	r2, #128	; 0x80
 8004c02:	4393      	bics	r3, r2
 8004c04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	223d      	movs	r2, #61	; 0x3d
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	223c      	movs	r2, #60	; 0x3c
 8004c24:	2100      	movs	r1, #0
 8004c26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b004      	add	sp, #16
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	ff0fffff 	.word	0xff0fffff
 8004c3c:	40000400 	.word	0x40000400

08004c40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c48:	46c0      	nop			; (mov r8, r8)
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b002      	add	sp, #8
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	b002      	add	sp, #8
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c68:	46c0      	nop			; (mov r8, r8)
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b002      	add	sp, #8
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <memset>:
 8004c70:	0003      	movs	r3, r0
 8004c72:	1882      	adds	r2, r0, r2
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d100      	bne.n	8004c7a <memset+0xa>
 8004c78:	4770      	bx	lr
 8004c7a:	7019      	strb	r1, [r3, #0]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	e7f9      	b.n	8004c74 <memset+0x4>

08004c80 <__libc_init_array>:
 8004c80:	b570      	push	{r4, r5, r6, lr}
 8004c82:	2600      	movs	r6, #0
 8004c84:	4c0c      	ldr	r4, [pc, #48]	; (8004cb8 <__libc_init_array+0x38>)
 8004c86:	4d0d      	ldr	r5, [pc, #52]	; (8004cbc <__libc_init_array+0x3c>)
 8004c88:	1b64      	subs	r4, r4, r5
 8004c8a:	10a4      	asrs	r4, r4, #2
 8004c8c:	42a6      	cmp	r6, r4
 8004c8e:	d109      	bne.n	8004ca4 <__libc_init_array+0x24>
 8004c90:	2600      	movs	r6, #0
 8004c92:	f000 f819 	bl	8004cc8 <_init>
 8004c96:	4c0a      	ldr	r4, [pc, #40]	; (8004cc0 <__libc_init_array+0x40>)
 8004c98:	4d0a      	ldr	r5, [pc, #40]	; (8004cc4 <__libc_init_array+0x44>)
 8004c9a:	1b64      	subs	r4, r4, r5
 8004c9c:	10a4      	asrs	r4, r4, #2
 8004c9e:	42a6      	cmp	r6, r4
 8004ca0:	d105      	bne.n	8004cae <__libc_init_array+0x2e>
 8004ca2:	bd70      	pop	{r4, r5, r6, pc}
 8004ca4:	00b3      	lsls	r3, r6, #2
 8004ca6:	58eb      	ldr	r3, [r5, r3]
 8004ca8:	4798      	blx	r3
 8004caa:	3601      	adds	r6, #1
 8004cac:	e7ee      	b.n	8004c8c <__libc_init_array+0xc>
 8004cae:	00b3      	lsls	r3, r6, #2
 8004cb0:	58eb      	ldr	r3, [r5, r3]
 8004cb2:	4798      	blx	r3
 8004cb4:	3601      	adds	r6, #1
 8004cb6:	e7f2      	b.n	8004c9e <__libc_init_array+0x1e>
 8004cb8:	08004db8 	.word	0x08004db8
 8004cbc:	08004db8 	.word	0x08004db8
 8004cc0:	08004dbc 	.word	0x08004dbc
 8004cc4:	08004db8 	.word	0x08004db8

08004cc8 <_init>:
 8004cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cca:	46c0      	nop			; (mov r8, r8)
 8004ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cce:	bc08      	pop	{r3}
 8004cd0:	469e      	mov	lr, r3
 8004cd2:	4770      	bx	lr

08004cd4 <_fini>:
 8004cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd6:	46c0      	nop			; (mov r8, r8)
 8004cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cda:	bc08      	pop	{r3}
 8004cdc:	469e      	mov	lr, r3
 8004cde:	4770      	bx	lr
