Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 27 19:59:09 2025
| Host         : DESKTOP-388C9Q6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.192        0.000                      0                 3615        0.051        0.000                      0                 3615        7.000        0.000                       0                  3605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.192        0.000                      0                 3615        0.051        0.000                      0                 3615        7.000        0.000                       0                  3605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_real_reg_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.472ns  (logic 8.509ns (63.159%)  route 4.963ns (36.841%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 20.016 - 15.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.910     5.672    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y100        FDCE                                         r  fft_inst/s2_real_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     6.190 r  fft_inst/s2_real_reg_reg[6][0]/Q
                         net (fo=2, routed)           1.651     7.842    fft_inst/stage3_group[0].stage3_inner[2].b/mi0__2_0[0]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.878 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.880    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1_n_106
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.398 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__2/P[2]
                         net (fo=2, routed)           1.098    14.496    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__3[19]
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    14.620 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7/O
                         net (fo=1, routed)           0.000    14.620    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.996 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.996    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.113    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.230    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][19]_i_6/O[1]
                         net (fo=2, routed)           2.212    17.765    fft_inst/p_0_in2_in_3[14]
    SLICE_X67Y77         LUT2 (Prop_lut2_I1_O)        0.306    18.071 r  fft_inst/s3_real_reg[2][15]_i_3/O
                         net (fo=1, routed)           0.000    18.071    fft_inst/s3_real_reg[2][15]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.469 r  fft_inst/s3_real_reg_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.469    fft_inst/s3_real_reg_reg[2][15]_i_1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.583 r  fft_inst/s3_real_reg_reg[2][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.583    fft_inst/s3_real_reg_reg[2][19]_i_1_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.697 r  fft_inst/s3_real_reg_reg[2][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.697    fft_inst/s3_real_reg_reg[2][23]_i_1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  fft_inst/s3_real_reg_reg[2][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.811    fft_inst/s3_real_reg_reg[2][27]_i_1_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.145 r  fft_inst/s3_real_reg_reg[2][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.145    fft_inst/s3_real_reg_reg[2][31]_i_1_n_6
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534    20.016    fft_inst/clk_IBUF_BUFG
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][29]/C
                         clock pessimism              0.294    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X67Y81         FDCE (Setup_fdce_C_D)        0.062    20.337    fft_inst/s3_real_reg_reg[2][29]
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_real_reg_reg[2][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.451ns  (logic 8.488ns (63.102%)  route 4.963ns (36.898%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 20.016 - 15.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.910     5.672    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y100        FDCE                                         r  fft_inst/s2_real_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     6.190 r  fft_inst/s2_real_reg_reg[6][0]/Q
                         net (fo=2, routed)           1.651     7.842    fft_inst/stage3_group[0].stage3_inner[2].b/mi0__2_0[0]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.878 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.880    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1_n_106
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.398 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__2/P[2]
                         net (fo=2, routed)           1.098    14.496    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__3[19]
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    14.620 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7/O
                         net (fo=1, routed)           0.000    14.620    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.996 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.996    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.113    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.230    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][19]_i_6/O[1]
                         net (fo=2, routed)           2.212    17.765    fft_inst/p_0_in2_in_3[14]
    SLICE_X67Y77         LUT2 (Prop_lut2_I1_O)        0.306    18.071 r  fft_inst/s3_real_reg[2][15]_i_3/O
                         net (fo=1, routed)           0.000    18.071    fft_inst/s3_real_reg[2][15]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.469 r  fft_inst/s3_real_reg_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.469    fft_inst/s3_real_reg_reg[2][15]_i_1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.583 r  fft_inst/s3_real_reg_reg[2][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.583    fft_inst/s3_real_reg_reg[2][19]_i_1_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.697 r  fft_inst/s3_real_reg_reg[2][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.697    fft_inst/s3_real_reg_reg[2][23]_i_1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  fft_inst/s3_real_reg_reg[2][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.811    fft_inst/s3_real_reg_reg[2][27]_i_1_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.124 r  fft_inst/s3_real_reg_reg[2][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.124    fft_inst/s3_real_reg_reg[2][31]_i_1_n_4
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534    20.016    fft_inst/clk_IBUF_BUFG
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][31]/C
                         clock pessimism              0.294    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X67Y81         FDCE (Setup_fdce_C_D)        0.062    20.337    fft_inst/s3_real_reg_reg[2][31]
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                         -19.124    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 fft_inst/s2_imag_reg_reg[7][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_imag_reg_reg[7][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 8.708ns (63.488%)  route 5.008ns (36.512%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.780     5.542    fft_inst/clk_IBUF_BUFG
    SLICE_X100Y83        FDCE                                         r  fft_inst/s2_imag_reg_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.518     6.060 r  fft_inst/s2_imag_reg_reg[7][14]/Q
                         net (fo=2, routed)           1.295     7.356    fft_inst/stage3_group[0].stage3_inner[3].b/Q[14]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.392 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.394    fft_inst/stage3_group[0].stage3_inner[3].b/mi0_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.912 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0__0/P[0]
                         net (fo=1, routed)           0.945    13.856    fft_inst/stage3_group[0].stage3_inner[3].b/mi0__3[17]
    SLICE_X93Y86         LUT2 (Prop_lut2_I1_O)        0.124    13.980 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9/O
                         net (fo=1, routed)           0.000    13.980    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9_n_0
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.530 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.530    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.752 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6/O[0]
                         net (fo=2, routed)           2.766    17.518    fft_inst/p_0_in_4[5]
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.299    17.817 r  fft_inst/s3_imag_reg[7][7]_i_4/O
                         net (fo=1, routed)           0.000    17.817    fft_inst/s3_imag_reg[7][7]_i_4_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.350 r  fft_inst/s3_imag_reg_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.350    fft_inst/s3_imag_reg_reg[7][7]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.467 r  fft_inst/s3_imag_reg_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.467    fft_inst/s3_imag_reg_reg[7][11]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.584 r  fft_inst/s3_imag_reg_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    fft_inst/s3_imag_reg_reg[7][15]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.701 r  fft_inst/s3_imag_reg_reg[7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.701    fft_inst/s3_imag_reg_reg[7][19]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.818 r  fft_inst/s3_imag_reg_reg[7][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    fft_inst/s3_imag_reg_reg[7][23]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  fft_inst/s3_imag_reg_reg[7][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.935    fft_inst/s3_imag_reg_reg[7][27]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.258 r  fft_inst/s3_imag_reg_reg[7][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.258    fft_inst/s3_imag_reg_reg[7][31]_i_1_n_6
    SLICE_X62Y57         FDCE                                         r  fft_inst/s3_imag_reg_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.542    20.024    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  fft_inst/s3_imag_reg_reg[7][29]/C
                         clock pessimism              0.394    20.418    
                         clock uncertainty           -0.035    20.383    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.109    20.492    fft_inst/s3_imag_reg_reg[7][29]
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -19.258    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 fft_inst/s2_imag_reg_reg[7][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_imag_reg_reg[7][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 8.700ns (63.466%)  route 5.008ns (36.534%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.780     5.542    fft_inst/clk_IBUF_BUFG
    SLICE_X100Y83        FDCE                                         r  fft_inst/s2_imag_reg_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.518     6.060 r  fft_inst/s2_imag_reg_reg[7][14]/Q
                         net (fo=2, routed)           1.295     7.356    fft_inst/stage3_group[0].stage3_inner[3].b/Q[14]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.392 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.394    fft_inst/stage3_group[0].stage3_inner[3].b/mi0_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.912 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0__0/P[0]
                         net (fo=1, routed)           0.945    13.856    fft_inst/stage3_group[0].stage3_inner[3].b/mi0__3[17]
    SLICE_X93Y86         LUT2 (Prop_lut2_I1_O)        0.124    13.980 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9/O
                         net (fo=1, routed)           0.000    13.980    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9_n_0
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.530 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.530    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.752 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6/O[0]
                         net (fo=2, routed)           2.766    17.518    fft_inst/p_0_in_4[5]
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.299    17.817 r  fft_inst/s3_imag_reg[7][7]_i_4/O
                         net (fo=1, routed)           0.000    17.817    fft_inst/s3_imag_reg[7][7]_i_4_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.350 r  fft_inst/s3_imag_reg_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.350    fft_inst/s3_imag_reg_reg[7][7]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.467 r  fft_inst/s3_imag_reg_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.467    fft_inst/s3_imag_reg_reg[7][11]_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.584 r  fft_inst/s3_imag_reg_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.584    fft_inst/s3_imag_reg_reg[7][15]_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.701 r  fft_inst/s3_imag_reg_reg[7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.701    fft_inst/s3_imag_reg_reg[7][19]_i_1_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.818 r  fft_inst/s3_imag_reg_reg[7][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.818    fft_inst/s3_imag_reg_reg[7][23]_i_1_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  fft_inst/s3_imag_reg_reg[7][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.935    fft_inst/s3_imag_reg_reg[7][27]_i_1_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.250 r  fft_inst/s3_imag_reg_reg[7][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.250    fft_inst/s3_imag_reg_reg[7][31]_i_1_n_4
    SLICE_X62Y57         FDCE                                         r  fft_inst/s3_imag_reg_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.542    20.024    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  fft_inst/s3_imag_reg_reg[7][31]/C
                         clock pessimism              0.394    20.418    
                         clock uncertainty           -0.035    20.383    
    SLICE_X62Y57         FDCE (Setup_fdce_C_D)        0.109    20.492    fft_inst/s3_imag_reg_reg[7][31]
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -19.250    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_real_reg_reg[6][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.456ns  (logic 8.489ns (63.086%)  route 4.967ns (36.914%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 20.016 - 15.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.910     5.672    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y100        FDCE                                         r  fft_inst/s2_real_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     6.190 r  fft_inst/s2_real_reg_reg[6][0]/Q
                         net (fo=2, routed)           1.651     7.842    fft_inst/stage3_group[0].stage3_inner[2].b/mi0__2_0[0]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.878 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.880    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1_n_106
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.398 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__2/P[2]
                         net (fo=2, routed)           1.098    14.496    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__3[19]
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    14.620 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7/O
                         net (fo=1, routed)           0.000    14.620    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.996 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.996    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.113    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.230    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][19]_i_6/O[1]
                         net (fo=2, routed)           2.216    17.769    fft_inst/p_0_in2_in_3[14]
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.306    18.075 r  fft_inst/s3_real_reg[6][15]_i_3/O
                         net (fo=1, routed)           0.000    18.075    fft_inst/s3_real_reg[6][15]_i_3_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.455 r  fft_inst/s3_real_reg_reg[6][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    fft_inst/s3_real_reg_reg[6][15]_i_1_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  fft_inst/s3_real_reg_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    fft_inst/s3_real_reg_reg[6][19]_i_1_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  fft_inst/s3_real_reg_reg[6][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.689    fft_inst/s3_real_reg_reg[6][23]_i_1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.806 r  fft_inst/s3_real_reg_reg[6][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.806    fft_inst/s3_real_reg_reg[6][27]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.129 r  fft_inst/s3_real_reg_reg[6][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.129    fft_inst/s3_real_reg_reg[6][31]_i_1_n_6
    SLICE_X66Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534    20.016    fft_inst/clk_IBUF_BUFG
    SLICE_X66Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[6][29]/C
                         clock pessimism              0.294    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X66Y81         FDCE (Setup_fdce_C_D)        0.109    20.384    fft_inst/s3_real_reg_reg[6][29]
  -------------------------------------------------------------------
                         required time                         20.384    
                         arrival time                         -19.129    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_real_reg_reg[6][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 8.481ns (63.064%)  route 4.967ns (36.936%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 20.016 - 15.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.910     5.672    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y100        FDCE                                         r  fft_inst/s2_real_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     6.190 r  fft_inst/s2_real_reg_reg[6][0]/Q
                         net (fo=2, routed)           1.651     7.842    fft_inst/stage3_group[0].stage3_inner[2].b/mi0__2_0[0]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.878 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.880    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1_n_106
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.398 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__2/P[2]
                         net (fo=2, routed)           1.098    14.496    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__3[19]
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    14.620 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7/O
                         net (fo=1, routed)           0.000    14.620    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.996 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.996    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.113    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.230    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][19]_i_6/O[1]
                         net (fo=2, routed)           2.216    17.769    fft_inst/p_0_in2_in_3[14]
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.306    18.075 r  fft_inst/s3_real_reg[6][15]_i_3/O
                         net (fo=1, routed)           0.000    18.075    fft_inst/s3_real_reg[6][15]_i_3_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.455 r  fft_inst/s3_real_reg_reg[6][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    fft_inst/s3_real_reg_reg[6][15]_i_1_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.572 r  fft_inst/s3_real_reg_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    fft_inst/s3_real_reg_reg[6][19]_i_1_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.689 r  fft_inst/s3_real_reg_reg[6][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.689    fft_inst/s3_real_reg_reg[6][23]_i_1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.806 r  fft_inst/s3_real_reg_reg[6][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.806    fft_inst/s3_real_reg_reg[6][27]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.121 r  fft_inst/s3_real_reg_reg[6][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.121    fft_inst/s3_real_reg_reg[6][31]_i_1_n_4
    SLICE_X66Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534    20.016    fft_inst/clk_IBUF_BUFG
    SLICE_X66Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[6][31]/C
                         clock pessimism              0.294    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X66Y81         FDCE (Setup_fdce_C_D)        0.109    20.384    fft_inst/s3_real_reg_reg[6][31]
  -------------------------------------------------------------------
                         required time                         20.384    
                         arrival time                         -19.121    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_imag_reg_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 8.620ns (64.417%)  route 4.762ns (35.583%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 20.006 - 15.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.909     5.671    fft_inst/clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  fft_inst/s2_real_reg_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDCE (Prop_fdce_C_Q)         0.456     6.127 r  fft_inst/s2_real_reg_reg[4][13]/Q
                         net (fo=2, routed)           1.543     7.670    fft_inst/stage3_group[0].stage3_inner[0].b/mi0__2_0[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    11.706 r  fft_inst/stage3_group[0].stage3_inner[0].b/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.708    fft_inst/stage3_group[0].stage3_inner[0].b/mi0__1_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.226 r  fft_inst/stage3_group[0].stage3_inner[0].b/mi0__2/P[0]
                         net (fo=2, routed)           0.936    14.162    fft_inst/stage3_group[0].stage3_inner[0].b/mi00_in[17]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.124    14.286 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg[0][7]_i_9/O
                         net (fo=1, routed)           0.000    14.286    fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg[0][7]_i_9_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.819 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][7]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.820    fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][7]_i_6_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.937 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.937    fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][11]_i_6_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.054 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.054    fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][15]_i_6_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.171 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.171    fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][19]_i_6_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.486 r  fft_inst/stage3_group[0].stage3_inner[0].b/s3_imag_reg_reg[0][23]_i_6/O[3]
                         net (fo=2, routed)           2.271    17.757    fft_inst/p_0_in[20]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.307    18.064 r  fft_inst/s3_imag_reg[0][23]_i_5/O
                         net (fo=1, routed)           0.000    18.064    fft_inst/s3_imag_reg[0][23]_i_5_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.596 r  fft_inst/s3_imag_reg_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    18.605    fft_inst/s3_imag_reg_reg[0][23]_i_1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.719 r  fft_inst/s3_imag_reg_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.719    fft_inst/s3_imag_reg_reg[0][27]_i_1_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.053 r  fft_inst/s3_imag_reg_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.053    fft_inst/s3_imag_reg_reg[0][31]_i_1_n_6
    SLICE_X55Y76         FDCE                                         r  fft_inst/s3_imag_reg_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.524    20.006    fft_inst/clk_IBUF_BUFG
    SLICE_X55Y76         FDCE                                         r  fft_inst/s3_imag_reg_reg[0][29]/C
                         clock pessimism              0.294    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X55Y76         FDCE (Setup_fdce_C_D)        0.062    20.327    fft_inst/s3_imag_reg_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 fft_inst/s2_imag_reg_reg[7][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_imag_reg_reg[3][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.673ns  (logic 8.705ns (63.665%)  route 4.968ns (36.335%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.780     5.542    fft_inst/clk_IBUF_BUFG
    SLICE_X100Y83        FDCE                                         r  fft_inst/s2_imag_reg_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.518     6.060 r  fft_inst/s2_imag_reg_reg[7][14]/Q
                         net (fo=2, routed)           1.295     7.356    fft_inst/stage3_group[0].stage3_inner[3].b/Q[14]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.392 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.394    fft_inst/stage3_group[0].stage3_inner[3].b/mi0_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.912 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0__0/P[0]
                         net (fo=1, routed)           0.945    13.856    fft_inst/stage3_group[0].stage3_inner[3].b/mi0__3[17]
    SLICE_X93Y86         LUT2 (Prop_lut2_I1_O)        0.124    13.980 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9/O
                         net (fo=1, routed)           0.000    13.980    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9_n_0
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.530 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.530    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.644 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.644    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][15]_i_6/O[0]
                         net (fo=2, routed)           2.726    17.593    fft_inst/p_0_in_4[9]
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.299    17.892 r  fft_inst/s3_imag_reg[3][11]_i_4/O
                         net (fo=1, routed)           0.000    17.892    fft_inst/s3_imag_reg[3][11]_i_4_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.425 r  fft_inst/s3_imag_reg_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.425    fft_inst/s3_imag_reg_reg[3][11]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.542 r  fft_inst/s3_imag_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.542    fft_inst/s3_imag_reg_reg[3][15]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.659 r  fft_inst/s3_imag_reg_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.659    fft_inst/s3_imag_reg_reg[3][19]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  fft_inst/s3_imag_reg_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.776    fft_inst/s3_imag_reg_reg[3][23]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  fft_inst/s3_imag_reg_reg[3][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.893    fft_inst/s3_imag_reg_reg[3][27]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.216 r  fft_inst/s3_imag_reg_reg[3][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.216    fft_inst/s3_imag_reg_reg[3][31]_i_1_n_6
    SLICE_X66Y60         FDCE                                         r  fft_inst/s3_imag_reg_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.542    20.024    fft_inst/clk_IBUF_BUFG
    SLICE_X66Y60         FDCE                                         r  fft_inst/s3_imag_reg_reg[3][29]/C
                         clock pessimism              0.394    20.418    
                         clock uncertainty           -0.035    20.383    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.109    20.492    fft_inst/s3_imag_reg_reg[3][29]
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 fft_inst/s2_imag_reg_reg[7][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_imag_reg_reg[3][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.665ns  (logic 8.697ns (63.643%)  route 4.968ns (36.357%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 20.024 - 15.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.780     5.542    fft_inst/clk_IBUF_BUFG
    SLICE_X100Y83        FDCE                                         r  fft_inst/s2_imag_reg_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.518     6.060 r  fft_inst/s2_imag_reg_reg[7][14]/Q
                         net (fo=2, routed)           1.295     7.356    fft_inst/stage3_group[0].stage3_inner[3].b/Q[14]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.392 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.394    fft_inst/stage3_group[0].stage3_inner[3].b/mi0_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.912 r  fft_inst/stage3_group[0].stage3_inner[3].b/mi0__0/P[0]
                         net (fo=1, routed)           0.945    13.856    fft_inst/stage3_group[0].stage3_inner[3].b/mi0__3[17]
    SLICE_X93Y86         LUT2 (Prop_lut2_I1_O)        0.124    13.980 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9/O
                         net (fo=1, routed)           0.000    13.980    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg[3][7]_i_9_n_0
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.530 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.530    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][7]_i_6_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.644 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.644    fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][11]_i_6_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  fft_inst/stage3_group[0].stage3_inner[3].b/s3_imag_reg_reg[3][15]_i_6/O[0]
                         net (fo=2, routed)           2.726    17.593    fft_inst/p_0_in_4[9]
    SLICE_X66Y55         LUT2 (Prop_lut2_I1_O)        0.299    17.892 r  fft_inst/s3_imag_reg[3][11]_i_4/O
                         net (fo=1, routed)           0.000    17.892    fft_inst/s3_imag_reg[3][11]_i_4_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.425 r  fft_inst/s3_imag_reg_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.425    fft_inst/s3_imag_reg_reg[3][11]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.542 r  fft_inst/s3_imag_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.542    fft_inst/s3_imag_reg_reg[3][15]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.659 r  fft_inst/s3_imag_reg_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.659    fft_inst/s3_imag_reg_reg[3][19]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.776 r  fft_inst/s3_imag_reg_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.776    fft_inst/s3_imag_reg_reg[3][23]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.893 r  fft_inst/s3_imag_reg_reg[3][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.893    fft_inst/s3_imag_reg_reg[3][27]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.208 r  fft_inst/s3_imag_reg_reg[3][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.208    fft_inst/s3_imag_reg_reg[3][31]_i_1_n_4
    SLICE_X66Y60         FDCE                                         r  fft_inst/s3_imag_reg_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.542    20.024    fft_inst/clk_IBUF_BUFG
    SLICE_X66Y60         FDCE                                         r  fft_inst/s3_imag_reg_reg[3][31]/C
                         clock pessimism              0.394    20.418    
                         clock uncertainty           -0.035    20.383    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)        0.109    20.492    fft_inst/s3_imag_reg_reg[3][31]
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -19.208    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 fft_inst/s2_real_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s3_real_reg_reg[2][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.377ns  (logic 8.414ns (62.897%)  route 4.963ns (37.103%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 20.016 - 15.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.910     5.672    fft_inst/clk_IBUF_BUFG
    SLICE_X62Y100        FDCE                                         r  fft_inst/s2_real_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     6.190 r  fft_inst/s2_real_reg_reg[6][0]/Q
                         net (fo=2, routed)           1.651     7.842    fft_inst/stage3_group[0].stage3_inner[2].b/mi0__2_0[0]
    DSP48_X4Y41          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.878 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.880    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__1_n_106
    DSP48_X4Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.398 r  fft_inst/stage3_group[0].stage3_inner[2].b/mr0__2/P[2]
                         net (fo=2, routed)           1.098    14.496    fft_inst/stage3_group[0].stage3_inner[2].b/mr0__3[19]
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    14.620 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7/O
                         net (fo=1, routed)           0.000    14.620    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg[2][7]_i_7_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.996 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.996    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][7]_i_6_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.113    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][11]_i_6_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.230    fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][15]_i_6_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  fft_inst/stage3_group[0].stage3_inner[2].b/s3_real_reg_reg[2][19]_i_6/O[1]
                         net (fo=2, routed)           2.212    17.765    fft_inst/p_0_in2_in_3[14]
    SLICE_X67Y77         LUT2 (Prop_lut2_I1_O)        0.306    18.071 r  fft_inst/s3_real_reg[2][15]_i_3/O
                         net (fo=1, routed)           0.000    18.071    fft_inst/s3_real_reg[2][15]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.469 r  fft_inst/s3_real_reg_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.469    fft_inst/s3_real_reg_reg[2][15]_i_1_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.583 r  fft_inst/s3_real_reg_reg[2][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.583    fft_inst/s3_real_reg_reg[2][19]_i_1_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.697 r  fft_inst/s3_real_reg_reg[2][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.697    fft_inst/s3_real_reg_reg[2][23]_i_1_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  fft_inst/s3_real_reg_reg[2][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.811    fft_inst/s3_real_reg_reg[2][27]_i_1_n_0
    SLICE_X67Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.050 r  fft_inst/s3_real_reg_reg[2][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.050    fft_inst/s3_real_reg_reg[2][31]_i_1_n_5
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        1.534    20.016    fft_inst/clk_IBUF_BUFG
    SLICE_X67Y81         FDCE                                         r  fft_inst/s3_real_reg_reg[2][30]/C
                         clock pessimism              0.294    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X67Y81         FDCE (Setup_fdce_C_D)        0.062    20.337    fft_inst/s3_real_reg_reg[2][30]
  -------------------------------------------------------------------
                         required time                         20.337    
                         arrival time                         -19.050    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.613%)  route 0.196ns (43.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][4]/Q
                         net (fo=4, routed)           0.196     1.872    fft_inst/data_real_in_reg_reg_n_0_[0][4]
    SLICE_X82Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  fft_inst/s1_real_reg[0][7]_i_5/O
                         net (fo=1, routed)           0.000     1.917    fft_inst/s1_real_reg[0][7]_i_5_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.987 r  fft_inst/s1_real_reg_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    fft_inst/s1_real[0]_0[4]
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][4]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.134     1.936    fft_inst/s1_real_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.246%)  route 0.191ns (42.754%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][4]/Q
                         net (fo=4, routed)           0.191     1.867    fft_inst/data_real_in_reg_reg_n_0_[0][4]
    SLICE_X83Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  fft_inst/s1_real_reg[1][7]_i_5/O
                         net (fo=1, routed)           0.000     1.912    fft_inst/s1_real_reg[1][7]_i_5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.982 r  fft_inst/s1_real_reg_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    fft_inst/s1_real[1]_1[4]
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][4]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X83Y50         FDCE (Hold_fdce_C_D)         0.105     1.907    fft_inst/s1_real_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.291ns (59.730%)  route 0.196ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][4]/Q
                         net (fo=4, routed)           0.196     1.872    fft_inst/data_real_in_reg_reg_n_0_[0][4]
    SLICE_X82Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  fft_inst/s1_real_reg[0][7]_i_5/O
                         net (fo=1, routed)           0.000     1.917    fft_inst/s1_real_reg[0][7]_i_5_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.022 r  fft_inst/s1_real_reg_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    fft_inst/s1_real[0]_0[5]
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][5]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.134     1.936    fft_inst/s1_real_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.323ns (69.895%)  route 0.139ns (30.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][2]/Q
                         net (fo=4, routed)           0.138     1.814    fft_inst/data_real_in_reg_reg_n_0_[0][2]
    SLICE_X83Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.931 r  fft_inst/s1_real_reg_reg[1][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    fft_inst/s1_real_reg_reg[1][3]_i_1_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  fft_inst/s1_real_reg_reg[1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    fft_inst/s1_real[1]_1[6]
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][6]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X83Y50         FDCE (Hold_fdce_C_D)         0.105     1.907    fft_inst/s1_real_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.357ns (72.253%)  route 0.137ns (27.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][1]/Q
                         net (fo=4, routed)           0.136     1.812    fft_inst/data_real_in_reg_reg_n_0_[0][1]
    SLICE_X82Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.962 r  fft_inst/s1_real_reg_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    fft_inst/s1_real_reg_reg[0][3]_i_1_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.029 r  fft_inst/s1_real_reg_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.029    fft_inst/s1_real[0]_0[6]
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[0][6]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.134     1.936    fft_inst/s1_real_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.270ns (54.470%)  route 0.226ns (45.530%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.587     1.534    fft_inst/clk_IBUF_BUFG
    SLICE_X79Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  fft_inst/data_real_in_reg_reg[0][8]/Q
                         net (fo=4, routed)           0.226     1.901    fft_inst/data_real_in_reg_reg_n_0_[0][8]
    SLICE_X82Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.030 r  fft_inst/s1_real_reg_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    fft_inst/s1_real[0]_0[9]
    SLICE_X82Y51         FDCE                                         r  fft_inst/s1_real_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y51         FDCE                                         r  fft_inst/s1_real_reg_reg[0][9]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X82Y51         FDCE (Hold_fdce_C_D)         0.134     1.936    fft_inst/s1_real_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.270ns (54.076%)  route 0.229ns (45.924%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][18]/Q
                         net (fo=4, routed)           0.229     1.905    fft_inst/data_real_in_reg_reg_n_0_[0][18]
    SLICE_X82Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.034 r  fft_inst/s1_real_reg_reg[0][19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    fft_inst/s1_real[0]_0[19]
    SLICE_X82Y53         FDCE                                         r  fft_inst/s1_real_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.854     2.048    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y53         FDCE                                         r  fft_inst/s1_real_reg_reg[0][19]/C
                         clock pessimism             -0.247     1.801    
    SLICE_X82Y53         FDCE (Hold_fdce_C_D)         0.134     1.935    fft_inst/s1_real_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.250ns (49.704%)  route 0.253ns (50.296%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X83Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[1][15]/Q
                         net (fo=2, routed)           0.253     1.929    fft_inst/data_real_in_reg_reg_n_0_[1][15]
    SLICE_X82Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.974 r  fft_inst/s1_real_reg[0][15]_i_2/O
                         net (fo=1, routed)           0.000     1.974    fft_inst/s1_real_reg[0][15]_i_2_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.038 r  fft_inst/s1_real_reg_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    fft_inst/s1_real[0]_0[15]
    SLICE_X82Y52         FDCE                                         r  fft_inst/s1_real_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X82Y52         FDCE                                         r  fft_inst/s1_real_reg_reg[0][15]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X82Y52         FDCE (Hold_fdce_C_D)         0.134     1.936    fft_inst/s1_real_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.265ns (54.924%)  route 0.217ns (45.076%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X84Y47         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][12]/Q
                         net (fo=4, routed)           0.217     1.893    fft_inst/data_real_in_reg_reg_n_0_[0][12]
    SLICE_X83Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.017 r  fft_inst/s1_real_reg_reg[1][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    fft_inst/s1_real[1]_1[13]
    SLICE_X83Y52         FDCE                                         r  fft_inst/s1_real_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X83Y52         FDCE                                         r  fft_inst/s1_real_reg_reg[1][13]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X83Y52         FDCE (Hold_fdce_C_D)         0.105     1.907    fft_inst/s1_real_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fft_inst/data_real_in_reg_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.292ns (60.431%)  route 0.191ns (39.569%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.588     1.535    fft_inst/clk_IBUF_BUFG
    SLICE_X80Y48         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  fft_inst/data_real_in_reg_reg[0][4]/Q
                         net (fo=4, routed)           0.191     1.867    fft_inst/data_real_in_reg_reg_n_0_[0][4]
    SLICE_X83Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  fft_inst/s1_real_reg[1][7]_i_5/O
                         net (fo=1, routed)           0.000     1.912    fft_inst/s1_real_reg[1][7]_i_5_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.018 r  fft_inst/s1_real_reg_reg[1][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    fft_inst/s1_real[1]_1[5]
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3604, routed)        0.855     2.049    fft_inst/clk_IBUF_BUFG
    SLICE_X83Y50         FDCE                                         r  fft_inst/s1_real_reg_reg[1][5]/C
                         clock pessimism             -0.247     1.802    
    SLICE_X83Y50         FDCE (Hold_fdce_C_D)         0.105     1.907    fft_inst/s1_real_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000     SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X76Y46   serial_in/mem_real_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X84Y48   serial_in/mem_real_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X85Y50   serial_in/mem_real_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X85Y47   serial_in/mem_real_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X87Y52   serial_in/mem_real_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X87Y52   serial_in/mem_real_reg[0][14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         7.500       7.000      SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X51Y52   serial_in/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y46   serial_in/mem_real_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y48   serial_in/mem_real_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X85Y47   serial_in/mem_real_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y48   serial_in/mem_real_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y46   serial_in/mem_real_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X80Y47   serial_in/mem_real_reg[0][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X80Y47   serial_in/mem_real_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y46   serial_in/mem_real_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X85Y50   serial_in/mem_real_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X85Y50   serial_in/mem_real_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X87Y52   serial_in/mem_real_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X87Y52   serial_in/mem_real_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X79Y49   serial_in/mem_real_reg[0][16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X79Y49   serial_in/mem_real_reg[0][16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y46   serial_in/mem_real_reg[0][17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X80Y47   serial_in/mem_real_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X79Y49   serial_in/mem_real_reg[0][19]/C



