library ieee;
use ieee.std_logic_1164.all;

package componentes is 
	
	component fulladd
		port (
			Cin, x, y : IN STD_LOGIC ;
			s, Cout : OUT STD_LOGIC
		);
	end component ;
	
	component adder4
		port ( 
			a,b: in std_logic_vector(3 downto 0);
			cin: in std_logic;
			soma: out std_logic_vector(3 downto 0);
			cout: out std_logic
		);
	end component ;
	
	component Multiplier
		port ( 
			m0,m1,q0,q1: in std_logic;
			prod: out std_logic_vector (3 downto 0)
		);
	end component ;
	
	component Comparator
		PORT ( 
			 a,b : IN STD_LOGIC_vector(3 downto 0) ;
			 grt,equ,lst : OUT STD_LOGIC
		 ) ;
	 
	end component ;
	
	component Mux21
		PORT ( 
			x : IN STD_LOGIC_VECTOR (3 downto 0) ;
			Z : IN STD_LOGIC_VECTOR (3 downto 0) ;
			y : IN STD_LOGIC;
			s: OUT STD_LOGIC_VECTOR (3 downto 0)
		 ) ;
	 
	end component ;
	
	component Mux81
		PORT ( 
			a,b,c,d,e,f,g,h : IN STD_LOGIC_VECTOR (3 downto 0) ;
			y : IN STD_LOGIC_VECTOR (2 downto 0) ;
			s: OUT STD_LOGIC_VECTOR (3 downto 0)
			 ) ;
	end component ;
	
	
end pacoteGeral ;