#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Feb 24 01:37:55 2025
# Process ID         : 26884
# Current directory  : D:/VIVADO circuits/oscillate_always
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20712 D:\VIVADO circuits\oscillate_always\oscillate_always.xpr
# Log file           : D:/VIVADO circuits/oscillate_always/vivado.log
# Journal file       : D:/VIVADO circuits/oscillate_always\vivado.jou
# Running On         : Lenovo-ideapad-gaming-3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8362 MB
# Swap memory        : 19327 MB
# Total Virtual      : 27690 MB
# Available Virtual  : 11169 MB
#-----------------------------------------------------------
start_gui
open_project {D:/VIVADO circuits/oscillate_always/oscillate_always.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/VIVADO circuits/oscillate_always/oscillate_always.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 24 01:38:56 2025] Launched synth_1...
Run output will be captured here: D:/VIVADO circuits/oscillate_always/oscillate_always.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 24 01:39:34 2025] Launched impl_1...
Run output will be captured here: D:/VIVADO circuits/oscillate_always/oscillate_always.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1385.934 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1467.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.195 ; gain = 633.133
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 01:40:55 2025...
