{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559100263135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559100263141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 12:24:22 2019 " "Processing started: Wed May 29 12:24:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559100263141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100263141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jy_eh -c jy_eh " "Command: quartus_map --read_settings_files=on --write_settings_files=off jy_eh -c jy_eh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100263141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559100263743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559100263743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_GEN-BEHAVIOR " "Found design unit 1: RESET_GEN-BEHAVIOR" {  } { { "Reset_Gen.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Reset_Gen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274500 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_GEN " "Found entity 1: RESET_GEN" {  } { { "Reset_Gen.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Reset_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readdec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file readdec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 READDEC2 " "Found entity 1: READDEC2" {  } { { "readdec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/readdec.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdygen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file rdygen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RDYGEN " "Found entity 1: RDYGEN" {  } { { "RDYGEN.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/RDYGEN.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274516 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file maindec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAINDEC2 " "Found entity 1: MAINDEC2" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 10 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_fault.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverse_fault.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverse_fault-BEHAVIOR_TEST " "Found design unit 1: inverse_fault-BEHAVIOR_TEST" {  } { { "inverse_fault.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/inverse_fault.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274526 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverse_fault " "Found entity 1: inverse_fault" {  } { { "inverse_fault.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/inverse_fault.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_20140329.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_20140329.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_20140329 " "Found entity 1: FPGA_20140329" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fault.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fault.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAULT_GEN-behav " "Found design unit 1: FAULT_GEN-behav" {  } { { "fault.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/fault.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274534 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAULT_GEN " "Found entity 1: FAULT_GEN" {  } { { "fault.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/fault.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 da_test-behav " "Found design unit 1: da_test-behav" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274539 ""} { "Info" "ISGN_ENTITY_NAME" "1 da_test " "Found entity 1: da_test" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100274539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_20140329 " "Elaborating entity \"FPGA_20140329\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559100274595 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DIO_FPGA2 " "Pin \"DIO_FPGA2\" is missing source" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 240 32 208 256 "DIO_FPGA2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DIO_FPGA4 " "Pin \"DIO_FPGA4\" is missing source" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 272 32 208 288 "DIO_FPGA4" "" } { 264 -8 53 280 "DIO_FPGA4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "EM1WAIT " "Pin \"EM1WAIT\" is missing source" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 152 376 552 168 "EM1WAIT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPISIMOB9 " "Pin \"SPISIMOB9\" is missing source" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 608 360 536 624 "SPISIMOB9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "nEM1CS4 " "Pin \"nEM1CS4\" not connected" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 24 328 504 40 "nEM1CS4" "" } { 16 498 546 32 "nEM1CS4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "nEM1RNW " "Pin \"nEM1RNW\" not connected" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 104 328 504 120 "nEM1RNW" "" } { 96 498 552 112 "nEM1RNW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPISOMIB9 " "Pin \"SPISOMIB9\" not connected" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 608 48 224 624 "SPISOMIB9" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DIO_FPGA6 " "Pin \"DIO_FPGA6\" not connected" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 312 48 224 328 "DIO_FPGA6" "" } { 304 224 295 320 "DIO_FPGA6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1559100274596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_test da_test:inst3 " "Elaborating entity \"da_test\" for hierarchy \"da_test:inst3\"" {  } { { "FPGA_20140329.bdf" "inst3" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 288 1344 1592 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100274598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_matrix da_test.vhd(97) " "Verilog HDL or VHDL warning at da_test.vhd(97): object \"data_matrix\" assigned a value but never read" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559100274598 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alert da_test.vhd(118) " "Verilog HDL or VHDL warning at da_test.vhd(118): object \"alert\" assigned a value but never read" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559100274608 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "holdtime da_test.vhd(127) " "VHDL Variable Declaration warning at da_test.vhd(127): used initial value expression for variable \"holdtime\" because variable was never assigned a value" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 127 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559100274608 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Data_num da_test.vhd(128) " "VHDL Variable Declaration warning at da_test.vhd(128): used initial value expression for variable \"Data_num\" because variable was never assigned a value" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 128 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559100274608 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "da_mode da_test.vhd(131) " "VHDL Variable Declaration warning at da_test.vhd(131): used initial value expression for variable \"da_mode\" because variable was never assigned a value" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 131 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559100274608 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV0_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV0_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV1_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV1_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV2_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV2_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV3_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV3_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV4_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV4_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV5_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV5_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV6_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV6_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INV7_CS_TX da_test.vhd(139) " "VHDL Process Statement warning at da_test.vhd(139): inferring latch(es) for signal or variable \"INV7_CS_TX\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(268) " "VHDL Process Statement warning at da_test.vhd(268): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(269) " "VHDL Process Statement warning at da_test.vhd(269): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274668 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(270) " "VHDL Process Statement warning at da_test.vhd(270): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(271) " "VHDL Process Statement warning at da_test.vhd(271): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(272) " "VHDL Process Statement warning at da_test.vhd(272): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(273) " "VHDL Process Statement warning at da_test.vhd(273): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(274) " "VHDL Process Statement warning at da_test.vhd(274): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV0_CS_RX da_test.vhd(275) " "VHDL Process Statement warning at da_test.vhd(275): signal \"INV0_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(281) " "VHDL Process Statement warning at da_test.vhd(281): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(282) " "VHDL Process Statement warning at da_test.vhd(282): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(283) " "VHDL Process Statement warning at da_test.vhd(283): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(284) " "VHDL Process Statement warning at da_test.vhd(284): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(285) " "VHDL Process Statement warning at da_test.vhd(285): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(286) " "VHDL Process Statement warning at da_test.vhd(286): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274676 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(287) " "VHDL Process Statement warning at da_test.vhd(287): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274678 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV1_CS_RX da_test.vhd(288) " "VHDL Process Statement warning at da_test.vhd(288): signal \"INV1_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(294) " "VHDL Process Statement warning at da_test.vhd(294): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(295) " "VHDL Process Statement warning at da_test.vhd(295): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(296) " "VHDL Process Statement warning at da_test.vhd(296): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(297) " "VHDL Process Statement warning at da_test.vhd(297): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(298) " "VHDL Process Statement warning at da_test.vhd(298): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(299) " "VHDL Process Statement warning at da_test.vhd(299): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(300) " "VHDL Process Statement warning at da_test.vhd(300): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV2_CS_RX da_test.vhd(301) " "VHDL Process Statement warning at da_test.vhd(301): signal \"INV2_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(309) " "VHDL Process Statement warning at da_test.vhd(309): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(310) " "VHDL Process Statement warning at da_test.vhd(310): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(311) " "VHDL Process Statement warning at da_test.vhd(311): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(312) " "VHDL Process Statement warning at da_test.vhd(312): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(313) " "VHDL Process Statement warning at da_test.vhd(313): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(314) " "VHDL Process Statement warning at da_test.vhd(314): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(315) " "VHDL Process Statement warning at da_test.vhd(315): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV3_CS_RX da_test.vhd(316) " "VHDL Process Statement warning at da_test.vhd(316): signal \"INV3_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(323) " "VHDL Process Statement warning at da_test.vhd(323): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(324) " "VHDL Process Statement warning at da_test.vhd(324): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(325) " "VHDL Process Statement warning at da_test.vhd(325): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(326) " "VHDL Process Statement warning at da_test.vhd(326): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(327) " "VHDL Process Statement warning at da_test.vhd(327): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(328) " "VHDL Process Statement warning at da_test.vhd(328): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(329) " "VHDL Process Statement warning at da_test.vhd(329): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV4_CS_RX da_test.vhd(330) " "VHDL Process Statement warning at da_test.vhd(330): signal \"INV4_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(336) " "VHDL Process Statement warning at da_test.vhd(336): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(337) " "VHDL Process Statement warning at da_test.vhd(337): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(338) " "VHDL Process Statement warning at da_test.vhd(338): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(339) " "VHDL Process Statement warning at da_test.vhd(339): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(340) " "VHDL Process Statement warning at da_test.vhd(340): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(341) " "VHDL Process Statement warning at da_test.vhd(341): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(342) " "VHDL Process Statement warning at da_test.vhd(342): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV5_CS_RX da_test.vhd(343) " "VHDL Process Statement warning at da_test.vhd(343): signal \"INV5_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(350) " "VHDL Process Statement warning at da_test.vhd(350): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(351) " "VHDL Process Statement warning at da_test.vhd(351): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(352) " "VHDL Process Statement warning at da_test.vhd(352): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(353) " "VHDL Process Statement warning at da_test.vhd(353): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(354) " "VHDL Process Statement warning at da_test.vhd(354): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(355) " "VHDL Process Statement warning at da_test.vhd(355): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(356) " "VHDL Process Statement warning at da_test.vhd(356): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV6_CS_RX da_test.vhd(357) " "VHDL Process Statement warning at da_test.vhd(357): signal \"INV6_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274679 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(364) " "VHDL Process Statement warning at da_test.vhd(364): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(365) " "VHDL Process Statement warning at da_test.vhd(365): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(366) " "VHDL Process Statement warning at da_test.vhd(366): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(367) " "VHDL Process Statement warning at da_test.vhd(367): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(368) " "VHDL Process Statement warning at da_test.vhd(368): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(369) " "VHDL Process Statement warning at da_test.vhd(369): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(370) " "VHDL Process Statement warning at da_test.vhd(370): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INV7_CS_RX da_test.vhd(371) " "VHDL Process Statement warning at da_test.vhd(371): signal \"INV7_CS_RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559100274687 "|FPGA_20140329|da_test:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout da_test.vhd(263) " "VHDL Process Statement warning at da_test.vhd(263): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559100274689 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] da_test.vhd(263) " "Inferred latch for \"Dout\[0\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274843 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] da_test.vhd(263) " "Inferred latch for \"Dout\[1\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274844 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] da_test.vhd(263) " "Inferred latch for \"Dout\[2\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274845 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] da_test.vhd(263) " "Inferred latch for \"Dout\[3\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274846 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] da_test.vhd(263) " "Inferred latch for \"Dout\[4\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274847 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] da_test.vhd(263) " "Inferred latch for \"Dout\[5\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274848 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] da_test.vhd(263) " "Inferred latch for \"Dout\[6\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274849 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] da_test.vhd(263) " "Inferred latch for \"Dout\[7\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274850 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] da_test.vhd(263) " "Inferred latch for \"Dout\[8\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274851 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] da_test.vhd(263) " "Inferred latch for \"Dout\[9\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274852 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] da_test.vhd(263) " "Inferred latch for \"Dout\[10\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274853 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] da_test.vhd(263) " "Inferred latch for \"Dout\[11\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274854 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] da_test.vhd(263) " "Inferred latch for \"Dout\[12\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274855 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] da_test.vhd(263) " "Inferred latch for \"Dout\[13\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274855 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] da_test.vhd(263) " "Inferred latch for \"Dout\[14\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274856 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] da_test.vhd(263) " "Inferred latch for \"Dout\[15\]\" at da_test.vhd(263)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274857 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274858 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274858 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274858 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274858 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274859 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274859 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274859 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274859 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274859 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274860 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274860 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274860 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274860 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274861 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274861 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274861 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274861 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274861 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274862 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274862 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274862 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274862 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274862 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274863 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274863 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274863 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274863 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274863 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274864 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274864 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274864 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274864 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274864 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274865 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274865 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274865 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274865 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274865 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274866 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274866 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274866 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274866 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274866 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274867 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274867 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274867 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274867 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274868 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274868 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274868 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274868 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274868 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274869 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274869 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274869 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274869 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274869 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274870 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274870 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274870 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274870 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274870 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274871 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274871 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274871 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274871 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274871 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274872 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274872 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274872 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274872 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274873 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274873 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274873 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274873 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274873 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274874 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274874 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274874 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274874 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274874 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274875 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274875 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274875 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274875 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274875 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274876 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274876 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274876 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274876 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274876 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274877 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274877 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274877 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274877 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274878 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274878 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274878 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274878 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274878 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274879 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274879 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274879 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274879 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274879 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274880 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274880 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274880 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274880 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274881 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274881 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274881 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274881 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274881 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274882 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274882 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274882 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274882 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274882 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274883 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274883 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274883 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274883 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274884 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274884 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274884 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274884 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV7_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV7_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274884 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274885 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274885 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274885 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274885 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274885 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274886 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274886 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274886 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274886 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274886 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274887 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274887 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274887 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274887 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274888 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274888 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274888 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274888 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274888 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274889 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274889 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274889 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274889 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274889 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274890 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274890 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274890 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274890 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274891 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274891 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274891 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274891 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274891 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274892 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274892 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274892 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274892 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274892 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274893 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274893 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274893 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274893 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274893 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274894 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274894 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274894 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274894 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274895 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274895 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274895 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274895 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274895 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274896 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274896 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274896 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274896 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274896 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274897 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274897 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274897 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274897 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274898 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274898 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274898 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274898 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274898 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274899 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274899 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274899 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274899 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274900 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274900 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274900 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274900 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274900 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274901 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274901 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274901 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274901 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274901 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274902 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274902 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274902 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274902 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274902 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274903 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274903 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274903 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274903 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274904 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274904 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274904 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274904 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274904 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274905 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274905 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274905 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274905 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274906 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274906 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274906 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274906 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274907 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274907 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274907 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274907 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274907 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274908 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274908 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274908 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274908 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274908 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274909 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274909 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274909 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274909 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274909 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274910 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274910 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274910 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274910 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274911 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274911 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274911 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274911 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274911 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274912 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV6_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV6_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274912 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274912 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274912 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274912 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274913 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274913 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274913 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274913 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274914 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274914 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274914 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274914 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274914 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274915 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274915 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274915 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274915 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274915 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274916 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274916 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274916 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274916 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274917 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274917 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274917 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274917 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274917 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274918 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274918 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274918 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274918 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274918 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274919 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274919 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274919 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274919 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274920 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274920 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274920 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274920 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274920 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274921 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274921 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274921 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274921 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274921 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274922 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274922 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274922 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274922 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274923 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274923 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274923 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274923 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274923 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274924 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274924 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274924 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274924 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274924 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274925 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274925 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274925 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274925 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274926 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274926 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274926 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274926 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274926 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274927 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274927 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274927 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274927 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274927 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274928 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274928 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274928 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274928 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274929 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274929 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274929 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274929 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274930 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274930 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274930 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274930 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274931 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274931 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274931 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274931 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274931 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274932 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274932 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274932 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274932 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274932 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274933 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274933 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274933 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274933 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274934 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274934 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274934 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274934 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274934 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274935 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274935 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274935 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274935 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274936 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274936 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274936 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274936 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274936 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274937 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274937 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274937 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274937 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274938 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274938 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274938 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274938 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274938 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274939 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274939 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274939 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274939 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274940 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV5_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV5_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274940 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274940 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274940 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274941 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274941 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274941 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274941 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274941 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274942 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274942 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274942 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274942 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274943 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274943 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274943 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274943 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274943 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274944 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274944 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274944 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274944 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274944 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274945 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274945 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274945 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274945 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274946 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274946 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274946 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274946 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274946 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274947 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274947 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274947 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274947 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274948 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274948 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274948 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274948 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274949 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274949 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274949 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274949 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274949 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274950 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274950 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274950 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274950 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274950 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274951 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274951 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274951 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274951 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274952 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274952 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274952 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274952 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274953 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274953 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274953 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274953 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274953 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274954 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274954 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274954 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274954 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274955 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274955 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274955 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274955 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274955 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274956 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274956 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274956 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274956 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274957 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274957 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274957 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274957 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274957 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274958 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274958 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274958 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274958 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274958 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274959 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274959 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274959 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274959 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274960 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274960 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274960 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274960 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274961 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274961 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274961 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274961 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274961 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274962 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274962 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274962 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274962 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274963 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274963 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274963 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274963 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274963 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274964 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274964 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274964 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274964 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274965 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274965 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274965 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274965 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274965 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274966 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274966 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274966 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274966 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274967 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274967 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274967 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274967 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274967 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274968 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274968 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274968 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV4_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV4_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274968 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274969 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274969 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274969 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274969 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274970 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274970 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274970 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274970 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274970 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274971 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274971 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274971 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274971 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274972 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274972 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274972 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274972 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274973 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274973 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274973 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274973 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274973 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274974 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274974 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274974 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274974 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274975 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274975 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274975 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274975 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274975 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274976 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274976 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274976 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274976 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274977 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274977 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274977 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274977 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274977 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274978 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274978 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274978 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274978 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274979 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274979 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274979 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274979 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274979 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274980 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274980 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274980 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274980 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274981 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274981 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274981 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274981 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274982 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274982 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274982 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274982 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274982 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274983 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274983 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274983 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274983 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274984 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274984 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274984 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274984 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274984 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274985 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274985 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274985 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274985 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274986 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274986 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274986 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274986 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274987 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274987 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274987 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274987 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274987 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274988 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274988 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274988 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274988 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274989 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274989 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274989 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274989 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274990 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274990 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274990 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274990 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274991 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274991 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274991 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274991 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274991 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274992 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274992 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274992 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274992 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274993 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274993 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274993 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274993 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274994 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274994 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274994 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274994 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274994 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274995 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274995 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274995 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274995 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274996 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274996 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274996 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274996 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274996 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274997 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274997 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274997 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274997 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV3_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV3_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274998 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274998 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274998 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274998 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274999 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274999 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274999 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274999 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100274999 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275000 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275000 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275000 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275000 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275001 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275001 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275001 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275001 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275002 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275002 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275002 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275002 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275003 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275003 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275003 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275003 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275004 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275004 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275004 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275004 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275004 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275005 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275005 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275005 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275005 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275006 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275006 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275006 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275006 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275007 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275007 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275007 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275007 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275007 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275008 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275008 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275008 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275008 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275009 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275009 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275009 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275009 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275009 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275010 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275010 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275010 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275010 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275011 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275011 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275011 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275011 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275011 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275012 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275012 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275012 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275012 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275013 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275013 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275013 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275013 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275014 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275014 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275014 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275014 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275014 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275015 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275015 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275015 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275015 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275016 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275016 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275016 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275016 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275017 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275017 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275017 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275017 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275017 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275018 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275018 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275018 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275018 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275019 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275019 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275019 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275019 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275020 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275020 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275020 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275020 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275020 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275021 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275021 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275021 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275021 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275022 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275022 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275022 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275022 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275023 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275023 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275023 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275023 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275024 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275024 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275024 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275024 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275024 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275025 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275025 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275025 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275025 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275026 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275026 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275026 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275026 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275027 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275027 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275027 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV2_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV2_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275027 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275027 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275028 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275028 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275028 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275028 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275029 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275029 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275029 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275029 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275029 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275030 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275030 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275030 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275030 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275031 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275031 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275031 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275031 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275032 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275032 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275032 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275032 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275033 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275033 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275033 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275033 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275033 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275034 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275034 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275034 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275034 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275035 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275035 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275035 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275035 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275036 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275036 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275036 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275036 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275036 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275037 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275037 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275037 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275037 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275038 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275038 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275038 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275038 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275039 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275039 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275039 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275039 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275039 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275040 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275040 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275040 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275040 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275041 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275041 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275041 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275041 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275042 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275042 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275042 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275042 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275042 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275043 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275043 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275043 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275043 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275044 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275044 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275044 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275044 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275045 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275045 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275045 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275045 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275046 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275046 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275046 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275046 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275046 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275047 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275047 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275047 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275048 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275048 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275048 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275048 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275048 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275049 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275049 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275049 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275049 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275050 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275050 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275050 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275050 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275051 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275051 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275051 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275051 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275052 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275052 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275052 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275052 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275053 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275053 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275053 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275053 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275054 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275054 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275054 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275054 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275055 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275055 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275055 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275055 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275056 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275056 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275056 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275056 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275056 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275057 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275057 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275057 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV1_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV1_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275057 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275058 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275058 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275058 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275058 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275059 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275059 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275059 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275059 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275060 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275060 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275060 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275060 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275061 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275061 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275061 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[7\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[7\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275061 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275061 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275062 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275062 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275062 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275062 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275063 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275063 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275063 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275063 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275064 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275064 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275064 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275064 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275064 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275065 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[6\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[6\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275065 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275065 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275065 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275066 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275066 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275066 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275066 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275067 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275067 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275067 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275067 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275068 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275068 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275068 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275068 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275069 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[5\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[5\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275069 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275069 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275069 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275069 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275070 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275070 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275070 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275070 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275071 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275071 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275071 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275071 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275072 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275072 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275072 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275072 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[4\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[4\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275073 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275073 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275073 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275073 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275073 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275074 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275074 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275074 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275074 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275075 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275075 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275075 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275075 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275076 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275076 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275076 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[3\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[3\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275076 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275077 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275077 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275077 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275077 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275078 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275078 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275078 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275078 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275078 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275079 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275079 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275079 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275079 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275080 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275080 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[2\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[2\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275080 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275080 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275081 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275081 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275081 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275081 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275082 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275082 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275082 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275082 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275082 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275083 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275083 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275083 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275083 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275084 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[1\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[1\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275084 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[0\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[0\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275084 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[1\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[1\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275084 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[2\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[2\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275085 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[3\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[3\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275085 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[4\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[4\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275085 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[5\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[5\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275085 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[6\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[6\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275086 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[7\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[7\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275086 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[8\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[8\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275086 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[9\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[9\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275086 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[10\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[10\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275086 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[11\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[11\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275087 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[12\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[12\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275087 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[13\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[13\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275087 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[14\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[14\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275087 "|FPGA_20140329|da_test:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INV0_CS_TX\[0\]\[15\] da_test.vhd(139) " "Inferred latch for \"INV0_CS_TX\[0\]\[15\]\" at da_test.vhd(139)" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100275088 "|FPGA_20140329|da_test:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "FPGA_20140329.bdf" "inst" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 200 808 1056 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559100276788 ""}  } { { "pll.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559100276788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559100276849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100276849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAINDEC2 MAINDEC2:inst2 " "Elaborating entity \"MAINDEC2\" for hierarchy \"MAINDEC2:inst2\"" {  } { { "FPGA_20140329.bdf" "inst2" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276858 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETSW " "Variable or input pin \"RESETSW\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 2 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT3 " "Variable or input pin \"RESETCNT3\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT2 " "Variable or input pin \"RESETCNT2\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT1 " "Variable or input pin \"RESETCNT1\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "RESETCNT0 " "Variable or input pin \"RESETCNT0\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 19 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV8 " "Variable or input pin \"nADCONV8\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV7 " "Variable or input pin \"nADCONV7\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV6 " "Variable or input pin \"nADCONV6\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV5 " "Variable or input pin \"nADCONV5\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276860 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV4 " "Variable or input pin \"nADCONV4\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV3 " "Variable or input pin \"nADCONV3\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV2 " "Variable or input pin \"nADCONV2\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV1 " "Variable or input pin \"nADCONV1\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nADCONV0 " "Variable or input pin \"nADCONV0\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 49 41 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nEM1OE " "Variable or input pin \"nEM1OE\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 15 21 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nEM1WE " "Variable or input pin \"nEM1WE\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 15 29 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "CLK " "Variable or input pin \"CLK\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 15 37 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "D " "Variable or input pin \"D\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 15 42 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "nRST " "Variable or input pin \"nRST\" is defined but never used." {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 15 51 0 } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 424 864 1080 824 "inst2" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1559100276861 "|FPGA_20140329|MAINDEC2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_GEN RESET_GEN:inst11 " "Elaborating entity \"RESET_GEN\" for hierarchy \"RESET_GEN:inst11\"" {  } { { "FPGA_20140329.bdf" "inst11" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 40 680 888 120 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READDEC2 READDEC2:inst13 " "Elaborating entity \"READDEC2\" for hierarchy \"READDEC2:inst13\"" {  } { { "FPGA_20140329.bdf" "inst13" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 744 1328 1544 920 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100276864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[15\] " "Latch da_test:inst3\|Dout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[14\] " "Latch da_test:inst3\|Dout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[13\] " "Latch da_test:inst3\|Dout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[12\] " "Latch da_test:inst3\|Dout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[11\] " "Latch da_test:inst3\|Dout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[10\] " "Latch da_test:inst3\|Dout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[9\] " "Latch da_test:inst3\|Dout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[8\] " "Latch da_test:inst3\|Dout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[7\] " "Latch da_test:inst3\|Dout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[6\] " "Latch da_test:inst3\|Dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[5\] " "Latch da_test:inst3\|Dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[4\] " "Latch da_test:inst3\|Dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[3\] " "Latch da_test:inst3\|Dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[2\] " "Latch da_test:inst3\|Dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292199 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[1\] " "Latch da_test:inst3\|Dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292202 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "da_test:inst3\|Dout\[0\] " "Latch da_test:inst3\|Dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAINDEC2:inst2\|nINV7_CS\[7\] " "Ports D and ENA on the latch are fed by the same signal MAINDEC2:inst2\|nINV7_CS\[7\]" {  } { { "Maindec.tdf" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/Maindec.tdf" 29 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559100292202 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559100292202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIO_FPGA2 GND " "Pin \"DIO_FPGA2\" is stuck at GND" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 240 32 208 256 "DIO_FPGA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559100293356 "|FPGA_20140329|DIO_FPGA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIO_FPGA4 GND " "Pin \"DIO_FPGA4\" is stuck at GND" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 272 32 208 288 "DIO_FPGA4" "" } { 264 -8 53 280 "DIO_FPGA4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559100293356 "|FPGA_20140329|DIO_FPGA4"} { "Warning" "WMLS_MLS_STUCK_PIN" "EM1WAIT GND " "Pin \"EM1WAIT\" is stuck at GND" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 152 376 552 168 "EM1WAIT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559100293356 "|FPGA_20140329|EM1WAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPISIMOB9 GND " "Pin \"SPISIMOB9\" is stuck at GND" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 608 360 536 624 "SPISIMOB9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559100293356 "|FPGA_20140329|SPISIMOB9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559100293356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559100293543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559100300069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559100300069 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRST " "No output dependent on input pin \"nRST\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 704 40 216 720 "nRST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559100300338 "|FPGA_20140329|nRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nEM1CS4 " "No output dependent on input pin \"nEM1CS4\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 24 328 504 40 "nEM1CS4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559100300338 "|FPGA_20140329|nEM1CS4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nEM1RNW " "No output dependent on input pin \"nEM1RNW\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 104 328 504 120 "nEM1RNW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559100300338 "|FPGA_20140329|nEM1RNW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPISOMIB9 " "No output dependent on input pin \"SPISOMIB9\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 608 48 224 624 "SPISOMIB9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559100300338 "|FPGA_20140329|SPISOMIB9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIO_FPGA6 " "No output dependent on input pin \"DIO_FPGA6\"" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 312 48 224 328 "DIO_FPGA6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559100300338 "|FPGA_20140329|DIO_FPGA6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559100300338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4510 " "Implemented 4510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559100300338 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559100300338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559100300338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4438 " "Implemented 4438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559100300338 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559100300338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559100300338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559100300414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:25:00 2019 " "Processing ended: Wed May 29 12:25:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559100300414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559100300414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559100300414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559100300414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559100301800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559100301802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 12:25:01 2019 " "Processing started: Wed May 29 12:25:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559100301802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559100301802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jy_eh -c jy_eh " "Command: quartus_fit --read_settings_files=off --write_settings_files=off jy_eh -c jy_eh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559100301802 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559100301970 ""}
{ "Info" "0" "" "Project  = jy_eh" {  } {  } 0 0 "Project  = jy_eh" 0 0 "Fitter" 0 0 1559100301970 ""}
{ "Info" "0" "" "Revision = jy_eh" {  } {  } 0 0 "Revision = jy_eh" 0 0 "Fitter" 0 0 1559100301970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559100302120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559100302130 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jy_eh EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"jy_eh\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559100302150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559100302210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559100302210 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559100302260 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559100302260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559100302350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559100302360 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559100302689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559100302689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559100302689 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559100302689 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559100302701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559100302701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559100302701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559100302701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559100302701 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559100302701 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559100302701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1040 " "TimeQuest Timing Analyzer is analyzing 1040 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1559100303572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jy_eh.sdc " "Synopsys Design Constraints File file not found: 'jy_eh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559100303580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559100303580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559100303591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559100303623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559100303623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559100303623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|CLK_out1  " "Automatically promoted node da_test:inst3\|CLK_out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "da_test:inst3\|CLK_out1~0 " "Destination node da_test:inst3\|CLK_out1~0" {  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559100303906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPICLKB_UN~output " "Destination node SPICLKB_UN~output" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 656 32 208 672 "SPICLKB_UN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559100303906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIO_FPGA3~output " "Destination node DIO_FPGA3~output" {  } { { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 240 368 544 256 "DIO_FPGA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 5134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 2595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|Dout\[15\]~0  " "Automatically promoted node da_test:inst3\|Dout\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 263 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 4118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[0\]\[0\]~6  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[0\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[1\]\[0\]~4  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[1\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[2\]\[0\]~5  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[2\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303906 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[3\]\[0\]~7  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[3\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303907 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[4\]\[0\]~2  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[4\]\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303907 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[5\]\[0\]~0  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[5\]\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303907 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "da_test:inst3\|INV0_CS_TX\[6\]\[0\]~1  " "Automatically promoted node da_test:inst3\|INV0_CS_TX\[6\]\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559100303907 ""}  } { { "da_test.vhd" "" { Text "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/da_test.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 3911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559100303907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559100304388 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559100304392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559100304392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559100304396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559100304403 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559100304409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559100304409 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559100304412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559100304730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559100304735 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559100304735 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559100304868 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559100304878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559100305553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559100306387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559100306419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559100313128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559100313129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559100313829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 5.2% " "2e+03 ns of routing delay (approximately 5.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1559100317008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559100318400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559100318400 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1559100346081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559100397676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559100397676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:23 " "Fitter routing operations ending: elapsed time is 00:01:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559100397680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.87 " "Total time spent on timing analysis during the Fitter is 4.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559100397856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559100397886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559100398393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559100398393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559100399074 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559100400460 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRST 3.3-V LVCMOS 23 " "Pin nRST uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nRST } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 704 40 216 720 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS4 3.3-V LVCMOS 91 " "Pin nEM1CS4 uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1CS4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS4" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 24 328 504 40 "nEM1CS4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1RNW 3.3-V LVCMOS 83 " "Pin nEM1RNW uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1RNW } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1RNW" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 104 328 504 120 "nEM1RNW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB9 3.3-V LVCMOS 138 " "Pin SPISOMIB9 uses I/O standard 3.3-V LVCMOS at 138" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB9 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB9" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 608 48 224 624 "SPISOMIB9" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIO_FPGA6 3.3-V LVCMOS 106 " "Pin DIO_FPGA6 uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DIO_FPGA6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIO_FPGA6" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 312 48 224 328 "DIO_FPGA6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[15\] 3.3-V LVCMOS 43 " "Pin D\[15\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVCMOS 42 " "Pin D\[14\] uses I/O standard 3.3-V LVCMOS at 42" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVCMOS 39 " "Pin D\[13\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVCMOS 38 " "Pin D\[12\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVCMOS 34 " "Pin D\[11\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVCMOS 33 " "Pin D\[10\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVCMOS 32 " "Pin D\[9\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVCMOS 31 " "Pin D\[8\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVCMOS 30 " "Pin D\[7\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVCMOS 28 " "Pin D\[6\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVCMOS 11 " "Pin D\[5\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVCMOS 10 " "Pin D\[4\] uses I/O standard 3.3-V LVCMOS at 10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVCMOS 7 " "Pin D\[3\] uses I/O standard 3.3-V LVCMOS at 7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVCMOS 3 " "Pin D\[2\] uses I/O standard 3.3-V LVCMOS at 3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVCMOS 2 " "Pin D\[1\] uses I/O standard 3.3-V LVCMOS at 2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVCMOS 1 " "Pin D\[0\] uses I/O standard 3.3-V LVCMOS at 1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 376 552 0 "D" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS 58 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1CS2 3.3-V LVCMOS 25 " "Pin nEM1CS2 uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1CS2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1CS2" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 24 48 224 40 "nEM1CS2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS 71 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at 71" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS 70 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at 70" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS 69 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at 69" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS 67 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at 67" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS 66 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS 65 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS 64 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS 60 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS 59 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS 55 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS 68 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at 68" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1CLK 3.3-V LVCMOS 24 " "Pin EM1CLK uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EM1CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1CLK" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 104 48 224 120 "EM1CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1WE 3.3-V LVCMOS 75 " "Pin nEM1WE uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1WE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1WE" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 64 328 504 80 "nEM1WE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS 49 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS 54 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS 50 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS 46 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS 53 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS 51 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS 44 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS 52 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { -16 48 224 0 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nEM1OE 3.3-V LVCMOS 73 " "Pin nEM1OE uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { nEM1OE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nEM1OE" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 64 48 224 80 "nEM1OE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB8 3.3-V LVCMOS 136 " "Pin SPISOMIB8 uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB8 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB8" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 576 48 224 592 "SPISOMIB8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB6 3.3-V LVCMOS 129 " "Pin SPISOMIB6 uses I/O standard 3.3-V LVCMOS at 129" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB6 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB6" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 512 48 224 528 "SPISOMIB6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB7 3.3-V LVCMOS 133 " "Pin SPISOMIB7 uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB7 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB7" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 544 48 224 560 "SPISOMIB7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB5 3.3-V LVCMOS 124 " "Pin SPISOMIB5 uses I/O standard 3.3-V LVCMOS at 124" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB5 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB5" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 480 48 224 496 "SPISOMIB5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB2 3.3-V LVCMOS 111 " "Pin SPISOMIB2 uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB2" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 384 48 224 400 "SPISOMIB2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB3 3.3-V LVCMOS 115 " "Pin SPISOMIB3 uses I/O standard 3.3-V LVCMOS at 115" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB3 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB3" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 416 48 224 432 "SPISOMIB3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB4 3.3-V LVCMOS 120 " "Pin SPISOMIB4 uses I/O standard 3.3-V LVCMOS at 120" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB4 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB4" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 448 48 224 464 "SPISOMIB4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPISOMIB1 3.3-V LVCMOS 113 " "Pin SPISOMIB1 uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SPISOMIB1 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPISOMIB1" } } } } { "FPGA_20140329.bdf" "" { Schematic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/FPGA_20140329.bdf" { { 352 48 224 368 "SPISOMIB1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1559100400841 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1559100400841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/jy_eh.fit.smsg " "Generated suppressed messages file C:/Users/HALAB_G/Desktop/robot_FPGA_code - 190528/jy_eh.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559100401076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5576 " "Peak virtual memory: 5576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559100401938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:26:41 2019 " "Processing ended: Wed May 29 12:26:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559100401938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559100401938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559100401938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559100401938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559100403134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559100403134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 12:26:42 2019 " "Processing started: Wed May 29 12:26:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559100403134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559100403134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jy_eh -c jy_eh " "Command: quartus_asm --read_settings_files=off --write_settings_files=off jy_eh -c jy_eh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559100403134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559100403523 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559100403959 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559100403984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559100404176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:26:44 2019 " "Processing ended: Wed May 29 12:26:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559100404176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559100404176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559100404176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559100404176 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559100404815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559100405479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559100405489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 12:26:45 2019 " "Processing started: Wed May 29 12:26:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559100405489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100405489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta jy_eh -c jy_eh " "Command: quartus_sta jy_eh -c jy_eh" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100405489 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1559100405669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406117 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1040 " "TimeQuest Timing Analyzer is analyzing 1040 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406377 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jy_eh.sdc " "Synopsys Design Constraints File file not found: 'jy_eh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406468 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name EM1CLK EM1CLK " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name EM1CLK EM1CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559100406478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559100406478 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name da_test:inst3\|CLK_out1 da_test:inst3\|CLK_out1 " "create_clock -period 1.000 -name da_test:inst3\|CLK_out1 da_test:inst3\|CLK_out1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559100406480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[0\] A\[0\] " "create_clock -period 1.000 -name A\[0\] A\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559100406480 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406500 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1559100406510 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559100406520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1559100406698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.224 " "Worst-case setup slack is -21.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.224            -246.045 A\[0\]  " "  -21.224            -246.045 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.738           -8145.304 da_test:inst3\|CLK_out1  " "   -8.738           -8145.304 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912             -37.356 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.912             -37.356 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.832 " "Worst-case hold slack is -7.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.832             -81.100 A\[0\]  " "   -7.832             -81.100 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 da_test:inst3\|CLK_out1  " "    0.452               0.000 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -464.300 A\[0\]  " "   -3.000            -464.300 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -1724.920 da_test:inst3\|CLK_out1  " "   -1.487           -1724.920 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.691               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.691               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858               0.000 EM1CLK  " "    4.858               0.000 EM1CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100406763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406763 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100406926 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559100406991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100407018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100407728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100407937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1559100407997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100407997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.046 " "Worst-case setup slack is -20.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.046            -233.956 A\[0\]  " "  -20.046            -233.956 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.223           -7692.102 da_test:inst3\|CLK_out1  " "   -8.223           -7692.102 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779             -14.523 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.779             -14.523 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.227 " "Worst-case hold slack is -7.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.227             -76.146 A\[0\]  " "   -7.227             -76.146 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 da_test:inst3\|CLK_out1  " "    0.401               0.000 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -421.748 A\[0\]  " "   -3.000            -421.748 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487           -1724.920 da_test:inst3\|CLK_out1  " "   -1.487           -1724.920 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.669               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.669               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.855               0.000 EM1CLK  " "    4.855               0.000 EM1CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408061 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408237 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559100408304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1559100408523 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.482 " "Worst-case setup slack is -10.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.482            -115.389 A\[0\]  " "  -10.482            -115.389 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.974           -2866.053 da_test:inst3\|CLK_out1  " "   -3.974           -2866.053 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.430              -0.430 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.990 " "Worst-case hold slack is -3.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.990             -43.811 A\[0\]  " "   -3.990             -43.811 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 da_test:inst3\|CLK_out1  " "    0.184               0.000 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -593.470 A\[0\]  " "   -3.000            -593.470 A\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1160.000 da_test:inst3\|CLK_out1  " "   -1.000           -1160.000 da_test:inst3\|CLK_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.423               0.000 EM1CLK  " "    4.423               0.000 EM1CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559100408589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408589 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100408759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100409244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100409252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559100409388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 12:26:49 2019 " "Processing ended: Wed May 29 12:26:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559100409388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559100409388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559100409388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100409388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus Prime Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559100410130 ""}
