Real time: Nov/23/2014 14:01:39

Profiler Stats
--------------
Elapsed_time_in_seconds: 573
Elapsed_time_in_minutes: 9.55
Elapsed_time_in_hours: 0.159167
Elapsed_time_in_days: 0.00663194

Virtual_time_in_seconds: 571.58
Virtual_time_in_minutes: 9.52633
Virtual_time_in_hours:   0.158772
Virtual_time_in_days:    0.158772

Ruby_current_time: 42692546
Ruby_start_time: 1
Ruby_cycles: 42692545

mbytes_resident: 91.2266
mbytes_total: 128.02
resident_ratio: 0.712599

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.26925e+07 [ 4.26925e+07 4.26925e+07 4.26925e+07 4.26925e+07 4.26925e+07 4.26925e+07 4.26925e+07 4.26925e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18953	(0.48307%)
  L1D_cache_total_demand_misses: 18953
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18953
  L1D_cache_misses_per_instruction: 18953
  L1D_cache_instructions_per_misses: 5.27621e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.409)%
  L1D_cache_miss_type_ST:   12621	(66.591)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 3546911
  L1T_cache_total_misses: 780453	(22.0037%)
  L1T_cache_total_demand_misses: 780453
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 780453
  L1T_cache_misses_per_instruction: 780453
  L1T_cache_instructions_per_misses: 1.28131e-06

  L1T_cache_request_type_LD:   2476997	(69.8353)%
  L1T_cache_request_type_ST:   1069914	(30.1647)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 3546911 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3546911 ]

  L1T_cache_miss_type_LD:   148862	(19.0738)%
  L1T_cache_miss_type_ST:   631591	(80.9262)%

L2_cache cache stats: 
  L2_cache_total_requests: 26471
  L2_cache_total_misses: 15395	(58.158%)
  L2_cache_total_demand_misses: 15395
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 15395
  L2_cache_misses_per_instruction: 15395
  L2_cache_instructions_per_misses: 6.49562e-05

  L2_cache_request_type_LD:   6332	(23.9205)%
  L2_cache_request_type_ST:   20139	(76.0795)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 26471 average:     8 | standard deviation: 0 | 0 0 0 0 26471 ]

  L2_cache_miss_type_LD:   2809	(18.2462)%
  L2_cache_miss_type_ST:   12586	(81.7538)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1218776
  L2T_cache_total_misses: 7518	(0.616848%)
  L2T_cache_total_demand_misses: 7518
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7518
  L2T_cache_misses_per_instruction: 7518
  L2T_cache_instructions_per_misses: 0.000133014

  L2T_cache_request_type_LD:   148862	(12.2141)%
  L2T_cache_request_type_ST:   1069914	(87.7859)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1218776 average: 29.0686 | standard deviation: 7.85876 | 0 0 0 0 148862 0 1069914 ]

  L2T_cache_miss_type_LD:   4058	(53.9771)%
  L2T_cache_miss_type_ST:   3460	(46.0229)%


TBE Queries: 1278686
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:10  L1TCache-1:1  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 1278686 average: 0.542821 | standard deviation: 2.06097 | 1172488 102530 1250 74 48 54 50 45 44 55 58 63 58 65 66 76 82 70 63 58 52 50 50 48 68 86 110 139 168 165 131 322 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 7470358 average: 2.34649 | standard deviation: 1.16715 | 1457715 5021358 982868 7001 67 22 31 42 30 23 27 25 28 28 35 23 26 30 32 31 33 31 29 25 26 29 40 46 67 94 97 126 273 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 896 count: 7470358 average: 9.07092 | standard deviation: 18.3616 | 6232625 1 3 1110833 99852 3929 137 13 5456 17 13 11 8 11 50 257 260 16 822 17 12 11 9 10 11 14 11 11 12 11 12 104 83 38 879 5 388 3405 3 1987 1747 5 972 673 4 4667 286 9 6 6 10 8 9 9 11 11 7 14 23 23 23 25 29 25 35 32 36 28 22 23 12 16 20 10 12 11 10 7 6 10 9 4 3 4 6 23 7 14 6 6 4 2 3 1 3 3 1 4 0 2 2 1 3 1 0 0 2 0 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 896 count: 5803593 average: 5.11299 | standard deviation: 13.0531 | 5796109 532 6341 238 290 62 20 1 0 0 ]
miss_latency_ST: [binsize: 128 max: 767 count: 1666765 average: 22.8523 | standard deviation: 25.9488 | 1657107 811 8810 1 0 36 0 0 ]
miss_latency_NULL: [binsize: 8 max: 896 count: 7470358 average: 9.07092 | standard deviation: 18.3616 | 6232625 1 3 1110833 99852 3929 137 13 5456 17 13 11 8 11 50 257 260 16 822 17 12 11 9 10 11 14 11 11 12 11 12 104 83 38 879 5 388 3405 3 1987 1747 5 972 673 4 4667 286 9 6 6 10 8 9 9 11 11 7 14 23 23 23 25 29 25 35 32 36 28 22 23 12 16 20 10 12 11 10 7 6 10 9 4 3 4 6 23 7 14 6 6 4 2 3 1 3 3 1 4 0 2 2 1 3 1 0 0 2 0 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 7470358 average: 2.34649 | standard deviation: 1.16715 | 1457715 5021358 982868 7001 67 22 31 42 30 23 27 25 28 28 35 23 26 30 32 31 33 31 29 25 26 29 40 46 67 94 97 126 273 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42052 | standard deviation: 0.874999 | 0 481734 1833650 1103055 486500 18474 26 6 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 2998263 average: 2.35237 | standard deviation: 1.13693 | 623642 1939695 431194 3378 22 12 9 14 7 6 6 6 10 9 8 6 6 7 7 8 9 9 6 7 6 7 10 9 7 6 8 9 118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 177166 average: 1.89141 | standard deviation: 2.72144 | 104147 52079 17661 2823 19 4 10 20 8 4 7 7 8 10 9 8 10 10 12 14 11 9 8 9 9 10 12 14 14 21 20 38 121 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 371482 average: 1.73422 | standard deviation: 2.19348 | 248192 92879 29039 768 24 6 12 8 15 13 14 12 10 9 18 9 10 13 13 9 13 13 15 9 11 12 18 23 46 67 69 79 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 300 count: 122451 average: 22.3385 | standard deviation: 9.32898 | 0 23003 46479 50922 307 1049 145 91 57 45 37 29 25 32 38 28 12 17 26 11 16 16 14 17 13 5 5 4 3 3 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 254 count: 52327 average: 22.661 | standard deviation: 7.57675 | 0 6655 21755 22788 73 913 36 25 14 13 10 4 5 9 4 3 2 3 2 1 1 0 2 2 1 0 1 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 300 count: 70124 average: 22.0979 | standard deviation: 10.4403 | 0 16348 24724 28134 234 136 109 66 43 32 27 25 20 23 34 25 10 14 24 10 15 16 12 15 12 5 4 2 2 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 216 average: 11.8889 | standard deviation: 2.87086 | 0 0 0 0 0 0 0 0 0 0 0 197 0 0 0 0 0 0 0 0 0 17 2 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 254 count: 52111 average: 22.7057 | standard deviation: 7.55831 | 0 6458 21736 22788 73 913 36 25 14 13 10 4 5 9 4 3 2 3 2 1 1 0 2 2 1 0 1 2 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 561
system_time: 10
page_reclaims: 23650
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 712

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 76975
L2_TO_L2T_MSG = 1142
L2_DATA_GX = 59085
L2T_TO_L1T_DATA = 595448
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1142
L2T_TO_L1T_MSG = 1069914
L2_DATA_S = 35680
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3085
L1_MSG = 0
L2_COHMSG_FWD = 216
L1_DATA_F = 0
L1_DATA_PX = 73390
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4279656
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 37590
L1_DATA = 0
L1_COHMSG = 53222
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 148862
----------------------
total_flits_messages = 6452309
----------------------

DMA = 0
DATA_GX_OW = 50484
DATA_PX_C = 58712
DATA_PX_D = 14678
DATA_GX_C = 12621
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28291 | standard deviation: 0.851032 | 0 641415 1912010 988632 381390 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=2781113 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=582432 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1064973 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=68053 [L2TCache]=0 [L2Cache]=2168 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=191153 [L2TCache]=0 [L2Cache]=7064 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=88233 [L2TCache]=0 [L2Cache]=8460 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1317923 [L2TCache]=0 [L2Cache]=1930 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3881 [L2Cache]=0 [L1Cache]=43990 [Directory]=4077 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=15145 [L2Cache]=0 [L1Cache]=2764 [Directory]=2931 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=15233 [L2Cache]=0 [L1Cache]=24502 [Directory]=4312 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=4535 [L2Cache]=0 [L1Cache]=40627 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=1080 [L2Cache]=110076 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19245 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19250 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.004779 flits/cycle
total_flits_on_link = 13465813
-------------
Total VC Load [0] = 69986 flits
Total VC Load [1] = 89477 flits
Total VC Load [2] = 70466 flits
Total VC Load [3] = 97557 flits
Total VC Load [4] = 1251 flits
Total VC Load [5] = 1266 flits
Total VC Load [6] = 1263 flits
Total VC Load [7] = 1258 flits
Total VC Load [8] = 13461 flits
Total VC Load [9] = 13488 flits
Total VC Load [10] = 13477 flits
Total VC Load [11] = 13466 flits
Total VC Load [12] = 200696 flits
Total VC Load [13] = 201296 flits
Total VC Load [14] = 198832 flits
Total VC Load [15] = 199866 flits
Total VC Load [16] = 22744 flits
Total VC Load [17] = 22746 flits
Total VC Load [18] = 22732 flits
Total VC Load [19] = 22725 flits
Total VC Load [20] = 2215666 flits
Total VC Load [21] = 2211723 flits
Total VC Load [22] = 2214680 flits
Total VC Load [23] = 2214967 flits
Total VC Load [24] = 834870 flits
Total VC Load [25] = 830535 flits
Total VC Load [26] = 834434 flits
Total VC Load [27] = 830885 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0016393 flits/cycle 
Average VC Load [1] = 0.00209585 flits/cycle 
Average VC Load [2] = 0.00165055 flits/cycle 
Average VC Load [3] = 0.00228511 flits/cycle 
Average VC Load [4] = 2.93025e-05 flits/cycle 
Average VC Load [5] = 2.96539e-05 flits/cycle 
Average VC Load [6] = 2.95836e-05 flits/cycle 
Average VC Load [7] = 2.94665e-05 flits/cycle 
Average VC Load [8] = 0.000315301 flits/cycle 
Average VC Load [9] = 0.000315933 flits/cycle 
Average VC Load [10] = 0.000315676 flits/cycle 
Average VC Load [11] = 0.000315418 flits/cycle 
Average VC Load [12] = 0.00470096 flits/cycle 
Average VC Load [13] = 0.00471502 flits/cycle 
Average VC Load [14] = 0.0046573 flits/cycle 
Average VC Load [15] = 0.00468152 flits/cycle 
Average VC Load [16] = 0.000532739 flits/cycle 
Average VC Load [17] = 0.000532786 flits/cycle 
Average VC Load [18] = 0.000532458 flits/cycle 
Average VC Load [19] = 0.000532294 flits/cycle 
Average VC Load [20] = 0.0518982 flits/cycle 
Average VC Load [21] = 0.0518058 flits/cycle 
Average VC Load [22] = 0.0518751 flits/cycle 
Average VC Load [23] = 0.0518818 flits/cycle 
Average VC Load [24] = 0.0195554 flits/cycle 
Average VC Load [25] = 0.0194539 flits/cycle 
Average VC Load [26] = 0.0195452 flits/cycle 
Average VC Load [27] = 0.0194621 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.18767
-------------
Dynamic_Link_Power = 0.0349506
Static_Link_Power = 0.733365
Total_Link_Power = 0.768316
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00151998, Crossbar: 0.00274169, VC allocator: 0.000298032, SW allocator: 0.000846942, Clock: 0.153216, Total: 0.158623
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69753
Dynamic_Router_Power = 0.158623
Static_Router_Power = 1.53891
Total_Router_Power = 1.69753
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.193573
Total_Static_Power = 2.27227
Total_Power = 2.46585
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2476997
L1_WThru  1069914
L1_Atomic  0
L1_Replacement  4475
Data  0
Data_Done  148862
Ack  0
Ack_Done  1069914
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  148862
I  L1_WThru  631591
I  L1_Atomic  0 <-- 
I  L1_Replacement  4405

S  Load  2328135
S  L1_WThru  438323
S  L1_Atomic  0 <-- 
S  L1_Replacement  70

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  148862

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  649315
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  420599

 --- L2TCache ---
 - Event Counts -
L1_GETS  148862
L1_Write  631591
L1_Upgrade_T  432336
L1_Upgrade_NT  5987
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  7518
Ack  0
Ack_all  0
WB_Ack  1142
Fwd_GETX  804
Fwd_GETS  338
Inv  0

 - Transitions -
NP  L1_GETS  4058
NP  L1_Write  3460
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  144748
E  L1_Write  628131
E  L1_Upgrade_NT  5987
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  804
E  Fwd_GETS  338
E  Inv  0 <-- 

S  L1_GETS  56
S  L1_Upgrade_T  432336
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  4058
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3460
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1142
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  20139
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  15395
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  26470
PUTX_ACC  281
DATA_ACC  861

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2809
NP  L1_GETX  12586
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  6533
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  338
MT  L1_GETX  1020
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2809

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  12586

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  26470
MT_MB  PUTX_ACC  4
MT_MB  DATA_ACC  800

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  277
MT_IIB  DATA_ACC  61

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  216
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7136
DataS_fromL1  0
Data_all_Acks  11817
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  3
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  201
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584216
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  15
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  804
IM  Data_all_Acks  11817
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  15395
Data  0

 - Transitions -
I  Fetch  15395
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:800918 full:0 size:[binsize: 2 max: 60 count: 800918 average: 1.11821 | standard deviation: 0.65183 | 713644 87026 22 10 8 6 8 8 8 9 9 8 8 8 9 11 9 10 10 11 11 8 8 12 8 6 6 6 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:146907 full:0 size:[binsize: 2 max: 62 count: 146907 average: 1.06337 | standard deviation: 1.202 | 143686 2950 28 17 14 11 14 16 17 14 11 14 13 11 8 8 5 6 6 5 6 6 5 6 4 4 4 4 4 5 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:270951 full:0 size:[binsize: 2 max: 60 count: 270951 average: 1.04279 | standard deviation: 0.860846 | 264866 5806 63 37 21 12 6 6 6 6 6 6 7 8 6 8 6 6 6 6 6 6 7 6 6 6 8 6 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:800918 full:0 size:[binsize: 1 max: 2 count: 800918 average: 1.00837 | standard deviation: 0.0910796 | 0 794218 6700 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:146907 full:0 size:[binsize: 1 max: 2 count: 146907 average: 1.00103 | standard deviation: 0.0320604 | 0 146756 151 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:270951 full:0 size:[binsize: 1 max: 2 count: 270951 average: 1.00063 | standard deviation: 0.0251953 | 0 270779 172 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:23500 full:0 size:[binsize: 2 max: 56 count: 23500 average: 1.54672 | standard deviation: 5.03452 | 23088 91 7 7 8 7 5 8 7 7 8 8 6 8 8 4 8 7 8 8 8 6 8 7 5 8 7 7 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:72359 full:0 size:[binsize: 1 max: 3 count: 72359 average: 1.02173 | standard deviation: 0.146171 | 0 70791 1564 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:28590 full:0 size:[binsize: 1 max: 43 count: 28590 average: 1.09237 | standard deviation: 1.54152 | 0 28430 18 15 5 4 2 5 3 4 3 5 2 3 5 2 4 3 5 3 4 3 2 6 2 5 2 5 3 3 4 3 5 2 3 2 2 1 2 2 2 2 1 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1094327 full:0 size:[binsize: 1 max: 4 count: 1094327 average: 1.12884 | standard deviation: 0.336493 | 0 953864 139931 529 3 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:23500 full:0 size:[binsize: 1 max: 2 count: 23500 average: 1.0063 | standard deviation: 0.0793608 | 0 23352 148 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:72359 full:0 size:[binsize: 1 max: 2 count: 72359 average: 1.00075 | standard deviation: 0.0273183 | 0 72305 54 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:28590 full:0 size:[binsize: 1 max: 2 count: 28590 average: 1.00276 | standard deviation: 0.0525671 | 0 28511 79 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1094327 full:0 size:[binsize: 1 max: 4 count: 1094327 average: 1.00471 | standard deviation: 0.068521 | 0 1089179 5145 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:975 full:0 size:[binsize: 1 max: 35 count: 975 average: 2.42667 | standard deviation: 5.35007 | 0 890 5 3 1 1 1 4 3 3 2 1 1 2 5 6 3 4 4 1 4 4 2 2 1 1 2 2 3 4 4 1 1 2 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2938 full:0 size:[binsize: 1 max: 7 count: 2938 average: 1.06603 | standard deviation: 0.415891 | 0 2831 63 23 8 6 5 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2829 full:0 size:[binsize: 1 max: 2 count: 2829 average: 1.00106 | standard deviation: 0.0325702 | 0 2826 3 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1057 full:0 size:[binsize: 1 max: 36 count: 1057 average: 5.58373 | standard deviation: 8.43272 | 0 662 65 27 17 12 13 12 14 12 13 9 12 12 15 14 12 11 9 11 14 8 5 4 3 6 7 8 9 7 7 5 9 6 3 2 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:51 full:0 size:[binsize: 1 max: 1 count: 51 average:     1 | standard deviation: 0 | 0 51 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:238 full:0 size:[binsize: 1 max: 1 count: 238 average:     1 | standard deviation: 0 | 0 238 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:561 full:0 size:[binsize: 1 max: 1 count: 561 average:     1 | standard deviation: 0 | 0 561 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.18182 | standard deviation: 0.447214 | 0 9 2 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:938 full:0 size:[binsize: 1 max: 2 count: 938 average: 1.00959 | standard deviation: 0.0980057 | 0 929 9 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2936 full:0 size:[binsize: 1 max: 2 count: 2936 average: 1.00443 | standard deviation: 0.066553 | 0 2923 13 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2826 full:0 size:[binsize: 1 max: 1 count: 2826 average:     1 | standard deviation: 0 | 0 2826 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:818 full:0 size:[binsize: 1 max: 3 count: 818 average: 1.03667 | standard deviation: 0.194791 | 0 789 28 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:88 full:0 size:[binsize: 1 max: 1 count: 88 average:     1 | standard deviation: 0 | 0 88 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 2 count: 240 average: 1.00417 | standard deviation: 0.0646846 | 0 239 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:250 full:0 size:[binsize: 1 max: 1 count: 250 average:     1 | standard deviation: 0 | 0 250 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1026 full:0 size:[binsize: 1 max: 2 count: 1026 average: 1.0039 | standard deviation: 0.0624695 | 0 1022 4 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:3176 full:0 size:[binsize: 1 max: 2 count: 3176 average: 1.00126 | standard deviation: 0.0354943 | 0 3172 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:3390 full:0 size:[binsize: 1 max: 1 count: 3390 average:     1 | standard deviation: 0 | 0 3390 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:1068 full:0 size:[binsize: 1 max: 2 count: 1068 average: 1.01311 | standard deviation: 0.114546 | 0 1054 14 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4077 full:0 size:[binsize: 1 max: 3 count: 4077 average: 1.00343 | standard deviation: 0.0626531 | 0 4064 12 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2931 full:0 size:[binsize: 1 max: 3 count: 2931 average: 1.02456 | standard deviation: 0.178159 | 0 2870 50 11 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4312 full:0 size:[binsize: 1 max: 2 count: 4312 average: 1.0007 | standard deviation: 0.0263798 | 0 4309 3 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 3 count: 4075 average: 1.02699 | standard deviation: 0.170189 | 0 3970 100 5 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:285 full:0 size:[binsize: 1 max: 1 count: 285 average:     1 | standard deviation: 0 | 0 285 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:243 full:0 size:[binsize: 1 max: 2 count: 243 average: 1.00412 | standard deviation: 0.0642824 | 0 242 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:569 full:0 size:[binsize: 1 max: 1 count: 569 average:     1 | standard deviation: 0 | 0 569 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:261 full:0 size:[binsize: 1 max: 2 count: 261 average: 1.00383 | standard deviation: 0.0620174 | 0 260 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14754 full:0 size:[binsize: 1 max: 22 count: 14754 average: 1.05483 | standard deviation: 0.731999 | 0 14512 171 4 10 4 5 5 5 6 5 4 2 2 3 2 2 2 3 2 2 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:4090 full:0 size:[binsize: 1 max: 18 count: 4090 average: 1.46333 | standard deviation: 2.12285 | 0 3687 247 2 2 1 6 7 14 13 12 10 20 19 18 17 9 5 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:11446 full:0 size:[binsize: 1 max: 3 count: 11446 average: 1.13157 | standard deviation: 0.338578 | 0 9942 1502 2 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:14009 full:0 size:[binsize: 1 max: 48 count: 14009 average: 1.55329 | standard deviation: 3.73577 | 0 13156 430 25 18 12 16 18 16 15 22 15 20 21 24 12 17 19 14 7 4 5 3 4 5 5 3 5 7 6 3 4 4 2 2 4 2 3 2 3 2 2 4 8 13 9 7 6 5 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8405 full:0 size:[binsize: 1 max: 2 count: 8405 average: 1.00119 | standard deviation: 0.0344951 | 0 8395 10 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:3397 full:0 size:[binsize: 1 max: 2 count: 3397 average: 1.00736 | standard deviation: 0.0857998 | 0 3372 25 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:6935 full:0 size:[binsize: 1 max: 1 count: 6935 average:     1 | standard deviation: 0 | 0 6935 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7733 full:0 size:[binsize: 1 max: 2 count: 7733 average: 1.00478 | standard deviation: 0.0691759 | 0 7696 37 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14900 full:0 size:[binsize: 1 max: 2 count: 14900 average: 1.00295 | standard deviation: 0.0543435 | 0 14856 44 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3855 full:0 size:[binsize: 1 max: 2 count: 3855 average: 1.00804 | standard deviation: 0.0896861 | 0 3824 31 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:10890 full:0 size:[binsize: 1 max: 2 count: 10890 average: 1.00037 | standard deviation: 0.0191662 | 0 10886 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:14009 full:0 size:[binsize: 1 max: 2 count: 14009 average: 1.05097 | standard deviation: 0.220002 | 0 13295 714 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4128 full:0 size:[binsize: 1 max: 2 count: 4128 average: 1.00073 | standard deviation: 0.0269615 | 0 4125 3 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:3169 full:0 size:[binsize: 1 max: 2 count: 3169 average: 1.00536 | standard deviation: 0.0732541 | 0 3152 17 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:4873 full:0 size:[binsize: 1 max: 1 count: 4873 average:     1 | standard deviation: 0 | 0 4873 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4086 full:0 size:[binsize: 1 max: 2 count: 4086 average: 1.00489 | standard deviation: 0.0699711 | 0 4066 20 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47341 | standard deviation: 0.504263 | 0 18933 16895 11 10 3 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 2 count: 216 average: 1.00463 | standard deviation: 0.0681994 | 0 215 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18953 full:0 size:[binsize: 1 max: 2 count: 18953 average: 1.00016 | standard deviation: 0.0125815 | 0 18950 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 1 count: 216 average:     1 | standard deviation: 0 | 0 216 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 2 count: 35855 average: 1.00011 | standard deviation: 0.0105624 | 0 35851 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 2 count: 3849 average: 1.00026 | standard deviation: 0.0161206 | 0 3848 1 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 2 count: 3850 average: 1.00026 | standard deviation: 0.0161186 | 0 3849 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 2 count: 3848 average: 1.00026 | standard deviation: 0.0161227 | 0 3847 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 1 count: 3848 average:     1 | standard deviation: 0 | 0 3848 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 12 count: 3849 average: 1.16524 | standard deviation: 1.0636 | 0 3738 7 6 12 16 13 16 11 8 8 11 3 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 12 count: 3850 average: 1.16494 | standard deviation: 1.0637 | 0 3740 7 5 12 14 15 16 12 8 6 12 3 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.16606 | standard deviation: 1.06422 | 0 3735 8 7 12 12 21 14 8 8 10 9 4 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.16554 | standard deviation: 1.07455 | 0 3739 6 6 13 13 14 16 9 8 9 11 4 ]
