INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_8/lab8_2_1_sim/lab8_2_1_sim.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_0
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_8/lab8_2_1_sim/lab8_2_1_sim.srcs/sources_1/new/two_counts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_counts
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/gyx verilog/digital/lab_8/lab8_2_1_sim/lab8_2_1_sim.srcs/sim_1/new/two_counts_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_counts_tb
