<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> MULTADDSUBSUM</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1180680"></A><A NAME="0_WP0167"></A>MULTADDSUBSUM</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180673"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180674"></A>Two input MULTADDSUBSUM block Multiplier implemented using the DSP.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180639"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180640"></A>ECP5U, ECP5UM,
LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeXP2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1183712"></A>Version:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1183713"></A>4.2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1183714"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    4.2: Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    4.1: Fixed dummy cell connection for FCIN.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1188126"></A>
    4.0: Added fully pipelined mode.
    For LatticeECP3: Added GUI check to require input registers when shift inputs are used.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1188126"></A>3.2: Removed GSR option.
</P>
<P CLASS="Body">
<A NAME="0_pgfId-1183754"></A>3.1: Added option to work around hardware restriction on unsigned subtraction. 
Added "wire" declaration in Verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1183754"></A>3.0: Changed the size of shift-in and shift-out ports. 
These ports are now always 18 bits wide (regardless of input size). 
This change was required to match hardware architecture.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1183750"></A>2.3: Added testbench template.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1183710"></A>2.2: Additional device support.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180645"></A>2.1: Miscellaneous GUI updates</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180646"></A>2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180647"></A>1.0: Original released version.</P>
</DIV>
<DIV>

<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1183724"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1180561"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50469" CLASS="URL">TN1267</A></SPAN>
  - ECP5 sysDSP Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180559"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8525" CLASS="URL">TN1057</A></SPAN>
  - LatticeECP-DSP sysDSP Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180561"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21654" CLASS="URL">TN1107</A></SPAN>
  - LatticeECP2/M sysDSP Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1183730"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=50116" CLASS="URL">TN1140</A></SPAN>
  - LatticeXP2 sysDSP Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180561"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=32322" CLASS="URL">TN1182</A></SPAN>
  - LatticeECP3 sysDSP Usage Guide</P>
</DIV>
</DIV>
</BODY>
</HTML>