<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_212_p2" SOURCE="d4.cpp:22" VARIABLE="icmp_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d4.cpp:22" VARIABLE="add_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_212_p2" SOURCE="d4.cpp:29" VARIABLE="icmp_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_218_p2" SOURCE="d4.cpp:29" VARIABLE="add_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_752_p2" SOURCE="d4.cpp:36" VARIABLE="icmp_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_fu_758_p2" SOURCE="d4.cpp:44" VARIABLE="icmp_ln44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_764_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_1_fu_777_p2" SOURCE="d4.cpp:44" VARIABLE="icmp_ln44_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_1_fu_783_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_796_p2" SOURCE="d4.cpp:54" VARIABLE="empty_28" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_1300_p3" SOURCE="d4.cpp:52" VARIABLE="select_ln52" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_fu_810_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_1_fu_1324_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_2_fu_1345_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_1_fu_1358_p3" SOURCE="d4.cpp:52" VARIABLE="select_ln52_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_818_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_fu_828_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U79" SOURCE="d4.cpp:52" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_1_fu_834_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_1_fu_844_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_1410_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U80" SOURCE="d4.cpp:52" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_2_fu_850_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_2_fu_860_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_1_fu_1447_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U81" SOURCE="d4.cpp:52" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_2_fu_1483_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U82" SOURCE="d4.cpp:52" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U83" SOURCE="d4.cpp:52" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U84" SOURCE="d4.cpp:52" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_866_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_3_fu_879_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_3_fu_1581_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_4_fu_1602_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_3_fu_892_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_5_fu_898_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_2_fu_1614_p3" SOURCE="d4.cpp:52" VARIABLE="select_ln52_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_4_fu_906_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_3_fu_916_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_3_fu_922_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U85" SOURCE="d4.cpp:52" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_5_fu_928_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_4_fu_938_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_4_fu_944_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U86" SOURCE="d4.cpp:52" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_6_fu_960_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_5_fu_970_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_5_fu_976_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U87" SOURCE="d4.cpp:52" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_6_fu_992_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U88" SOURCE="d4.cpp:52" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U89" SOURCE="d4.cpp:52" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_4_fu_998_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1011_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_5_fu_1017_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_6_fu_1790_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_7_fu_1811_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_7_fu_1030_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_8_fu_1036_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_3_fu_1822_p3" SOURCE="d4.cpp:52" VARIABLE="select_ln52_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_8_fu_1044_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_6_fu_1054_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_7_fu_1060_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U90" SOURCE="d4.cpp:52" VARIABLE="tmp_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_9_fu_1076_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_7_fu_1086_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_8_fu_1092_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U91" SOURCE="d4.cpp:52" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_10_fu_1098_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_8_fu_1908_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_9_fu_1114_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U92" SOURCE="d4.cpp:52" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_10_fu_1120_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U93" SOURCE="d4.cpp:52" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_6_fu_1126_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1139_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_7_fu_1145_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d4.cpp:44" VARIABLE="mul_ln44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_8_fu_1977_p3" SOURCE="d4.cpp:44" VARIABLE="select_ln44_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_1984_p2" SOURCE="d4.cpp:44" VARIABLE="and_ln44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d4.cpp:44" VARIABLE="mul_ln44_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U25" SOURCE="d4.cpp:44" VARIABLE="mul_ln44_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U26" SOURCE="d4.cpp:44" VARIABLE="mul_ln44_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_1989_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln44_3_fu_1158_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln44_4_fu_1164_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln44_5_fu_1994_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln44_6_fu_1999_p2" SOURCE="d4.cpp:44" VARIABLE="add_ln44_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1170_p2" SOURCE="d4.cpp:36" VARIABLE="add_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_9_fu_2005_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_10_fu_2022_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U27" SOURCE="d4.cpp:54" VARIABLE="mul_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U28" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U29" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U30" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_12_fu_2032_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_fu_2039_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U31" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2045_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_1_fu_2051_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_2_fu_2057_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_3_fu_2753_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_4_fu_2757_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U32" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U33" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_13_fu_2063_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_1_fu_2070_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln54_fu_2076_p2" SOURCE="d4.cpp:54" VARIABLE="xor_ln54" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_14_fu_2081_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_2_fu_2089_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U34" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U35" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U36" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U37" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_15_fu_2095_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_3_fu_2102_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_5_fu_2108_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_6_fu_2114_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_7_fu_2120_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_8_fu_2126_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_9_fu_2763_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_10_fu_2767_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U38" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U39" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U40" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U41" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U42" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_16_fu_2132_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_4_fu_2139_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_17_fu_2145_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_5_fu_2153_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_18_fu_2159_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_6_fu_2166_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_19_fu_2172_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_7_fu_2179_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_20_fu_2185_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_8_fu_2192_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U43" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U44" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_11_fu_2198_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_12_fu_2204_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_13_fu_2773_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_2210_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_15_fu_2777_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_16_fu_2782_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_17_fu_2787_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_11_fu_1176_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_11_fu_1182_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U45" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U46" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U47" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U48" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U49" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U50" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U51" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_24" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U52" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_25" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_21_fu_2216_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_9_fu_2223_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_22_fu_2229_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_10_fu_2236_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_23_fu_2242_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_11_fu_2249_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_24_fu_2255_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_24" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_12_fu_2263_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_25_fu_2269_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_25" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_13_fu_2276_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_26_fu_2282_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_26" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_14_fu_2289_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_27_fu_2295_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_27" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_15_fu_2302_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_18_fu_2793_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_19_fu_2308_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_20_fu_2797_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_21_fu_2802_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_22_fu_2314_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_23_fu_2806_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_24_fu_2811_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_24" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_25_fu_2817_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_25" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_4_fu_2320_p3" SOURCE="d4.cpp:52" VARIABLE="select_ln52_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_12_fu_1200_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_9_fu_1210_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_11_fu_1216_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U53" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_26" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U54" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_27" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U55" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_28" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U56" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_29" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U57" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_30" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U58" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_31" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U59" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_32" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U60" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_33" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_28_fu_2338_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_28" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_16_fu_2345_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_29_fu_2351_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_29" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_17_fu_2358_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_30_fu_2364_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_30" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_18_fu_2371_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_31_fu_2377_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_31" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_19_fu_2384_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_32_fu_2390_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_32" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_20_fu_2397_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_33_fu_2403_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_33" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_21_fu_2411_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_34_fu_2417_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_22_fu_2424_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_26_fu_2823_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_26" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_27_fu_2430_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_27" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_28_fu_2827_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_28" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_29_fu_2832_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_29" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_30_fu_2436_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_30" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_31_fu_2836_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_31" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_32_fu_2841_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_32" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_33_fu_2847_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_33" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U94" SOURCE="d4.cpp:52" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_13_fu_1222_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_10_fu_1232_p2" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_12_fu_1248_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U61" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U62" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_35" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U63" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U64" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_37" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U65" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_38" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_35_fu_2475_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_35" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_23_fu_2482_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_36_fu_2488_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_24_fu_2495_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_24" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_37_fu_2501_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_37" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_25_fu_2508_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_25" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_38_fu_2514_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_38" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_26_fu_2521_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_26" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_39_fu_2527_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_39" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_27_fu_2534_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_27" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U66" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_39" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U67" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_40" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_34_fu_2540_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_35_fu_2546_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_35" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_36_fu_2853_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_37_fu_2552_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_37" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_38_fu_2857_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_38" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_39_fu_2862_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_39" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_40_fu_2867_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_40" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U95" SOURCE="d4.cpp:52" VARIABLE="tmp_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_14_fu_1264_p2" SOURCE="d4.cpp:52" VARIABLE="icmp_ln52_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_17_fu_2661_p10" SOURCE="d4.cpp:54" VARIABLE="sub_ln54_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_13_fu_1270_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U68" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_41" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U69" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_42" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_40_fu_2598_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_40" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_28_fu_2605_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_28" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_41_fu_2611_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_41" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_29_fu_2618_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_29" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U70" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_43" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U71" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U72" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_45" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U73" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_46" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_42_fu_2624_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_42" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_30_fu_2631_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_30" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_41_fu_2637_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_41" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_42_fu_2643_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_42" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_43_fu_2649_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_43" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_44_fu_2655_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_44" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_45_fu_2873_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_45" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_46_fu_2877_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_46" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U96" SOURCE="d4.cpp:52" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_14_fu_1286_p2" SOURCE="d4.cpp:54" VARIABLE="icmp_ln54_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U74" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_47" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U75" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_48" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U76" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U77" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_43_fu_2693_p3" SOURCE="d4.cpp:54" VARIABLE="select_ln54_43" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_31_fu_2700_p2" SOURCE="d4.cpp:54" VARIABLE="and_ln54_31" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U78" SOURCE="d4.cpp:54" VARIABLE="mul_ln54_51" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_47_fu_2706_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_47" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_48_fu_2712_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_48" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_49_fu_2718_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_50_fu_2883_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln54_51_fu_2887_p2" SOURCE="d4.cpp:54" VARIABLE="add_ln54_51" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_fu_198_p2" SOURCE="d4.cpp:72" VARIABLE="icmp_ln72" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_204_p2" SOURCE="d4.cpp:72" VARIABLE="add_ln72" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_59_1_1_U140" SOURCE="d4.cpp:74" VARIABLE="tmp_s" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U153" SOURCE="" VARIABLE="mul40" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_548_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_568_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_649_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_669_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_689_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_5_fu_709_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_823_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_843_p2" SOURCE="d4.cpp:60" VARIABLE="add_ln60_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_859_p2" SOURCE="d4.cpp:60" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_882_p2" SOURCE="d4.cpp:61" VARIABLE="add_ln61" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_598_p2" SOURCE="d4.cpp:61" VARIABLE="add_ln61_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_906_p2" SOURCE="d4.cpp:61" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_915_p2" SOURCE="d4.cpp:62" VARIABLE="add_ln62" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_618_p2" SOURCE="d4.cpp:62" VARIABLE="add_ln62_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_942_p2" SOURCE="d4.cpp:62" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_729_p2" SOURCE="d4.cpp:63" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_748_p2" SOURCE="d4.cpp:64" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_768_p2" SOURCE="d4.cpp:65" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_788_p2" SOURCE="d4.cpp:66" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_953_p2" SOURCE="d4.cpp:67" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_973_p2" SOURCE="d4.cpp:68" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="8" URAM="0"/>
</BindInfo>
