// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _flat_HH_
#define _flat_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_urem_9ns_6ns_bhl.h"
#include "cnn_mux_255_14_1_1.h"
#include "cnn_mul_mul_11ns_bil.h"

namespace ap_rtl {

struct flat : public sc_module {
    // Port declarations 181
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > max_pool_out_0_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_0_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_0_0_V_q0;
    sc_out< sc_lv<4> > max_pool_out_0_1_V_address0;
    sc_out< sc_logic > max_pool_out_0_1_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_0_1_V_q0;
    sc_out< sc_lv<4> > max_pool_out_0_2_V_address0;
    sc_out< sc_logic > max_pool_out_0_2_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_0_2_V_q0;
    sc_out< sc_lv<4> > max_pool_out_0_3_V_address0;
    sc_out< sc_logic > max_pool_out_0_3_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_0_3_V_q0;
    sc_out< sc_lv<4> > max_pool_out_0_4_V_address0;
    sc_out< sc_logic > max_pool_out_0_4_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_0_4_V_q0;
    sc_out< sc_lv<4> > max_pool_out_1_0_V_address0;
    sc_out< sc_logic > max_pool_out_1_0_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_1_0_V_q0;
    sc_out< sc_lv<4> > max_pool_out_1_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_1_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_1_1_V_q0;
    sc_out< sc_lv<4> > max_pool_out_1_2_V_address0;
    sc_out< sc_logic > max_pool_out_1_2_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_1_2_V_q0;
    sc_out< sc_lv<4> > max_pool_out_1_3_V_address0;
    sc_out< sc_logic > max_pool_out_1_3_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_1_3_V_q0;
    sc_out< sc_lv<4> > max_pool_out_1_4_V_address0;
    sc_out< sc_logic > max_pool_out_1_4_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_1_4_V_q0;
    sc_out< sc_lv<4> > max_pool_out_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_2_0_V_q0;
    sc_out< sc_lv<4> > max_pool_out_2_1_V_address0;
    sc_out< sc_logic > max_pool_out_2_1_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_2_1_V_q0;
    sc_out< sc_lv<4> > max_pool_out_2_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_2_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_2_2_V_q0;
    sc_out< sc_lv<4> > max_pool_out_2_3_V_address0;
    sc_out< sc_logic > max_pool_out_2_3_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_2_3_V_q0;
    sc_out< sc_lv<4> > max_pool_out_2_4_V_address0;
    sc_out< sc_logic > max_pool_out_2_4_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_2_4_V_q0;
    sc_out< sc_lv<4> > max_pool_out_3_0_V_address0;
    sc_out< sc_logic > max_pool_out_3_0_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_3_0_V_q0;
    sc_out< sc_lv<4> > max_pool_out_3_1_V_address0;
    sc_out< sc_logic > max_pool_out_3_1_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_3_1_V_q0;
    sc_out< sc_lv<4> > max_pool_out_3_2_V_address0;
    sc_out< sc_logic > max_pool_out_3_2_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_3_2_V_q0;
    sc_out< sc_lv<4> > max_pool_out_3_3_V_address0;
    sc_out< sc_logic > max_pool_out_3_3_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_3_3_V_q0;
    sc_out< sc_lv<4> > max_pool_out_3_4_V_address0;
    sc_out< sc_logic > max_pool_out_3_4_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_3_4_V_q0;
    sc_out< sc_lv<4> > max_pool_out_4_0_V_address0;
    sc_out< sc_logic > max_pool_out_4_0_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_4_0_V_q0;
    sc_out< sc_lv<4> > max_pool_out_4_1_V_address0;
    sc_out< sc_logic > max_pool_out_4_1_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_4_1_V_q0;
    sc_out< sc_lv<4> > max_pool_out_4_2_V_address0;
    sc_out< sc_logic > max_pool_out_4_2_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_4_2_V_q0;
    sc_out< sc_lv<4> > max_pool_out_4_3_V_address0;
    sc_out< sc_logic > max_pool_out_4_3_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_4_3_V_q0;
    sc_out< sc_lv<4> > max_pool_out_4_4_V_address0;
    sc_out< sc_logic > max_pool_out_4_4_V_ce0;
    sc_in< sc_lv<14> > max_pool_out_4_4_V_q0;
    sc_out< sc_lv<4> > flat_array_0_V_address0;
    sc_out< sc_logic > flat_array_0_V_ce0;
    sc_out< sc_logic > flat_array_0_V_we0;
    sc_out< sc_lv<14> > flat_array_0_V_d0;
    sc_out< sc_lv<4> > flat_array_1_V_address0;
    sc_out< sc_logic > flat_array_1_V_ce0;
    sc_out< sc_logic > flat_array_1_V_we0;
    sc_out< sc_lv<14> > flat_array_1_V_d0;
    sc_out< sc_lv<4> > flat_array_2_V_address0;
    sc_out< sc_logic > flat_array_2_V_ce0;
    sc_out< sc_logic > flat_array_2_V_we0;
    sc_out< sc_lv<14> > flat_array_2_V_d0;
    sc_out< sc_lv<4> > flat_array_3_V_address0;
    sc_out< sc_logic > flat_array_3_V_ce0;
    sc_out< sc_logic > flat_array_3_V_we0;
    sc_out< sc_lv<14> > flat_array_3_V_d0;
    sc_out< sc_lv<4> > flat_array_4_V_address0;
    sc_out< sc_logic > flat_array_4_V_ce0;
    sc_out< sc_logic > flat_array_4_V_we0;
    sc_out< sc_lv<14> > flat_array_4_V_d0;
    sc_out< sc_lv<4> > flat_array_5_V_address0;
    sc_out< sc_logic > flat_array_5_V_ce0;
    sc_out< sc_logic > flat_array_5_V_we0;
    sc_out< sc_lv<14> > flat_array_5_V_d0;
    sc_out< sc_lv<4> > flat_array_6_V_address0;
    sc_out< sc_logic > flat_array_6_V_ce0;
    sc_out< sc_logic > flat_array_6_V_we0;
    sc_out< sc_lv<14> > flat_array_6_V_d0;
    sc_out< sc_lv<4> > flat_array_7_V_address0;
    sc_out< sc_logic > flat_array_7_V_ce0;
    sc_out< sc_logic > flat_array_7_V_we0;
    sc_out< sc_lv<14> > flat_array_7_V_d0;
    sc_out< sc_lv<4> > flat_array_8_V_address0;
    sc_out< sc_logic > flat_array_8_V_ce0;
    sc_out< sc_logic > flat_array_8_V_we0;
    sc_out< sc_lv<14> > flat_array_8_V_d0;
    sc_out< sc_lv<4> > flat_array_9_V_address0;
    sc_out< sc_logic > flat_array_9_V_ce0;
    sc_out< sc_logic > flat_array_9_V_we0;
    sc_out< sc_lv<14> > flat_array_9_V_d0;
    sc_out< sc_lv<4> > flat_array_10_V_address0;
    sc_out< sc_logic > flat_array_10_V_ce0;
    sc_out< sc_logic > flat_array_10_V_we0;
    sc_out< sc_lv<14> > flat_array_10_V_d0;
    sc_out< sc_lv<4> > flat_array_11_V_address0;
    sc_out< sc_logic > flat_array_11_V_ce0;
    sc_out< sc_logic > flat_array_11_V_we0;
    sc_out< sc_lv<14> > flat_array_11_V_d0;
    sc_out< sc_lv<4> > flat_array_12_V_address0;
    sc_out< sc_logic > flat_array_12_V_ce0;
    sc_out< sc_logic > flat_array_12_V_we0;
    sc_out< sc_lv<14> > flat_array_12_V_d0;
    sc_out< sc_lv<4> > flat_array_13_V_address0;
    sc_out< sc_logic > flat_array_13_V_ce0;
    sc_out< sc_logic > flat_array_13_V_we0;
    sc_out< sc_lv<14> > flat_array_13_V_d0;
    sc_out< sc_lv<4> > flat_array_14_V_address0;
    sc_out< sc_logic > flat_array_14_V_ce0;
    sc_out< sc_logic > flat_array_14_V_we0;
    sc_out< sc_lv<14> > flat_array_14_V_d0;
    sc_out< sc_lv<4> > flat_array_15_V_address0;
    sc_out< sc_logic > flat_array_15_V_ce0;
    sc_out< sc_logic > flat_array_15_V_we0;
    sc_out< sc_lv<14> > flat_array_15_V_d0;
    sc_out< sc_lv<4> > flat_array_16_V_address0;
    sc_out< sc_logic > flat_array_16_V_ce0;
    sc_out< sc_logic > flat_array_16_V_we0;
    sc_out< sc_lv<14> > flat_array_16_V_d0;
    sc_out< sc_lv<4> > flat_array_17_V_address0;
    sc_out< sc_logic > flat_array_17_V_ce0;
    sc_out< sc_logic > flat_array_17_V_we0;
    sc_out< sc_lv<14> > flat_array_17_V_d0;
    sc_out< sc_lv<4> > flat_array_18_V_address0;
    sc_out< sc_logic > flat_array_18_V_ce0;
    sc_out< sc_logic > flat_array_18_V_we0;
    sc_out< sc_lv<14> > flat_array_18_V_d0;
    sc_out< sc_lv<4> > flat_array_19_V_address0;
    sc_out< sc_logic > flat_array_19_V_ce0;
    sc_out< sc_logic > flat_array_19_V_we0;
    sc_out< sc_lv<14> > flat_array_19_V_d0;
    sc_out< sc_lv<4> > flat_array_20_V_address0;
    sc_out< sc_logic > flat_array_20_V_ce0;
    sc_out< sc_logic > flat_array_20_V_we0;
    sc_out< sc_lv<14> > flat_array_20_V_d0;
    sc_out< sc_lv<4> > flat_array_21_V_address0;
    sc_out< sc_logic > flat_array_21_V_ce0;
    sc_out< sc_logic > flat_array_21_V_we0;
    sc_out< sc_lv<14> > flat_array_21_V_d0;
    sc_out< sc_lv<4> > flat_array_22_V_address0;
    sc_out< sc_logic > flat_array_22_V_ce0;
    sc_out< sc_logic > flat_array_22_V_we0;
    sc_out< sc_lv<14> > flat_array_22_V_d0;
    sc_out< sc_lv<4> > flat_array_23_V_address0;
    sc_out< sc_logic > flat_array_23_V_ce0;
    sc_out< sc_logic > flat_array_23_V_we0;
    sc_out< sc_lv<14> > flat_array_23_V_d0;
    sc_out< sc_lv<4> > flat_array_24_V_address0;
    sc_out< sc_logic > flat_array_24_V_ce0;
    sc_out< sc_logic > flat_array_24_V_we0;
    sc_out< sc_lv<14> > flat_array_24_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    flat(sc_module_name name);
    SC_HAS_PROCESS(flat);

    ~flat();

    sc_trace_file* mVcdFile;

    cnn_urem_9ns_6ns_bhl<1,13,9,6,6>* cnn_urem_9ns_6ns_bhl_U1996;
    cnn_mux_255_14_1_1<1,1,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,5,14>* cnn_mux_255_14_1_1_U1997;
    cnn_mul_mul_11ns_bil<1,1,11,9,20>* cnn_mul_mul_11ns_bil_U1998;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten23_reg_870;
    sc_signal< sc_lv<9> > i_0_reg_881;
    sc_signal< sc_lv<3> > r_0_reg_892;
    sc_signal< sc_lv<8> > indvar_flatten_reg_903;
    sc_signal< sc_lv<9> > i_1_reg_914;
    sc_signal< sc_lv<3> > c_0_reg_925;
    sc_signal< sc_lv<9> > i_2_reg_936;
    sc_signal< sc_lv<5> > f_0_reg_947;
    sc_signal< sc_lv<1> > icmp_ln6_fu_990_p2;
    sc_signal< sc_lv<1> > icmp_ln6_reg_1390;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > add_ln6_fu_996_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln15_3_fu_1048_p3;
    sc_signal< sc_lv<3> > select_ln15_3_reg_1399;
    sc_signal< sc_lv<9> > select_ln6_fu_1108_p3;
    sc_signal< sc_lv<9> > select_ln15_6_fu_1128_p3;
    sc_signal< sc_lv<5> > select_ln15_7_fu_1142_p3;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter9_reg;
    sc_signal< sc_lv<5> > select_ln15_7_reg_1414_pp0_iter10_reg;
    sc_signal< sc_lv<5> > select_ln15_8_fu_1170_p3;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter9_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter10_reg;
    sc_signal< sc_lv<5> > select_ln15_8_reg_1419_pp0_iter11_reg;
    sc_signal< sc_lv<9> > select_ln9_fu_1178_p3;
    sc_signal< sc_lv<3> > select_ln9_1_fu_1186_p3;
    sc_signal< sc_lv<6> > tmp_reg_1434;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter3_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter4_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter5_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter6_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter7_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter8_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter9_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter10_reg;
    sc_signal< sc_lv<6> > tmp_reg_1434_pp0_iter11_reg;
    sc_signal< sc_lv<9> > add_ln15_1_fu_1213_p2;
    sc_signal< sc_lv<5> > f_fu_1219_p2;
    sc_signal< sc_lv<8> > select_ln9_2_fu_1231_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<3> > ap_phi_mux_r_0_phi_fu_896_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln14_fu_1239_p1;
    sc_signal< sc_lv<64> > zext_ln203_2_fu_1354_p1;
    sc_signal< sc_lv<6> > trunc_ln203_fu_1347_p1;
    sc_signal< sc_lv<14> > tmp_s_fu_1267_p27;
    sc_signal< sc_lv<4> > zext_ln203_1_fu_958_p1;
    sc_signal< sc_lv<4> > zext_ln203_fu_970_p1;
    sc_signal< sc_lv<4> > add_ln203_1_fu_974_p2;
    sc_signal< sc_lv<5> > zext_ln203_3_fu_980_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_962_p3;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1014_p2;
    sc_signal< sc_lv<9> > add_ln15_fu_1008_p2;
    sc_signal< sc_lv<3> > r_fu_1002_p2;
    sc_signal< sc_lv<5> > shl_ln203_mid1_fu_1060_p3;
    sc_signal< sc_lv<5> > zext_ln203_4_fu_1044_p1;
    sc_signal< sc_lv<5> > add_ln203_2_fu_1076_p2;
    sc_signal< sc_lv<5> > add_ln203_fu_984_p2;
    sc_signal< sc_lv<1> > icmp_ln12_fu_1096_p2;
    sc_signal< sc_lv<1> > xor_ln15_fu_1090_p2;
    sc_signal< sc_lv<3> > select_ln15_1_fu_1028_p3;
    sc_signal< sc_lv<9> > select_ln15_fu_1020_p3;
    sc_signal< sc_lv<1> > and_ln15_fu_1102_p2;
    sc_signal< sc_lv<9> > add_ln15_2_fu_1122_p2;
    sc_signal< sc_lv<9> > select_ln15_2_fu_1036_p3;
    sc_signal< sc_lv<1> > or_ln15_fu_1136_p2;
    sc_signal< sc_lv<3> > c_fu_1116_p2;
    sc_signal< sc_lv<4> > zext_ln203_5_fu_1150_p1;
    sc_signal< sc_lv<4> > zext_ln15_fu_1056_p1;
    sc_signal< sc_lv<4> > add_ln203_3_fu_1154_p2;
    sc_signal< sc_lv<5> > select_ln15_4_fu_1068_p3;
    sc_signal< sc_lv<5> > zext_ln203_6_fu_1160_p1;
    sc_signal< sc_lv<5> > add_ln203_4_fu_1164_p2;
    sc_signal< sc_lv<5> > select_ln15_5_fu_1082_p3;
    sc_signal< sc_lv<6> > grp_fu_1194_p1;
    sc_signal< sc_lv<20> > mul_ln203_fu_1383_p2;
    sc_signal< sc_lv<8> > add_ln9_fu_1225_p2;
    sc_signal< sc_lv<6> > grp_fu_1194_p2;
    sc_signal< sc_lv<9> > sext_ln203_fu_1351_p1;
    sc_signal< sc_lv<11> > mul_ln203_fu_1383_p0;
    sc_signal< sc_lv<9> > mul_ln203_fu_1383_p1;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<20> > mul_ln203_fu_1383_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state15;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_50;
    static const sc_lv<8> ap_const_lv8_50;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<9> ap_const_lv9_10;
    static const sc_lv<9> ap_const_lv9_19;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<20> ap_const_lv20_290;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln15_1_fu_1213_p2();
    void thread_add_ln15_2_fu_1122_p2();
    void thread_add_ln15_fu_1008_p2();
    void thread_add_ln203_1_fu_974_p2();
    void thread_add_ln203_2_fu_1076_p2();
    void thread_add_ln203_3_fu_1154_p2();
    void thread_add_ln203_4_fu_1164_p2();
    void thread_add_ln203_fu_984_p2();
    void thread_add_ln6_fu_996_p2();
    void thread_add_ln9_fu_1225_p2();
    void thread_and_ln15_fu_1102_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_r_0_phi_fu_896_p4();
    void thread_ap_ready();
    void thread_c_fu_1116_p2();
    void thread_f_fu_1219_p2();
    void thread_flat_array_0_V_address0();
    void thread_flat_array_0_V_ce0();
    void thread_flat_array_0_V_d0();
    void thread_flat_array_0_V_we0();
    void thread_flat_array_10_V_address0();
    void thread_flat_array_10_V_ce0();
    void thread_flat_array_10_V_d0();
    void thread_flat_array_10_V_we0();
    void thread_flat_array_11_V_address0();
    void thread_flat_array_11_V_ce0();
    void thread_flat_array_11_V_d0();
    void thread_flat_array_11_V_we0();
    void thread_flat_array_12_V_address0();
    void thread_flat_array_12_V_ce0();
    void thread_flat_array_12_V_d0();
    void thread_flat_array_12_V_we0();
    void thread_flat_array_13_V_address0();
    void thread_flat_array_13_V_ce0();
    void thread_flat_array_13_V_d0();
    void thread_flat_array_13_V_we0();
    void thread_flat_array_14_V_address0();
    void thread_flat_array_14_V_ce0();
    void thread_flat_array_14_V_d0();
    void thread_flat_array_14_V_we0();
    void thread_flat_array_15_V_address0();
    void thread_flat_array_15_V_ce0();
    void thread_flat_array_15_V_d0();
    void thread_flat_array_15_V_we0();
    void thread_flat_array_16_V_address0();
    void thread_flat_array_16_V_ce0();
    void thread_flat_array_16_V_d0();
    void thread_flat_array_16_V_we0();
    void thread_flat_array_17_V_address0();
    void thread_flat_array_17_V_ce0();
    void thread_flat_array_17_V_d0();
    void thread_flat_array_17_V_we0();
    void thread_flat_array_18_V_address0();
    void thread_flat_array_18_V_ce0();
    void thread_flat_array_18_V_d0();
    void thread_flat_array_18_V_we0();
    void thread_flat_array_19_V_address0();
    void thread_flat_array_19_V_ce0();
    void thread_flat_array_19_V_d0();
    void thread_flat_array_19_V_we0();
    void thread_flat_array_1_V_address0();
    void thread_flat_array_1_V_ce0();
    void thread_flat_array_1_V_d0();
    void thread_flat_array_1_V_we0();
    void thread_flat_array_20_V_address0();
    void thread_flat_array_20_V_ce0();
    void thread_flat_array_20_V_d0();
    void thread_flat_array_20_V_we0();
    void thread_flat_array_21_V_address0();
    void thread_flat_array_21_V_ce0();
    void thread_flat_array_21_V_d0();
    void thread_flat_array_21_V_we0();
    void thread_flat_array_22_V_address0();
    void thread_flat_array_22_V_ce0();
    void thread_flat_array_22_V_d0();
    void thread_flat_array_22_V_we0();
    void thread_flat_array_23_V_address0();
    void thread_flat_array_23_V_ce0();
    void thread_flat_array_23_V_d0();
    void thread_flat_array_23_V_we0();
    void thread_flat_array_24_V_address0();
    void thread_flat_array_24_V_ce0();
    void thread_flat_array_24_V_d0();
    void thread_flat_array_24_V_we0();
    void thread_flat_array_2_V_address0();
    void thread_flat_array_2_V_ce0();
    void thread_flat_array_2_V_d0();
    void thread_flat_array_2_V_we0();
    void thread_flat_array_3_V_address0();
    void thread_flat_array_3_V_ce0();
    void thread_flat_array_3_V_d0();
    void thread_flat_array_3_V_we0();
    void thread_flat_array_4_V_address0();
    void thread_flat_array_4_V_ce0();
    void thread_flat_array_4_V_d0();
    void thread_flat_array_4_V_we0();
    void thread_flat_array_5_V_address0();
    void thread_flat_array_5_V_ce0();
    void thread_flat_array_5_V_d0();
    void thread_flat_array_5_V_we0();
    void thread_flat_array_6_V_address0();
    void thread_flat_array_6_V_ce0();
    void thread_flat_array_6_V_d0();
    void thread_flat_array_6_V_we0();
    void thread_flat_array_7_V_address0();
    void thread_flat_array_7_V_ce0();
    void thread_flat_array_7_V_d0();
    void thread_flat_array_7_V_we0();
    void thread_flat_array_8_V_address0();
    void thread_flat_array_8_V_ce0();
    void thread_flat_array_8_V_d0();
    void thread_flat_array_8_V_we0();
    void thread_flat_array_9_V_address0();
    void thread_flat_array_9_V_ce0();
    void thread_flat_array_9_V_d0();
    void thread_flat_array_9_V_we0();
    void thread_grp_fu_1194_p1();
    void thread_icmp_ln12_fu_1096_p2();
    void thread_icmp_ln6_fu_990_p2();
    void thread_icmp_ln9_fu_1014_p2();
    void thread_max_pool_out_0_0_V_address0();
    void thread_max_pool_out_0_0_V_ce0();
    void thread_max_pool_out_0_1_V_address0();
    void thread_max_pool_out_0_1_V_ce0();
    void thread_max_pool_out_0_2_V_address0();
    void thread_max_pool_out_0_2_V_ce0();
    void thread_max_pool_out_0_3_V_address0();
    void thread_max_pool_out_0_3_V_ce0();
    void thread_max_pool_out_0_4_V_address0();
    void thread_max_pool_out_0_4_V_ce0();
    void thread_max_pool_out_1_0_V_address0();
    void thread_max_pool_out_1_0_V_ce0();
    void thread_max_pool_out_1_1_V_address0();
    void thread_max_pool_out_1_1_V_ce0();
    void thread_max_pool_out_1_2_V_address0();
    void thread_max_pool_out_1_2_V_ce0();
    void thread_max_pool_out_1_3_V_address0();
    void thread_max_pool_out_1_3_V_ce0();
    void thread_max_pool_out_1_4_V_address0();
    void thread_max_pool_out_1_4_V_ce0();
    void thread_max_pool_out_2_0_V_address0();
    void thread_max_pool_out_2_0_V_ce0();
    void thread_max_pool_out_2_1_V_address0();
    void thread_max_pool_out_2_1_V_ce0();
    void thread_max_pool_out_2_2_V_address0();
    void thread_max_pool_out_2_2_V_ce0();
    void thread_max_pool_out_2_3_V_address0();
    void thread_max_pool_out_2_3_V_ce0();
    void thread_max_pool_out_2_4_V_address0();
    void thread_max_pool_out_2_4_V_ce0();
    void thread_max_pool_out_3_0_V_address0();
    void thread_max_pool_out_3_0_V_ce0();
    void thread_max_pool_out_3_1_V_address0();
    void thread_max_pool_out_3_1_V_ce0();
    void thread_max_pool_out_3_2_V_address0();
    void thread_max_pool_out_3_2_V_ce0();
    void thread_max_pool_out_3_3_V_address0();
    void thread_max_pool_out_3_3_V_ce0();
    void thread_max_pool_out_3_4_V_address0();
    void thread_max_pool_out_3_4_V_ce0();
    void thread_max_pool_out_4_0_V_address0();
    void thread_max_pool_out_4_0_V_ce0();
    void thread_max_pool_out_4_1_V_address0();
    void thread_max_pool_out_4_1_V_ce0();
    void thread_max_pool_out_4_2_V_address0();
    void thread_max_pool_out_4_2_V_ce0();
    void thread_max_pool_out_4_3_V_address0();
    void thread_max_pool_out_4_3_V_ce0();
    void thread_max_pool_out_4_4_V_address0();
    void thread_max_pool_out_4_4_V_ce0();
    void thread_mul_ln203_fu_1383_p0();
    void thread_mul_ln203_fu_1383_p1();
    void thread_mul_ln203_fu_1383_p10();
    void thread_or_ln15_fu_1136_p2();
    void thread_r_fu_1002_p2();
    void thread_select_ln15_1_fu_1028_p3();
    void thread_select_ln15_2_fu_1036_p3();
    void thread_select_ln15_3_fu_1048_p3();
    void thread_select_ln15_4_fu_1068_p3();
    void thread_select_ln15_5_fu_1082_p3();
    void thread_select_ln15_6_fu_1128_p3();
    void thread_select_ln15_7_fu_1142_p3();
    void thread_select_ln15_8_fu_1170_p3();
    void thread_select_ln15_fu_1020_p3();
    void thread_select_ln6_fu_1108_p3();
    void thread_select_ln9_1_fu_1186_p3();
    void thread_select_ln9_2_fu_1231_p3();
    void thread_select_ln9_fu_1178_p3();
    void thread_sext_ln203_fu_1351_p1();
    void thread_shl_ln203_mid1_fu_1060_p3();
    void thread_shl_ln_fu_962_p3();
    void thread_trunc_ln203_fu_1347_p1();
    void thread_xor_ln15_fu_1090_p2();
    void thread_zext_ln14_fu_1239_p1();
    void thread_zext_ln15_fu_1056_p1();
    void thread_zext_ln203_1_fu_958_p1();
    void thread_zext_ln203_2_fu_1354_p1();
    void thread_zext_ln203_3_fu_980_p1();
    void thread_zext_ln203_4_fu_1044_p1();
    void thread_zext_ln203_5_fu_1150_p1();
    void thread_zext_ln203_6_fu_1160_p1();
    void thread_zext_ln203_fu_970_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
