Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-4OJJTR2
Date:        Wed Mar 16 09:04:24 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch divOsc00_divOsc00_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srr to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srf

hdl_info_gen completed
# Wed Mar 16 09:04:27 2022

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srr"
Running: divOsc00 in foreground

Running proj_1|divOsc00

Running Flow: compile (Compile) on proj_1|divOsc00
# Wed Mar 16 09:04:28 2022

Running Flow: compile_flow (Compile Process) on proj_1|divOsc00
# Wed Mar 16 09:04:28 2022

Running: compiler (Compile Input) on proj_1|divOsc00
# Wed Mar 16 09:04:28 2022
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\synwork\divOsc00_divOsc00_comp.srs to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srs

compiler completed
# Wed Mar 16 09:04:31 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|divOsc00
# Wed Mar 16 09:04:31 2022

multi_srs_gen completed
# Wed Mar 16 09:04:32 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\synwork\divOsc00_divOsc00_mult.srs to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srs
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srr to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srf
Complete: Compile Process on proj_1|divOsc00

Running: premap (Premap) on proj_1|divOsc00
# Wed Mar 16 09:04:32 2022

premap completed with warnings
# Wed Mar 16 09:04:35 2022

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|divOsc00

Running Flow: map (Map) on proj_1|divOsc00
# Wed Mar 16 09:04:35 2022

Running: fpga_mapper (Map & Optimize) on proj_1|divOsc00
# Wed Mar 16 09:04:35 2022
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\synwork\divOsc00_divOsc00_m.srm to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srm

fpga_mapper completed with warnings
# Wed Mar 16 09:04:38 2022

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|divOsc00
Copied C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srr to C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\divOsc00_divOsc00.srf
Complete: Logic Synthesis on proj_1|divOsc00
TCL script complete: "divOsc00_divOsc00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\braya\Downloads\Arquitectura de computadoras\06-projectDiamond-1erParc\12_13_divOsc00\divOsc00\proj_1.prj
batch mode default:no
