digraph "0_libmodbus_5ccdf5ef79d742640355d1132fa9e2abc7fbaefc@integer" {
"1000707" [label="(Call,mapping_address = address - mb_mapping->start_bits)"];
"1000709" [label="(Call,address - mb_mapping->start_bits)"];
"1000160" [label="(Call,address = (req[offset + 1] << 8) + req[offset + 2])"];
"1000163" [label="(Call,req[offset + 1] << 8)"];
"1000116" [label="(MethodParameterIn,const uint8_t *req)"];
"1000744" [label="(Call,mapping_address < 0)"];
"1000743" [label="(Call,mapping_address < 0 ||\n                   (mapping_address + nb) > mb_mapping->nb_bits)"];
"1000747" [label="(Call,(mapping_address + nb) > mb_mapping->nb_bits)"];
"1000748" [label="(Call,mapping_address + nb)"];
"1000766" [label="(Call,mapping_address < 0)"];
"1000775" [label="(Call,modbus_set_bits_from_bytes(mb_mapping->tab_bits, mapping_address, nb,\n                                       &req[offset + 6]))"];
"1000263" [label="(Call,address - start_bits)"];
"1000824" [label="(Call,nb_bytes = req[offset + 5])"];
"1000780" [label="(Identifier,nb)"];
"1000163" [label="(Call,req[offset + 1] << 8)"];
"1000116" [label="(MethodParameterIn,const uint8_t *req)"];
"1000245" [label="(Call,nb = (req[offset + 3] << 8) + req[offset + 4])"];
"1001112" [label="(Call,memcpy(rsp, req, req_length))"];
"1000707" [label="(Call,mapping_address = address - mb_mapping->start_bits)"];
"1000161" [label="(Identifier,address)"];
"1000686" [label="(Call,req[offset + 3] << 8)"];
"1000777" [label="(Identifier,mb_mapping)"];
"1001083" [label="(Call,(req[offset + 5] << 8) + req[offset + 6])"];
"1001126" [label="(Call,req[offset + 3] << 8)"];
"1000529" [label="(Call,address - mb_mapping->start_bits)"];
"1000717" [label="(Identifier,nb)"];
"1000750" [label="(Identifier,nb)"];
"1001171" [label="(Call,nb_write_bytes = req[offset + 9])"];
"1000699" [label="(Call,nb_bits = req[offset + 5])"];
"1001410" [label="(MethodReturn,int)"];
"1000810" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000652" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000756" [label="(Identifier,rsp_length)"];
"1000771" [label="(Identifier,address)"];
"1000716" [label="(Call,nb < 1)"];
"1001157" [label="(Call,(req[offset + 7] << 8) + req[offset + 8])"];
"1000559" [label="(Call,data = (req[offset + 3] << 8) + req[offset + 4])"];
"1000723" [label="(Call,nb_bits * 8 < nb)"];
"1000793" [label="(Call,memcpy(rsp + rsp_length, req + rsp_length, 4))"];
"1000177" [label="(Identifier,sft)"];
"1000620" [label="(Call,address - mb_mapping->start_registers)"];
"1000811" [label="(Call,req[offset + 3] << 8)"];
"1000148" [label="(Call,slave = req[offset - 1])"];
"1000418" [label="(Call,address - start_registers)"];
"1000681" [label="(Block,)"];
"1001155" [label="(Call,nb_write = (req[offset + 7] << 8) + req[offset + 8])"];
"1001123" [label="(Call,nb = (req[offset + 3] << 8) + req[offset + 4])"];
"1001327" [label="(Call,(req[offset + j] << 8) + req[offset + j + 1])"];
"1000742" [label="(ControlStructure,if (mapping_address < 0 ||\n                   (mapping_address + nb) > mb_mapping->nb_bits))"];
"1000709" [label="(Call,address - mb_mapping->start_bits)"];
"1000767" [label="(Identifier,mapping_address)"];
"1000164" [label="(Call,req[offset + 1])"];
"1001084" [label="(Call,req[offset + 5] << 8)"];
"1000769" [label="(Identifier,address)"];
"1000752" [label="(Identifier,mb_mapping)"];
"1000746" [label="(Literal,0)"];
"1001068" [label="(Call,req[offset + 3] << 8)"];
"1000770" [label="(Call,address + nb)"];
"1000834" [label="(Call,address - mb_mapping->start_registers)"];
"1000797" [label="(Call,req + rsp_length)"];
"1000743" [label="(Call,mapping_address < 0 ||\n                   (mapping_address + nb) > mb_mapping->nb_bits)"];
"1001328" [label="(Call,req[offset + j] << 8)"];
"1000949" [label="(Call,memcpy(rsp + rsp_length, req + rsp_length, 4))"];
"1000160" [label="(Call,address = (req[offset + 1] << 8) + req[offset + 2])"];
"1000119" [label="(Block,)"];
"1000403" [label="(Call,req[offset + 3] << 8)"];
"1001142" [label="(Call,req[offset + 5] << 8)"];
"1001065" [label="(Call,and = (req[offset + 3] << 8) + req[offset + 4])"];
"1000774" [label="(Block,)"];
"1000708" [label="(Identifier,mapping_address)"];
"1000808" [label="(Call,nb = (req[offset + 3] << 8) + req[offset + 4])"];
"1000711" [label="(Call,mb_mapping->start_bits)"];
"1000169" [label="(Literal,8)"];
"1000189" [label="(Call,ctx->backend->prepare_response_tid(req, &req_length))"];
"1000247" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000922" [label="(Call,mb_mapping->tab_registers[i] =\n                    (req[offset + j] << 8) + req[offset + j + 1])"];
"1001141" [label="(Call,(req[offset + 5] << 8) + req[offset + 6])"];
"1000650" [label="(Call,data = (req[offset + 3] << 8) + req[offset + 4])"];
"1001081" [label="(Call,or = (req[offset + 5] << 8) + req[offset + 6])"];
"1000775" [label="(Call,modbus_set_bits_from_bytes(mb_mapping->tab_bits, mapping_address, nb,\n                                       &req[offset + 6]))"];
"1000757" [label="(Call,response_exception(\n                ctx, &sft,\n                MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS, rsp, FALSE,\n                \"Illegal data address 0x%0X in write_bits\n\",\n                mapping_address < 0 ? address : address + nb))"];
"1000248" [label="(Call,req[offset + 3] << 8)"];
"1000653" [label="(Call,req[offset + 3] << 8)"];
"1000766" [label="(Call,mapping_address < 0)"];
"1000683" [label="(Call,nb = (req[offset + 3] << 8) + req[offset + 4])"];
"1000953" [label="(Call,req + rsp_length)"];
"1001139" [label="(Call,address_write = (req[offset + 5] << 8) + req[offset + 6])"];
"1001321" [label="(Call,mb_mapping->tab_registers[i] =\n                    (req[offset + j] << 8) + req[offset + j + 1])"];
"1000768" [label="(Literal,0)"];
"1000779" [label="(Identifier,mapping_address)"];
"1000765" [label="(Call,mapping_address < 0 ? address : address + nb)"];
"1000781" [label="(Call,&req[offset + 6])"];
"1001125" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000749" [label="(Identifier,mapping_address)"];
"1000745" [label="(Identifier,mapping_address)"];
"1000162" [label="(Call,(req[offset + 1] << 8) + req[offset + 2])"];
"1000155" [label="(Call,function = req[offset])"];
"1000720" [label="(Call,MODBUS_MAX_WRITE_BITS < nb)"];
"1000562" [label="(Call,req[offset + 3] << 8)"];
"1001158" [label="(Call,req[offset + 7] << 8)"];
"1000751" [label="(Call,mb_mapping->nb_bits)"];
"1000747" [label="(Call,(mapping_address + nb) > mb_mapping->nb_bits)"];
"1000672" [label="(Call,memcpy(rsp, req, req_length))"];
"1000402" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1001067" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000776" [label="(Call,mb_mapping->tab_bits)"];
"1000685" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1000788" [label="(Identifier,rsp_length)"];
"1000593" [label="(Call,memcpy(rsp, req, req_length))"];
"1000928" [label="(Call,(req[offset + j] << 8) + req[offset + j + 1])"];
"1000748" [label="(Call,mapping_address + nb)"];
"1000929" [label="(Call,req[offset + j] << 8)"];
"1001027" [label="(Call,address - mb_mapping->start_registers)"];
"1000400" [label="(Call,nb = (req[offset + 3] << 8) + req[offset + 4])"];
"1000710" [label="(Identifier,address)"];
"1000561" [label="(Call,(req[offset + 3] << 8) + req[offset + 4])"];
"1001181" [label="(Call,address - mb_mapping->start_registers)"];
"1000744" [label="(Call,mapping_address < 0)"];
"1000171" [label="(Identifier,req)"];
"1000707" -> "1000681"  [label="AST: "];
"1000707" -> "1000709"  [label="CFG: "];
"1000708" -> "1000707"  [label="AST: "];
"1000709" -> "1000707"  [label="AST: "];
"1000717" -> "1000707"  [label="CFG: "];
"1000707" -> "1001410"  [label="DDG: address - mb_mapping->start_bits"];
"1000707" -> "1001410"  [label="DDG: mapping_address"];
"1000709" -> "1000707"  [label="DDG: address"];
"1000709" -> "1000707"  [label="DDG: mb_mapping->start_bits"];
"1000707" -> "1000744"  [label="DDG: mapping_address"];
"1000709" -> "1000711"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000711" -> "1000709"  [label="AST: "];
"1000709" -> "1001410"  [label="DDG: mb_mapping->start_bits"];
"1000709" -> "1001410"  [label="DDG: address"];
"1000160" -> "1000709"  [label="DDG: address"];
"1000709" -> "1000757"  [label="DDG: address"];
"1000709" -> "1000765"  [label="DDG: address"];
"1000709" -> "1000770"  [label="DDG: address"];
"1000160" -> "1000119"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000162" -> "1000160"  [label="AST: "];
"1000177" -> "1000160"  [label="CFG: "];
"1000160" -> "1001410"  [label="DDG: (req[offset + 1] << 8) + req[offset + 2]"];
"1000160" -> "1001410"  [label="DDG: address"];
"1000163" -> "1000160"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000160"  [label="DDG: 8"];
"1000116" -> "1000160"  [label="DDG: req"];
"1000160" -> "1000263"  [label="DDG: address"];
"1000160" -> "1000418"  [label="DDG: address"];
"1000160" -> "1000529"  [label="DDG: address"];
"1000160" -> "1000620"  [label="DDG: address"];
"1000160" -> "1000834"  [label="DDG: address"];
"1000160" -> "1001027"  [label="DDG: address"];
"1000160" -> "1001181"  [label="DDG: address"];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000169"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000169" -> "1000163"  [label="AST: "];
"1000171" -> "1000163"  [label="CFG: "];
"1000163" -> "1001410"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000162"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000162"  [label="DDG: 8"];
"1000116" -> "1000163"  [label="DDG: req"];
"1000163" -> "1000189"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000593"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000672"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000793"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000797"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000949"  [label="DDG: req[offset + 1]"];
"1000163" -> "1000953"  [label="DDG: req[offset + 1]"];
"1000163" -> "1001112"  [label="DDG: req[offset + 1]"];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1001410"  [label="DDG: req"];
"1000116" -> "1000148"  [label="DDG: req"];
"1000116" -> "1000155"  [label="DDG: req"];
"1000116" -> "1000162"  [label="DDG: req"];
"1000116" -> "1000189"  [label="DDG: req"];
"1000116" -> "1000245"  [label="DDG: req"];
"1000116" -> "1000248"  [label="DDG: req"];
"1000116" -> "1000247"  [label="DDG: req"];
"1000116" -> "1000400"  [label="DDG: req"];
"1000116" -> "1000403"  [label="DDG: req"];
"1000116" -> "1000402"  [label="DDG: req"];
"1000116" -> "1000559"  [label="DDG: req"];
"1000116" -> "1000562"  [label="DDG: req"];
"1000116" -> "1000561"  [label="DDG: req"];
"1000116" -> "1000593"  [label="DDG: req"];
"1000116" -> "1000650"  [label="DDG: req"];
"1000116" -> "1000653"  [label="DDG: req"];
"1000116" -> "1000652"  [label="DDG: req"];
"1000116" -> "1000672"  [label="DDG: req"];
"1000116" -> "1000683"  [label="DDG: req"];
"1000116" -> "1000686"  [label="DDG: req"];
"1000116" -> "1000685"  [label="DDG: req"];
"1000116" -> "1000699"  [label="DDG: req"];
"1000116" -> "1000793"  [label="DDG: req"];
"1000116" -> "1000797"  [label="DDG: req"];
"1000116" -> "1000808"  [label="DDG: req"];
"1000116" -> "1000811"  [label="DDG: req"];
"1000116" -> "1000810"  [label="DDG: req"];
"1000116" -> "1000824"  [label="DDG: req"];
"1000116" -> "1000922"  [label="DDG: req"];
"1000116" -> "1000929"  [label="DDG: req"];
"1000116" -> "1000928"  [label="DDG: req"];
"1000116" -> "1000949"  [label="DDG: req"];
"1000116" -> "1000953"  [label="DDG: req"];
"1000116" -> "1001065"  [label="DDG: req"];
"1000116" -> "1001068"  [label="DDG: req"];
"1000116" -> "1001067"  [label="DDG: req"];
"1000116" -> "1001081"  [label="DDG: req"];
"1000116" -> "1001084"  [label="DDG: req"];
"1000116" -> "1001083"  [label="DDG: req"];
"1000116" -> "1001112"  [label="DDG: req"];
"1000116" -> "1001123"  [label="DDG: req"];
"1000116" -> "1001126"  [label="DDG: req"];
"1000116" -> "1001125"  [label="DDG: req"];
"1000116" -> "1001139"  [label="DDG: req"];
"1000116" -> "1001142"  [label="DDG: req"];
"1000116" -> "1001141"  [label="DDG: req"];
"1000116" -> "1001155"  [label="DDG: req"];
"1000116" -> "1001158"  [label="DDG: req"];
"1000116" -> "1001157"  [label="DDG: req"];
"1000116" -> "1001171"  [label="DDG: req"];
"1000116" -> "1001321"  [label="DDG: req"];
"1000116" -> "1001328"  [label="DDG: req"];
"1000116" -> "1001327"  [label="DDG: req"];
"1000744" -> "1000743"  [label="AST: "];
"1000744" -> "1000746"  [label="CFG: "];
"1000745" -> "1000744"  [label="AST: "];
"1000746" -> "1000744"  [label="AST: "];
"1000749" -> "1000744"  [label="CFG: "];
"1000743" -> "1000744"  [label="CFG: "];
"1000744" -> "1000743"  [label="DDG: mapping_address"];
"1000744" -> "1000743"  [label="DDG: 0"];
"1000744" -> "1000747"  [label="DDG: mapping_address"];
"1000744" -> "1000748"  [label="DDG: mapping_address"];
"1000744" -> "1000766"  [label="DDG: mapping_address"];
"1000744" -> "1000775"  [label="DDG: mapping_address"];
"1000743" -> "1000742"  [label="AST: "];
"1000743" -> "1000747"  [label="CFG: "];
"1000747" -> "1000743"  [label="AST: "];
"1000756" -> "1000743"  [label="CFG: "];
"1000777" -> "1000743"  [label="CFG: "];
"1000743" -> "1001410"  [label="DDG: mapping_address < 0"];
"1000743" -> "1001410"  [label="DDG: (mapping_address + nb) > mb_mapping->nb_bits"];
"1000743" -> "1001410"  [label="DDG: mapping_address < 0 ||\n                   (mapping_address + nb) > mb_mapping->nb_bits"];
"1000747" -> "1000743"  [label="DDG: mapping_address + nb"];
"1000747" -> "1000743"  [label="DDG: mb_mapping->nb_bits"];
"1000747" -> "1000751"  [label="CFG: "];
"1000748" -> "1000747"  [label="AST: "];
"1000751" -> "1000747"  [label="AST: "];
"1000747" -> "1001410"  [label="DDG: mb_mapping->nb_bits"];
"1000747" -> "1001410"  [label="DDG: mapping_address + nb"];
"1000723" -> "1000747"  [label="DDG: nb"];
"1000716" -> "1000747"  [label="DDG: nb"];
"1000720" -> "1000747"  [label="DDG: nb"];
"1000748" -> "1000750"  [label="CFG: "];
"1000749" -> "1000748"  [label="AST: "];
"1000750" -> "1000748"  [label="AST: "];
"1000752" -> "1000748"  [label="CFG: "];
"1000748" -> "1001410"  [label="DDG: nb"];
"1000723" -> "1000748"  [label="DDG: nb"];
"1000716" -> "1000748"  [label="DDG: nb"];
"1000720" -> "1000748"  [label="DDG: nb"];
"1000766" -> "1000765"  [label="AST: "];
"1000766" -> "1000768"  [label="CFG: "];
"1000767" -> "1000766"  [label="AST: "];
"1000768" -> "1000766"  [label="AST: "];
"1000769" -> "1000766"  [label="CFG: "];
"1000771" -> "1000766"  [label="CFG: "];
"1000766" -> "1001410"  [label="DDG: mapping_address"];
"1000775" -> "1000774"  [label="AST: "];
"1000775" -> "1000781"  [label="CFG: "];
"1000776" -> "1000775"  [label="AST: "];
"1000779" -> "1000775"  [label="AST: "];
"1000780" -> "1000775"  [label="AST: "];
"1000781" -> "1000775"  [label="AST: "];
"1000788" -> "1000775"  [label="CFG: "];
"1000775" -> "1001410"  [label="DDG: nb"];
"1000775" -> "1001410"  [label="DDG: &req[offset + 6]"];
"1000775" -> "1001410"  [label="DDG: mb_mapping->tab_bits"];
"1000775" -> "1001410"  [label="DDG: mapping_address"];
"1000775" -> "1001410"  [label="DDG: modbus_set_bits_from_bytes(mb_mapping->tab_bits, mapping_address, nb,\n                                       &req[offset + 6])"];
"1000723" -> "1000775"  [label="DDG: nb"];
"1000720" -> "1000775"  [label="DDG: nb"];
"1000716" -> "1000775"  [label="DDG: nb"];
}
