
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yexingwei' on host 'Pepsi.' (Linux_x86_64 version 5.15.146.1-microsoft-standard-WSL2) on Thu Jul 18 19:59:32 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18'
Sourcing Tcl script '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/scripts/hls.tcl'
INFO: [HLS 200-10] Opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/sim/vta_test.cc' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../tests/hardware/common/test_lib.cc' to the project
INFO: [HLS 200-10] Opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln/csim/build'
   Compiling ../../../../../../../../../tests/hardware/common/test_lib.cc in debug mode
   Compiling ../../../../../../../../../hardware/xilinx/sim/vta_test.cc in debug mode
   Compiling ../../../../../../../../../hardware/xilinx/src/vta.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/pynq_1x16_i16w16a64_15_16_19_18/vta_sim/soln/csim/build'
../../../../../../../../../tests/hardware/common/test_lib.cc: In instantiation of ‘void packBuffer(DST_T*, SRC_T**, int, int, int, int) [with DST_T = unsigned int; int DST_T_WIDTH = 32; SRC_T = ap_int<64>; int SRC_T_WIDTH = 64]’:
../../../../../../../../../tests/hardware/common/test_lib.cc:875:82:   required from here
../../../../../../../../../tests/hardware/common/test_lib.cc:154:30: warning: left shift count >= width of type [-Wshift-count-overflow]
   long long int mask = (1ULL << SRC_T_WIDTH) - 1;
                        ~~~~~~^~~~~~~~~~~~~~~
@E Simulation failed.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/scripts/hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [Common 17-206] Exiting vivado_hls at Thu Jul 18 20:00:37 2024...
