Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 30 16:46:13 2019
| Host         : sharapova.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.171        0.000                      0                 9148        0.045        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.672}        13.344          74.942          
  clkfbout_cpu_clock_gen        {0.000 24.000}       48.000          20.833          
  cpu_clk                       {0.000 7.042}        14.085          70.998          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.188        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         45.845        0.000                       0                     3  
  cpu_clk                             0.171        0.000                      0                 5634        0.045        0.000                      0                 5634        6.542        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          12.756        0.000                      0                 1248        0.072        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  3.558        0.000                      0                 2266        0.756        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.672 }
Period(ns):         13.344
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.344      11.188     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.344      12.095     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.344      200.016    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         48.000      45.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/exe_reg1_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.612ns  (logic 8.045ns (59.104%)  route 5.567ns (40.896%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 12.688 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.393 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/O[3]
                         net (fo=1, routed)           0.306     9.699    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_4
    SLICE_X91Y119        LUT6 (Prop_lut6_I5_O)        0.306    10.005 r  u_cpu/u_exec_unit/mem_result_r[23]_i_2/O
                         net (fo=1, routed)           0.402    10.407    u_cpu/u_exec_unit/mem_result_r[23]_i_2_n_0
    SLICE_X91Y120        LUT3 (Prop_lut3_I0_O)        0.124    10.531 r  u_cpu/u_exec_unit/mem_result_r[23]_i_1/O
                         net (fo=3, routed)           0.563    11.095    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[23]
    SLICE_X88Y119        LUT5 (Prop_lut5_I0_O)        0.124    11.219 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.668    11.887    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[23]_INST_0_i_1_n_0
    SLICE_X90Y120        LUT5 (Prop_lut5_I4_O)        0.124    12.011 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[23]_INST_0/O
                         net (fo=2, routed)           0.848    12.858    u_cpu/u_exec_unit/exe_reg1_nxt[23]
    SLICE_X91Y116        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.772    12.688    u_cpu/u_exec_unit/clk
    SLICE_X91Y116        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[23]/C
                         clock pessimism              0.584    13.273    
                         clock uncertainty           -0.182    13.091    
    SLICE_X91Y116        FDRE (Setup_fdre_C_D)       -0.061    13.030    u_cpu/u_exec_unit/exe_reg1_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.745ns  (logic 8.521ns (61.993%)  route 5.224ns (38.007%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.684 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.696    12.247    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X96Y122        LUT5 (Prop_lut5_I1_O)        0.124    12.371 r  u_cpu/u_exec_unit/u_divider/div_acc_r[47]_i_2/O
                         net (fo=1, routed)           0.496    12.868    u_cpu/u_exec_unit/u_divider/div_acc_r[47]_i_2_n_0
    SLICE_X96Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.992 r  u_cpu/u_exec_unit/u_divider/div_acc_r[47]_i_1/O
                         net (fo=1, routed)           0.000    12.992    u_cpu/u_exec_unit/u_divider/div_acc_nxt[47]
    SLICE_X96Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    12.684    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X96Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[47]/C
                         clock pessimism              0.584    13.269    
                         clock uncertainty           -0.182    13.087    
    SLICE_X96Y122        FDCE (Setup_fdce_C_D)        0.077    13.164    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[47]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.744ns  (logic 8.521ns (62.000%)  route 5.223ns (38.000%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.683 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.620    12.170    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X90Y121        LUT5 (Prop_lut5_I1_O)        0.124    12.294 r  u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_3/O
                         net (fo=1, routed)           0.572    12.866    u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_3_n_0
    SLICE_X90Y121        LUT5 (Prop_lut5_I4_O)        0.124    12.990 r  u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_1/O
                         net (fo=1, routed)           0.000    12.990    u_cpu/u_exec_unit/u_divider/div_acc_nxt[48]
    SLICE_X90Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.767    12.683    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X90Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/C
                         clock pessimism              0.584    13.268    
                         clock uncertainty           -0.182    13.086    
    SLICE_X90Y121        FDCE (Setup_fdce_C_D)        0.081    13.167    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.702ns  (logic 8.521ns (62.189%)  route 5.181ns (37.811%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.683 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.609    12.160    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X94Y123        LUT5 (Prop_lut5_I1_O)        0.124    12.284 r  u_cpu/u_exec_unit/u_divider/div_acc_r[59]_i_2/O
                         net (fo=1, routed)           0.541    12.824    u_cpu/u_exec_unit/u_divider/div_acc_r[59]_i_2_n_0
    SLICE_X94Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.948 r  u_cpu/u_exec_unit/u_divider/div_acc_r[59]_i_1/O
                         net (fo=1, routed)           0.000    12.948    u_cpu/u_exec_unit/u_divider/div_acc_nxt[59]
    SLICE_X94Y123        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.767    12.683    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X94Y123        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[59]/C
                         clock pessimism              0.584    13.268    
                         clock uncertainty           -0.182    13.086    
    SLICE_X94Y123        FDCE (Setup_fdce_C_D)        0.081    13.167    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[59]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 8.521ns (62.260%)  route 5.165ns (37.740%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 12.686 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.638    12.188    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X96Y121        LUT5 (Prop_lut5_I1_O)        0.124    12.312 r  u_cpu/u_exec_unit/u_divider/div_acc_r[52]_i_3/O
                         net (fo=1, routed)           0.496    12.809    u_cpu/u_exec_unit/u_divider/div_acc_r[52]_i_3_n_0
    SLICE_X96Y121        LUT5 (Prop_lut5_I4_O)        0.124    12.933 r  u_cpu/u_exec_unit/u_divider/div_acc_r[52]_i_1/O
                         net (fo=1, routed)           0.000    12.933    u_cpu/u_exec_unit/u_divider/div_acc_nxt[52]
    SLICE_X96Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.770    12.686    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X96Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[52]/C
                         clock pessimism              0.584    13.271    
                         clock uncertainty           -0.182    13.089    
    SLICE_X96Y121        FDCE (Setup_fdce_C_D)        0.077    13.166    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[52]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.648ns  (logic 8.521ns (62.433%)  route 5.127ns (37.567%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.683 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.603    12.154    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X96Y123        LUT5 (Prop_lut5_I1_O)        0.124    12.278 r  u_cpu/u_exec_unit/u_divider/div_acc_r[56]_i_3/O
                         net (fo=1, routed)           0.493    12.771    u_cpu/u_exec_unit/u_divider/div_acc_r[56]_i_3_n_0
    SLICE_X96Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.895 r  u_cpu/u_exec_unit/u_divider/div_acc_r[56]_i_1/O
                         net (fo=1, routed)           0.000    12.895    u_cpu/u_exec_unit/u_divider/div_acc_nxt[56]
    SLICE_X96Y123        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.767    12.683    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X96Y123        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[56]/C
                         clock pessimism              0.584    13.268    
                         clock uncertainty           -0.182    13.086    
    SLICE_X96Y123        FDCE (Setup_fdce_C_D)        0.081    13.167    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[56]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/m32_result0__1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 7.739ns (58.467%)  route 5.497ns (41.533%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.783 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.091 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.622     9.713    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_5
    SLICE_X94Y115        LUT6 (Prop_lut6_I5_O)        0.302    10.015 r  u_cpu/u_exec_unit/mem_result_r[14]_i_2/O
                         net (fo=1, routed)           0.680    10.695    u_cpu/u_exec_unit/mem_result_r[14]_i_2_n_0
    SLICE_X94Y115        LUT3 (Prop_lut3_I0_O)        0.124    10.819 r  u_cpu/u_exec_unit/mem_result_r[14]_i_1/O
                         net (fo=3, routed)           0.427    11.246    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[14]
    SLICE_X95Y115        LUT5 (Prop_lut5_I1_O)        0.124    11.370 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.263    11.633    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[14]_INST_0_i_1_n_0
    SLICE_X95Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[14]_INST_0/O
                         net (fo=5, routed)           0.726    12.483    u_cpu/u_exec_unit/exe_reg2_nxt[14]
    DSP48_X3Y44          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.867    12.783    u_cpu/u_exec_unit/clk
    DSP48_X3Y44          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0__1/CLK
                         clock pessimism              0.622    13.405    
                         clock uncertainty           -0.182    13.223    
    DSP48_X3Y44          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    12.773    u_cpu/u_exec_unit/m32_result0__1
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.656ns  (logic 8.521ns (62.398%)  route 5.135ns (37.602%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.685 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.599    12.150    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X92Y120        LUT4 (Prop_lut4_I3_O)        0.124    12.274 r  u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3/O
                         net (fo=2, routed)           0.504    12.779    u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_3_n_0
    SLICE_X92Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.903 r  u_cpu/u_exec_unit/u_divider/div_acc_r[64]_i_2/O
                         net (fo=1, routed)           0.000    12.903    u_cpu/u_exec_unit/u_divider/div_acc_nxt[64]
    SLICE_X92Y120        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.769    12.685    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X92Y120        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]/C
                         clock pessimism              0.622    13.308    
                         clock uncertainty           -0.182    13.126    
    SLICE_X92Y120        FDCE (Setup_fdce_C_D)        0.081    13.207    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[64]
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.614ns  (logic 8.521ns (62.592%)  route 5.093ns (37.408%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 12.686 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.710    12.261    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X97Y121        LUT5 (Prop_lut5_I1_O)        0.124    12.385 r  u_cpu/u_exec_unit/u_divider/div_acc_r[53]_i_2/O
                         net (fo=1, routed)           0.351    12.736    u_cpu/u_exec_unit/u_divider/div_acc_r[53]_i_2_n_0
    SLICE_X96Y121        LUT5 (Prop_lut5_I4_O)        0.124    12.860 r  u_cpu/u_exec_unit/u_divider/div_acc_r[53]_i_1/O
                         net (fo=1, routed)           0.000    12.860    u_cpu/u_exec_unit/u_divider/div_acc_nxt[53]
    SLICE_X96Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.770    12.686    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X96Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[53]/C
                         clock pessimism              0.584    13.271    
                         clock uncertainty           -0.182    13.089    
    SLICE_X96Y121        FDCE (Setup_fdce_C_D)        0.081    13.170    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[53]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.559ns  (logic 8.521ns (62.842%)  route 5.038ns (37.158%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.684 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.963    -0.753    u_cpu/u_exec_unit/clk
    SLICE_X93Y119        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.297 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=60, routed)          0.616     0.319    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X92Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.389     0.832    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     4.488 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.982     5.470    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[44]_P[2])
                                                      1.820     7.290 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.792     8.082    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X93Y115        LUT2 (Prop_lut2_I1_O)        0.124     8.206 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.206    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X93Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.738 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.080    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.194    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.308    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.621 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.318     9.939    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X95Y121        LUT6 (Prop_lut6_I5_O)        0.306    10.245 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.312    10.556    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X96Y122        LUT3 (Prop_lut3_I1_O)        0.124    10.680 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.330    11.010    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X94Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.134 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    11.427    u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0_i_2_n_0
    SLICE_X95Y121        LUT5 (Prop_lut5_I4_O)        0.124    11.551 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.714    12.265    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X94Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.389 r  u_cpu/u_exec_unit/u_divider/div_acc_r[63]_i_2/O
                         net (fo=1, routed)           0.293    12.682    u_cpu/u_exec_unit/u_divider/div_acc_r[63]_i_2_n_0
    SLICE_X95Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.806 r  u_cpu/u_exec_unit/u_divider/div_acc_r[63]_i_1/O
                         net (fo=1, routed)           0.000    12.806    u_cpu/u_exec_unit/u_divider/div_acc_nxt[63]
    SLICE_X95Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    12.684    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X95Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]/C
                         clock pessimism              0.584    13.269    
                         clock uncertainty           -0.182    13.087    
    SLICE_X95Y122        FDCE (Setup_fdce_C_D)        0.031    13.118    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[63]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.296%)  route 0.119ns (45.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.689    -0.542    u_cpu/u_exec_unit/clk
    SLICE_X105Y109       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_cpu/u_exec_unit/wrb_pc_r_reg[21]/Q
                         net (fo=2, routed)           0.119    -0.282    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[21]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.285%)  route 0.119ns (45.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.689    -0.542    u_cpu/u_exec_unit/clk
    SLICE_X105Y109       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_cpu/u_exec_unit/wrb_pc_r_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.282    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[19]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X102Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[46]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/p_2_in[14]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/mcycle_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/mcycle_r_reg[44]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/mcycle_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/mcycle_r_reg[48]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.082 r  u_cpu/u_control_unit/mcycle_r_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    u_cpu/u_control_unit/mcycle_r_reg[52]_i_1_n_7
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[52]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[52]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X103Y99        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[44]/Q
                         net (fo=2, routed)           0.120    -0.362    u_cpu/u_control_unit/p_1_in[12]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.165 r  u_cpu/u_control_unit/minstret_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    u_cpu/u_control_unit/minstret_r_reg[44]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.110 r  u_cpu/u_control_unit/minstret_r_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.110    u_cpu/u_control_unit/minstret_r_reg[48]_i_1_n_7
    SLICE_X103Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X103Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[48]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X103Y100       FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[48]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X104Y106       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_cpu/u_exec_unit/wrb_target_r_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.269    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[17]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.690    -0.541    u_cpu/u_exec_unit/clk
    SLICE_X104Y106       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  u_cpu/u_exec_unit/wrb_target_r_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.269    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[15]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.328    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X103Y99        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[44]/Q
                         net (fo=2, routed)           0.120    -0.362    u_cpu/u_control_unit/p_1_in[12]
    SLICE_X103Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.165 r  u_cpu/u_control_unit/minstret_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    u_cpu/u_control_unit/minstret_r_reg[44]_i_1_n_0
    SLICE_X103Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.099 r  u_cpu/u_control_unit/minstret_r_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.099    u_cpu/u_control_unit/minstret_r_reg[48]_i_1_n_5
    SLICE_X103Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X103Y100       FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[50]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X103Y100       FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[50]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X102Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[46]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/p_2_in[14]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/mcycle_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/mcycle_r_reg[44]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/mcycle_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/mcycle_r_reg[48]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.069 r  u_cpu/u_control_unit/mcycle_r_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.069    u_cpu/u_control_unit/mcycle_r_reg[52]_i_1_n_5
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[54]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[54]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.511%)  route 0.111ns (46.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.689    -0.542    u_cpu/u_exec_unit/clk
    SLICE_X105Y109       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.128    -0.414 r  u_cpu/u_exec_unit/wrb_pc_r_reg[31]/Q
                         net (fo=1, routed)           0.111    -0.303    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[31]
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.007    -0.732    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.483    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.102    -0.381    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X102Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[46]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/p_2_in[14]
    SLICE_X102Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/mcycle_r_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/mcycle_r_reg[44]_i_1_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/mcycle_r_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/mcycle_r_reg[48]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.046 r  u_cpu/u_control_unit/mcycle_r_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.046    u_cpu/u_control_unit/mcycle_r_reg[52]_i_1_n_6
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X102Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[53]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[53]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 7.042 }
Period(ns):         14.085
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.085      11.141     RAMB36_X5Y21     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         14.085      11.141     RAMB36_X5Y21     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.085      11.141     RAMB18_X5Y40     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.085      11.509     RAMB18_X4Y38     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.085      11.509     RAMB18_X4Y40     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.085      11.509     RAMB18_X4Y41     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.085      11.509     RAMB18_X4Y39     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.085      11.509     RAMB18_X5Y40     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.085      11.930     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.085      12.836     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.085      199.275    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X108Y112   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[0][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X107Y113   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[1][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X107Y113   u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[1][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.042       6.542      SLICE_X96Y108    u_cpu/u_exec_unit/mem_br_taken_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X102Y87    u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X102Y89    u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X102Y89    u_cpu/u_control_unit/mcycle_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X102Y87    u_cpu/u_control_unit/mcycle_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.042       6.542      SLICE_X102Y93    u_cpu/u_control_unit/mcycle_r_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.042       6.542      SLICE_X94Y109    u_cpu/u_exec_unit/mem_branch_type_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.042       6.542      SLICE_X94Y109    u_cpu/u_exec_unit/mem_branch_type_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.042       6.542      SLICE_X98Y109    u_cpu/u_exec_unit/mem_branch_type_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.042       6.542      SLICE_X100Y103   u_cpu/u_exec_unit/mem_csr_addr_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.441ns  (logic 0.642ns (5.611%)  route 10.799ns (94.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 26.758 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.539     8.026    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          5.260    13.410    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.756    26.758    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/CLKARDCLK
                         clock pessimism              0.132    26.890    
                         clock uncertainty           -0.157    26.733    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    26.167    u_dvi_display/u_frame_buffer/fb_memory_reg_0_19
  -------------------------------------------------------------------
                         required time                         26.167    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.774ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 0.642ns (5.737%)  route 10.548ns (94.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 26.643 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.652     8.139    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.263 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11/O
                         net (fo=22, routed)          4.896    13.159    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11_n_0
    RAMB36_X4Y13         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.640    26.643    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y13         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
                         clock pessimism              0.014    26.657    
                         clock uncertainty           -0.157    26.499    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    25.933    u_dvi_display/u_frame_buffer/fb_memory_reg_0_14
  -------------------------------------------------------------------
                         required time                         25.933    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                 12.774    

Slack (MET) :             12.831ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.355ns  (logic 0.642ns (5.654%)  route 10.713ns (94.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 26.746 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.652     8.139    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.263 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11/O
                         net (fo=22, routed)          5.060    13.324    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11_n_0
    RAMB36_X3Y25         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.744    26.746    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y25         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/CLKARDCLK
                         clock pessimism              0.132    26.878    
                         clock uncertainty           -0.157    26.721    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    26.155    u_dvi_display/u_frame_buffer/fb_memory_reg_1_17
  -------------------------------------------------------------------
                         required time                         26.155    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                 12.831    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.054ns  (logic 0.642ns (5.808%)  route 10.412ns (94.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 26.585 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.373     7.860    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y90        LUT4 (Prop_lut4_I1_O)        0.124     7.984 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11/O
                         net (fo=22, routed)          5.038    13.023    u_dvi_display/u_frame_buffer/fb_addr[6]
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.582    26.585    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/CLKARDCLK
                         clock pessimism              0.014    26.599    
                         clock uncertainty           -0.157    26.441    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    25.875    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10
  -------------------------------------------------------------------
                         required time                         25.875    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 0.642ns (5.850%)  route 10.332ns (94.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 26.585 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.149     7.636    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     7.760 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10/O
                         net (fo=22, routed)          5.183    12.943    u_dvi_display/u_frame_buffer/fb_addr[7]
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.582    26.585    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10/CLKARDCLK
                         clock pessimism              0.014    26.599    
                         clock uncertainty           -0.157    26.441    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.875    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10
  -------------------------------------------------------------------
                         required time                         25.875    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             13.093ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_19/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.642ns (5.782%)  route 10.461ns (94.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.539     8.026    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          4.922    13.072    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_19/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_19/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    26.166    u_dvi_display/u_frame_buffer/fb_memory_reg_1_19
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                 13.093    

Slack (MET) :             13.107ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 0.642ns (5.916%)  route 10.210ns (94.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 26.638 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.652     8.139    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.263 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11/O
                         net (fo=22, routed)          4.558    12.821    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.635    26.638    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y14         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/CLKARDCLK
                         clock pessimism              0.014    26.652    
                         clock uncertainty           -0.157    26.494    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    25.928    u_dvi_display/u_frame_buffer/fb_memory_reg_1_14
  -------------------------------------------------------------------
                         required time                         25.928    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                 13.107    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 0.642ns (5.914%)  route 10.213ns (94.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 26.643 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.539     8.026    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y89        LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          4.674    12.824    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X4Y13         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.640    26.643    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y13         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
                         clock pessimism              0.014    26.657    
                         clock uncertainty           -0.157    26.499    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.933    u_dvi_display/u_frame_buffer/fb_memory_reg_0_14
  -------------------------------------------------------------------
                         required time                         25.933    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 13.109    

Slack (MET) :             13.131ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.768ns  (logic 0.642ns (5.962%)  route 10.126ns (94.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.950     8.437    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y91        LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3/O
                         net (fo=22, routed)          4.176    12.737    u_dvi_display/u_frame_buffer/fb_addr[14]
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_4
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 13.131    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.017ns  (logic 0.642ns (5.828%)  route 10.375ns (94.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 26.743 - 24.999 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.966     1.969    u_dvi_display/u_vga_control/clk
    SLICE_X104Y128       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDCE (Prop_fdce_C_Q)         0.518     2.487 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         5.652     8.139    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.263 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11/O
                         net (fo=22, routed)          4.722    12.986    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11_n_0
    RAMB36_X3Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.741    26.743    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
                         clock pessimism              0.132    26.875    
                         clock uncertainty           -0.157    26.718    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    26.152    u_dvi_display/u_frame_buffer/fb_memory_reg_0_17
  -------------------------------------------------------------------
                         required time                         26.152    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 13.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.638     0.640    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/Q
                         net (fo=2, routed)           0.134     0.914    u_dvi_display/u_msec_timer/msec_elapsed[22]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.074 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.113 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.114    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.168 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.168    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_7
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105     1.096    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.638     0.640    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/Q
                         net (fo=2, routed)           0.134     0.914    u_dvi_display/u_msec_timer/msec_elapsed[22]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.074 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.113 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.114    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.179 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.179    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_5
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105     1.096    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.638     0.640    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/Q
                         net (fo=2, routed)           0.134     0.914    u_dvi_display/u_msec_timer/msec_elapsed[22]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.074 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.113 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.114    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.204 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.204    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_6
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105     1.096    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.638     0.640    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y98        FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/Q
                         net (fo=2, routed)           0.134     0.914    u_dvi_display/u_msec_timer/msec_elapsed[22]
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.074 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.074    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.113 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.114    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[27]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.204 r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.204    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]_i_2_n_4
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_msec_timer/clk
    SLICE_X106Y100       FDCE                                         r  u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.105     1.096    u_dvi_display/u_msec_timer/msec_elapsed_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s1_vcount_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.684     0.686    u_dvi_display/u_vga_control/clk
    SLICE_X105Y130       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.141     0.827 r  u_dvi_display/u_vga_control/s1_vcount_r_reg[1]/Q
                         net (fo=8, routed)           0.087     0.914    u_dvi_display/u_vga_control/s1_vcount_r[1]
    SLICE_X104Y130       LUT6 (Prop_lut6_I4_O)        0.045     0.959 r  u_dvi_display/u_vga_control/s1_vcount_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.959    u_dvi_display/u_vga_control/s1_vcount_r[4]_i_1_n_0
    SLICE_X104Y130       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.957     0.959    u_dvi_display/u_vga_control/clk
    SLICE_X104Y130       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/C
                         clock pessimism             -0.260     0.699    
    SLICE_X104Y130       FDCE (Hold_fdce_C_D)         0.121     0.820    u_dvi_display/u_vga_control/s1_vcount_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.712     0.714    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.855 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100     0.955    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X112Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.000 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000     1.000    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.986     0.988    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.260     0.728    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.121     0.849    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.102     0.956    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X108Y130       LUT6 (Prop_lut6_I2_O)        0.045     1.001 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.001    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X108Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.259     0.726    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.121     0.847    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.706     0.708    u_dvi_display/u_vga_control/clk
    SLICE_X106Y125       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDCE (Prop_fdce_C_Q)         0.141     0.849 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/Q
                         net (fo=6, routed)           0.074     0.923    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X107Y125       LUT6 (Prop_lut6_I4_O)        0.045     0.968 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.968    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X107Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.977     0.979    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X107Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.258     0.721    
    SLICE_X107Y125       FDRE (Hold_fdre_C_D)         0.092     0.813    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.707     0.709    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     0.873 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.052     0.925    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X113Y125       LUT5 (Prop_lut5_I3_O)        0.045     0.970 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000     0.970    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X113Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.980     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X113Y125       FDSE (Hold_fdse_C_D)         0.092     0.814    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s1_hcount_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.182%)  route 0.097ns (33.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.709     0.711    u_dvi_display/u_vga_control/clk
    SLICE_X106Y128       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y128       FDCE (Prop_fdce_C_Q)         0.141     0.852 r  u_dvi_display/u_vga_control/s1_hcount_r_reg[1]/Q
                         net (fo=6, routed)           0.097     0.949    u_dvi_display/u_vga_control/s1_hcount_r[1]
    SLICE_X107Y128       LUT5 (Prop_lut5_I2_O)        0.048     0.997 r  u_dvi_display/u_vga_control/s1_hcount_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.997    u_dvi_display/u_vga_control/s1_hcount_r[3]_i_1_n_0
    SLICE_X107Y128       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.981     0.983    u_dvi_display/u_vga_control/clk
    SLICE_X107Y128       FDCE                                         r  u_dvi_display/u_vga_control/s1_hcount_r_reg[3]/C
                         clock pessimism             -0.259     0.724    
    SLICE_X107Y128       FDCE (Hold_fdce_C_D)         0.107     0.831    u_dvi_display/u_vga_control/s1_hcount_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y13     u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y28     u_dvi_display/u_frame_buffer/fb_memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y9      u_dvi_display/u_frame_buffer/fb_memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y24     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y26     u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X112Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y131   u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X107Y89    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X107Y89    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y123   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y126   u_dvi_display/u_msec_timer/msec_cntr_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y125   u_dvi_display/u_msec_timer/msec_cntr_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y126   u_dvi_display/u_msec_timer/msec_cntr_r_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y125   u_dvi_display/u_msec_timer/msec_cntr_r_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y126   u_dvi_display/u_msec_timer/msec_cntr_r_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y126   u_dvi_display/u_msec_timer/msec_cntr_r_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X107Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.580ns (5.990%)  route 9.103ns (94.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.447     9.004    u_ssd_driver/reset
    SLICE_X112Y85        FDCE                                         f  u_ssd_driver/counter_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y85        FDCE                                         r  u_ssd_driver/counter_r_reg[0]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y85        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.580ns (5.990%)  route 9.103ns (94.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.447     9.004    u_ssd_driver/reset
    SLICE_X112Y85        FDCE                                         f  u_ssd_driver/counter_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y85        FDCE                                         r  u_ssd_driver/counter_r_reg[1]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y85        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.580ns (5.990%)  route 9.103ns (94.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.447     9.004    u_ssd_driver/reset
    SLICE_X112Y85        FDCE                                         f  u_ssd_driver/counter_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y85        FDCE                                         r  u_ssd_driver/counter_r_reg[2]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y85        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.580ns (5.990%)  route 9.103ns (94.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.447     9.004    u_ssd_driver/reset
    SLICE_X112Y85        FDCE                                         f  u_ssd_driver/counter_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y85        FDCE                                         r  u_ssd_driver/counter_r_reg[3]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y85        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.580ns (6.078%)  route 8.963ns (93.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.306     8.863    u_ssd_driver/reset
    SLICE_X112Y86        FDCE                                         f  u_ssd_driver/counter_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y86        FDCE                                         r  u_ssd_driver/counter_r_reg[4]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y86        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.580ns (6.078%)  route 8.963ns (93.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.306     8.863    u_ssd_driver/reset
    SLICE_X112Y86        FDCE                                         f  u_ssd_driver/counter_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y86        FDCE                                         r  u_ssd_driver/counter_r_reg[5]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y86        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.580ns (6.078%)  route 8.963ns (93.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.306     8.863    u_ssd_driver/reset
    SLICE_X112Y86        FDCE                                         f  u_ssd_driver/counter_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y86        FDCE                                         r  u_ssd_driver/counter_r_reg[6]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y86        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.580ns (6.078%)  route 8.963ns (93.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 12.597 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.306     8.863    u_ssd_driver/reset
    SLICE_X112Y86        FDCE                                         f  u_ssd_driver/counter_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.681    12.597    u_ssd_driver/clk
    SLICE_X112Y86        FDCE                                         r  u_ssd_driver/counter_r_reg[7]/C
                         clock pessimism              0.466    13.063    
                         clock uncertainty           -0.182    12.881    
    SLICE_X112Y86        FDCE (Recov_fdce_C_CLR)     -0.319    12.562    u_ssd_driver/counter_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 0.580ns (6.176%)  route 8.812ns (93.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 12.598 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.156     8.712    u_ssd_driver/reset
    SLICE_X112Y87        FDCE                                         f  u_ssd_driver/counter_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.682    12.598    u_ssd_driver/clk
    SLICE_X112Y87        FDCE                                         r  u_ssd_driver/counter_r_reg[10]/C
                         clock pessimism              0.466    13.064    
                         clock uncertainty           -0.182    12.882    
    SLICE_X112Y87        FDCE (Recov_fdce_C_CLR)     -0.319    12.563    u_ssd_driver/counter_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_ssd_driver/counter_r_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.085ns  (cpu_clk rise@14.085ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 0.580ns (6.176%)  route 8.812ns (93.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 12.598 - 14.085 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.357ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.037    -0.679    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.456    -0.223 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.433    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.124     0.557 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.156     8.712    u_ssd_driver/reset
    SLICE_X112Y87        FDCE                                         f  u_ssd_driver/counter_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   14.085    14.085 r  
    H16                                               0.000    14.085 r  clk_in (IN)
                         net (fo=0)                   0.000    14.085    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.465 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.627    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.813 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.825    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.916 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.682    12.598    u_ssd_driver/clk
    SLICE_X112Y87        FDCE                                         r  u_ssd_driver/counter_r_reg[11]/C
                         clock pessimism              0.466    13.064    
                         clock uncertainty           -0.182    12.882    
    SLICE_X112Y87        FDCE (Recov_fdce_C_CLR)     -0.319    12.563    u_ssd_driver/counter_r_reg[11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  3.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[18][10]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.707%)  route 0.510ns (73.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.291     0.170    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X104Y126       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[18][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.950    -0.790    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X104Y126       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[18][10]/C
                         clock pessimism              0.271    -0.519    
    SLICE_X104Y126       FDCE (Remov_fdce_C_CLR)     -0.067    -0.586    u_cpu/u_exec_unit/u_regfile/xreg_reg[18][10]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[21][15]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.353     0.232    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X104Y125       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[21][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.949    -0.791    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X104Y125       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[21][15]/C
                         clock pessimism              0.271    -0.520    
    SLICE_X104Y125       FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    u_cpu/u_exec_unit/u_regfile/xreg_reg[21][15]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[18][15]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.353     0.232    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X105Y125       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[18][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.949    -0.791    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X105Y125       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[18][15]/C
                         clock pessimism              0.271    -0.520    
    SLICE_X105Y125       FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    u_cpu/u_exec_unit/u_regfile/xreg_reg[18][15]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][26]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.841%)  route 0.666ns (78.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.446     0.326    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X111Y118       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.985    -0.755    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X111Y118       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][26]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X111Y118       FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][26]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][27]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.841%)  route 0.666ns (78.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.446     0.326    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X111Y118       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.985    -0.755    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X111Y118       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][27]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X111Y118       FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][27]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][28]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.841%)  route 0.666ns (78.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.446     0.326    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X111Y118       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.985    -0.755    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X111Y118       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][28]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X111Y118       FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][28]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][29]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.841%)  route 0.666ns (78.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.446     0.326    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X111Y118       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.985    -0.755    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X111Y118       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][29]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X111Y118       FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][29]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[20][15]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.053%)  route 0.698ns (78.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.478     0.357    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X104Y124       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[20][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.949    -0.791    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X104Y124       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[20][15]/C
                         clock pessimism              0.271    -0.520    
    SLICE_X104Y124       FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    u_cpu/u_exec_unit/u_regfile/xreg_reg[20][15]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.104%)  route 0.788ns (80.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.569     0.448    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y117       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.986    -0.754    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y117       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[0]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@7.042ns period=14.085ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.104%)  route 0.788ns (80.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.705    -0.526    u_resync/clk
    SLICE_X107Y126       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.166    u_resync/p_0_in
    SLICE_X107Y126       LUT1 (Prop_lut1_I0_O)        0.045    -0.121 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.569     0.448    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X112Y117       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.986    -0.754    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y117       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[1]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_tos_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.998    





