{"Source Block": ["hdl/library/prcfg/default/prcfg_adc.v@82:93@HdlStmProcess", "  reg     [31:0]    dst_adc_ddata;\n  reg               src_adc_dovf;\n\n  assign status = {24'h0, RP_ID};\n\n  always @(posedge clk) begin\n    dst_adc_dwr    <= src_adc_dwr;\n    dst_adc_dsync  <= src_adc_dsync;\n    dst_adc_ddata  <= src_adc_ddata;\n    src_adc_dovf   <= dst_adc_dovf;\n  end\nendmodule\n"], "Clone Blocks": [["hdl/library/prcfg/default/prcfg_adc.v@80:90", "  reg               dst_adc_dwr;\n  reg               dst_adc_dsync;\n  reg     [31:0]    dst_adc_ddata;\n  reg               src_adc_dovf;\n\n  assign status = {24'h0, RP_ID};\n\n  always @(posedge clk) begin\n    dst_adc_dwr    <= src_adc_dwr;\n    dst_adc_dsync  <= src_adc_dsync;\n    dst_adc_ddata  <= src_adc_ddata;\n"]], "Diff Content": {"Delete": [[88, "    dst_adc_dwr    <= src_adc_dwr;\n"], [89, "    dst_adc_dsync  <= src_adc_dsync;\n"], [90, "    dst_adc_ddata  <= src_adc_ddata;\n"], [91, "    src_adc_dovf   <= dst_adc_dovf;\n"]], "Add": [[91, "    dst_adc_enable <= src_adc_enable;\n"], [91, "    dst_adc_valid <= src_adc_valid;\n"], [91, "    dst_adc_data <= src_adc_data;\n"]]}}