<!doctype html>
<html lang="en">
	<head>
		<meta charset="UTF-8">
		<title>Jiayi Blog: Post 1</title>
		<link href="projectstyle1.css" rel="stylesheet">
	</head>
	<body>
		<div class="container">
			<!-- <header>
				<nav>
					<ul>
						<li>
							<a href="#"><img id = "humButton" src="photos/button1.png" alt="image"></a>
							<ul id="submenu">
								<li><a href="project01.html">Private File System</a></li>
								<li><a href="project02.html">Network Protocol</a></li>
								<li><a href="project03.html">Weather App</a></li>
								<li><a href="project04.html">Word Game</a></li>
								<li><a href="project05.html">Implement Cache</a></li>
								<li><a href="project06.html">Photobooth</a></li>
							</ul>
						</li>
					</ul>
				</nav>
				<h1><a href="index.html">portfolio<br>home page</a></h1>
			</header> -->
			<div id="top">
				<div id="div1">				
				</div>
				<div id="div2">	
					<ul>
						<li class="list"><a href="project04.html">View My Previous Project</a></li>
						<li id="mainlist"><a href="../index.html">Home Page</a></li>
						<li class="list"><a href="project06.html">View My Next Project</a></li>		
					</ul>	
				</div>
			</div>
			<section>
				<article>
					<h2>Direct-mapped and Set-associative Cache</h2>
					<h3>Technology: C++.</h3>
					<p> 						
						Implement a 256 byte Direct-mapped cache with a line size of 8 bytes. The cache is byte addressable and support a write-back policy. A write miss will causes the appropriate line to be brought into the cache from memory. I also  implement a 240-byte, 6-way set associative cache with a least recently used (LRU) replacement policy for blocks.
					</p>
					<h3>More details about this project</h3>
					<p>
						Filename: dmcache.cpp<br>
						To begin this lab you are to implement a 256 byte Direct-mapped cache with a line size of 8 bytes. The cache is to be byte addressable. Your cache will need to support a read operation (reading a byte from the cache) and a write operation(writing a new byte of data into the cache). This cache will support a write-back write policy which will require you to use a dirty-bit. In addition, cache must support a write-allocate write miss policy, in which a write miss causes the appropriate line to be brought into the cache from memory, and the write's value to update the correct part of the line in the cache, which will then become dirty. <br><br>
						Filename: sacache.cpp<br>
						After implementing the Direct-mapped cache you will alter it (in a separate file) in order to implement a 240-byte, 6-way set associative cache with line size of 4 bytes. The other specifications will remain the same, you must support read and write operations, as well as a write-back policy, write-allocate policy, and a least recently used (LRU) replacement policy for blocks. <br>
						Both caches take as input a filename from the command line. The file specified by the filename will be an ASCIIfile with each line in the following 4-byte format.
					</p>
					<h3>Some images about this project</h3>
					<img src="photos/cache1.png" alt="image" width="90%">
					<img src="photos/cache2.png" alt="image" width="90%">
				</article>
			</section>
			<footer>
				<div id="fleft">
					<p>EMAIL: 12345@ucdavis.edu</p>
					<p>PHONE: 1234567890</p>
				</div>
				<div id="fright">
					<p>All content @ 2017</p>
					<p><a href="https://validator.w3.org/nu/?doc=http%3A%2F%2Fdes117.space%2Fsp2017-mead%2Fziwli%2Fblog%2Findex.html">Valid HTML5</a></p>
				</div>
			</footer>


		</div>

	</body>
</html>
