library IEEE;
use IEEE.std_logic_1164.all;


entity mux4v1 is
	port(
	    );
end entity;



architecture ar of mux4v1 is
begin


end architecture;
