Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Dec 18 10:57:46 2023
| Host         : UUBP-THINK running 64-bit major release  (build 9200)
| Command      : report_methodology -file blaze_wrapper_methodology_drc_routed.rpt -pb blaze_wrapper_methodology_drc_routed.pb -rpx blaze_wrapper_methodology_drc_routed.rpx
| Design       : blaze_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 3          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell blaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous reset pin(s) blaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock blaze_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_0_rxd relative to clock(s) blaze_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on UART_0_txd relative to clock(s) blaze_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on gpio_io_o_0[0] relative to clock(s) blaze_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock blaze_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin blaze_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


