#-----------------------------------------------------------
# PlanAhead v14.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Wed Dec 21 12:28:29 2016
# Process ID: 3828
# Log file: E:/prac5toc/bj_mem/planAhead_run_1/planAhead.log
# Journal file: E:/prac5toc/bj_mem/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/prac5toc/bj_mem/pa.fromNetlist.tcl
# create_project -name bj_mem -dir "E:/prac5toc/bj_mem/planAhead_run_1" -part xc3s1000ft256-5
Parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/software/electronica/xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/prac5toc/bj_mem/bj.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/prac5toc/bj_mem} {ipcore_dir} }
# add_files [list {ipcore_dir/bj_mem.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "pines.ucf" [current_fileset -constrset]
Adding file 'E:\prac5toc\bj_mem\pines.ucf' to fileset 'constrs_1'
# add_files [list {pines.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1000ft256-5
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design bj.ngc ...
WARNING:NetListWriters:298 - No output is written to bj.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ctrl_bj<3 : 1> on block bj is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus i_cd/Maccum_r_points_lut<3 : 0> on block
   bj is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus i_uc/next_state<8 : 0> on block bj is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file bj.edif ...
ngc2edif: Total memory usage is 94528 kilobytes

Parsing EDIF File [.\planAhead_run_1\bj_mem.data\cache\bj_ngc_a2f8e82c.edif]
Finished Parsing EDIF File [.\planAhead_run_1\bj_mem.data\cache\bj_ngc_a2f8e82c.edif]
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design bj_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to bj_mem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file bj_mem.edif ...
ngc2edif: Total memory usage is 93824 kilobytes

Reading core file 'E:\prac5toc\bj_mem\ipcore_dir\bj_mem.ngc' for (cell view 'bj_mem', library 'bj_lib', file 'bj.ngc')
Parsing EDIF File [.\planAhead_run_1\bj_mem.data\cache\bj_mem_ngc_ed5d364.edif]
Finished Parsing EDIF File [.\planAhead_run_1\bj_mem.data\cache\bj_mem_ngc_ed5d364.edif]
INFO: [Project-86] Reading macro library C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing-34] Done reading timing library C:/software/electronica/xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [E:\prac5toc\bj_mem\ipcore_dir\bj_mem.ncf]
Finished Parsing UCF File [E:\prac5toc\bj_mem\ipcore_dir\bj_mem.ncf]
Parsing UCF File [E:\prac5toc\bj_mem\pines.ucf]
Finished Parsing UCF File [E:\prac5toc\bj_mem\pines.ucf]
INFO: [Project-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

INFO: [Project-176] Phase 0 Netlist Checksum: acfd78a9 
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 516.266 ; gain = 167.992
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
