#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000184ac2f8930 .scope module, "UART_TX" "UART_TX" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
o00000184ac310fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000184ac35e190_0 .net "CLK", 0 0, o00000184ac310fd8;  0 drivers
o00000184ac311038 .functor BUFZ 1, C4<z>; HiZ drive
v00000184ac35de70_0 .net "Data_valid", 0 0, o00000184ac311038;  0 drivers
o00000184ac311098 .functor BUFZ 1, C4<z>; HiZ drive
v00000184ac35e7d0_0 .net "PAR_EN", 0 0, o00000184ac311098;  0 drivers
o00000184ac311488 .functor BUFZ 1, C4<z>; HiZ drive
v00000184ac35d8d0_0 .net "PAR_TYP", 0 0, o00000184ac311488;  0 drivers
o00000184ac3114b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000184ac35da10_0 .net "P_DATA", 7 0, o00000184ac3114b8;  0 drivers
o00000184ac3110c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000184ac35dfb0_0 .net "RST", 0 0, o00000184ac3110c8;  0 drivers
v00000184ac35dab0_0 .net "TX_OUT", 0 0, v00000184ac2fbcb0_0;  1 drivers
v00000184ac35ddd0_0 .net "busy", 0 0, v00000184ac3083c0_0;  1 drivers
v00000184ac35e230_0 .net "mux_sel_internal", 1 0, v00000184ac308460_0;  1 drivers
v00000184ac35f9c0_0 .net "par_bit_internal", 0 0, v00000184ac35e2d0_0;  1 drivers
v00000184ac3605a0_0 .net "ser_data_internal", 0 0, v00000184ac35d970_0;  1 drivers
v00000184ac360280_0 .net "ser_done_internal", 0 0, v00000184ac35e550_0;  1 drivers
v00000184ac360320_0 .net "ser_en_internal", 0 0, v00000184ac3085a0_0;  1 drivers
S_00000184ac2f8ac0 .scope module, "FSM1" "FSM" 2 46, 3 2 0, S_00000184ac2f8930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_00000184ac2e6570 .param/l "Idle" 1 3 22, C4<00001>;
P_00000184ac2e65a8 .param/l "Parity_Bit" 1 3 25, C4<01000>;
P_00000184ac2e65e0 .param/l "Send_data" 1 3 24, C4<00100>;
P_00000184ac2e6618 .param/l "Start_bit" 1 3 23, C4<00010>;
P_00000184ac2e6650 .param/l "Stop_bit" 1 3 26, C4<10000>;
v00000184ac2c3340_0 .net "CLK", 0 0, o00000184ac310fd8;  alias, 0 drivers
v00000184ac2f8c50_0 .var "Current_state", 4 0;
v00000184ac2f8cf0_0 .net "Data_valid", 0 0, o00000184ac311038;  alias, 0 drivers
v00000184ac3081e0_0 .var "Next_state", 4 0;
v00000184ac308280_0 .net "PAR_EN", 0 0, o00000184ac311098;  alias, 0 drivers
v00000184ac308320_0 .net "RST", 0 0, o00000184ac3110c8;  alias, 0 drivers
v00000184ac3083c0_0 .var "busy", 0 0;
v00000184ac308460_0 .var "mux_sel", 1 0;
v00000184ac308500_0 .net "ser_done", 0 0, v00000184ac35e550_0;  alias, 1 drivers
v00000184ac3085a0_0 .var "ser_en", 0 0;
E_00000184ac2e99e0 .event anyedge, v00000184ac2f8c50_0;
E_00000184ac2e9760 .event anyedge, v00000184ac2f8c50_0, v00000184ac2f8cf0_0, v00000184ac308500_0, v00000184ac308280_0;
E_00000184ac2ea320/0 .event negedge, v00000184ac308320_0;
E_00000184ac2ea320/1 .event posedge, v00000184ac2c3340_0;
E_00000184ac2ea320 .event/or E_00000184ac2ea320/0, E_00000184ac2ea320/1;
S_00000184ac2fbb20 .scope module, "M1" "MUX" 2 59, 4 1 0, S_00000184ac2f8930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "mux_sel";
    .port_info 1 /INPUT 1 "ser_data";
    .port_info 2 /INPUT 1 "par_bit";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v00000184ac2fbcb0_0 .var "MUX_OUT", 0 0;
v00000184ac35dc90_0 .net "mux_sel", 1 0, v00000184ac308460_0;  alias, 1 drivers
v00000184ac35e410_0 .net "par_bit", 0 0, v00000184ac35e2d0_0;  alias, 1 drivers
v00000184ac35db50_0 .net "ser_data", 0 0, v00000184ac35d970_0;  alias, 1 drivers
E_00000184ac2ea160 .event anyedge, v00000184ac308460_0, v00000184ac35db50_0, v00000184ac35e410_0;
S_00000184ac2fbd50 .scope module, "P1" "parity_calc" 2 38, 5 1 0, S_00000184ac2f8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "PAR_TYP";
    .port_info 2 /OUTPUT 1 "par_bit";
v00000184ac35e5f0_0 .net "PAR_TYP", 0 0, o00000184ac311488;  alias, 0 drivers
v00000184ac35dbf0_0 .net "P_DATA", 7 0, o00000184ac3114b8;  alias, 0 drivers
v00000184ac35e050_0 .net "P_flag", 0 0, L_00000184ac3601e0;  1 drivers
v00000184ac35e2d0_0 .var "par_bit", 0 0;
E_00000184ac2e9a20 .event anyedge, v00000184ac35e5f0_0, v00000184ac35e050_0;
L_00000184ac3601e0 .reduce/xor o00000184ac3114b8;
S_00000184ac2c2b70 .scope module, "S1" "serializer" 2 28, 6 1 0, S_00000184ac2f8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v00000184ac35dd30_0 .net "CLK", 0 0, o00000184ac310fd8;  alias, 0 drivers
v00000184ac35e0f0_0 .net "P_DATA", 7 0, o00000184ac3114b8;  alias, 0 drivers
v00000184ac35e370_0 .net "RST", 0 0, o00000184ac3110c8;  alias, 0 drivers
v00000184ac35df10_0 .var "counter", 3 0;
v00000184ac35e690_0 .var "internal_reg", 7 0;
v00000184ac35e4b0_0 .var "ready", 0 0;
v00000184ac35d970_0 .var "ser_data", 0 0;
v00000184ac35e550_0 .var "ser_done", 0 0;
v00000184ac35e730_0 .net "ser_en", 0 0, v00000184ac3085a0_0;  alias, 1 drivers
    .scope S_00000184ac2c2b70;
T_0 ;
    %wait E_00000184ac2ea320;
    %load/vec4 v00000184ac35e370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35d970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35e550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000184ac35e690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184ac35df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35e4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000184ac35e4b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000184ac35e730_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184ac35df10_0, 0;
    %load/vec4 v00000184ac35e0f0_0;
    %assign/vec4 v00000184ac35e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184ac35e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35e550_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000184ac35e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v00000184ac35df10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v00000184ac35e690_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000184ac35d970_0, 0;
    %load/vec4 v00000184ac35e690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000184ac35e690_0, 0;
    %load/vec4 v00000184ac35df10_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000184ac35df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35e550_0, 0;
T_0.7 ;
    %load/vec4 v00000184ac35df10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184ac35e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184ac35e4b0_0, 0;
    %load/vec4 v00000184ac35df10_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000184ac35df10_0, 0;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000184ac2fbd50;
T_1 ;
    %wait E_00000184ac2e9a20;
    %load/vec4 v00000184ac35e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000184ac35e050_0;
    %nor/r;
    %store/vec4 v00000184ac35e2d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000184ac35e050_0;
    %store/vec4 v00000184ac35e2d0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000184ac2f8ac0;
T_2 ;
    %wait E_00000184ac2ea320;
    %load/vec4 v00000184ac308320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000184ac2f8c50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000184ac3081e0_0;
    %assign/vec4 v00000184ac2f8c50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000184ac2f8ac0;
T_3 ;
    %wait E_00000184ac2e9760;
    %load/vec4 v00000184ac2f8c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v00000184ac2f8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v00000184ac308500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v00000184ac308280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000184ac3081e0_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000184ac2f8ac0;
T_4 ;
    %wait E_00000184ac2e99e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %load/vec4 v00000184ac2f8c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac3083c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000184ac308460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac3085a0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000184ac2fbb20;
T_5 ;
    %wait E_00000184ac2ea160;
    %load/vec4 v00000184ac35dc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184ac2fbcb0_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184ac2fbcb0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000184ac35db50_0;
    %store/vec4 v00000184ac2fbcb0_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000184ac35e410_0;
    %store/vec4 v00000184ac2fbcb0_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "UART_TX.v";
    "./FSM.v";
    "./MUX.v";
    "./parity_calc.v";
    "./serializer.v";
