// Seed: 441941522
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output uwire id_3
);
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply0 id_4
);
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd61
) (
    input  wand id_0,
    output wire _id_1,
    output wire id_2
);
  logic [-1 : id_1] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
