

================================================================
== Vivado HLS Report for 'fpga_convolution'
================================================================
* Date:           Wed Mar 21 11:22:33 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        LAB4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     ?|     ?|  11 ~ 13 |          -|          -|     ?|    no    |
        | + Loop 1.1      |    10|    10|         1|          -|          -|    10|    no    |
        |- Loop 2         |  2660|  2660|         1|          -|          -|  2660|    no    |
        |- Loop 3         |     ?|     ?|      1483|          -|          -|     ?|    no    |
        | + Loop 3.1      |  1474|  1474|       134|          -|          -|    11|    no    |
        |  ++ Loop 3.1.1  |   132|   132|        12|          -|          -|    11|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1546|    773|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      4|     827|    862|
|Memory           |      256|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    434|
|Register         |        -|      -|     933|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      258|      4|    3306|   2069|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       92|      1|       3|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |fpga_convolution_AXILiteS_s_axi_U  |fpga_convolution_AXILiteS_s_axi  |        0|      0|  150|  232|
    |fpga_convolution_cud_U0            |fpga_convolution_cud             |        0|      4|  165|   50|
    |fpga_convolution_gmem_m_axi_U      |fpga_convolution_gmem_m_axi      |        2|      0|  512|  580|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                              |                                 |        2|      4|  827|  862|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-------+-----+------+-------------+
    |empty_U  |fpga_convolution_bkb  |      256|  0|   0|  70756|   32|     1|      2264192|
    +---------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total    |                      |      256|  0|   0|  70756|   32|     1|      2264192|
    +---------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+-----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+-----+----+------------+------------+
    |column_1_fu_575_p2       |     +    |      0|   17|   9|           4|           1|
    |counter_1_fu_521_p2      |     +    |      0|   56|  22|          17|           1|
    |flag_2_op_fu_585_p2      |     +    |      0|  101|  37|          32|           1|
    |flag_3_fu_482_p2         |     +    |      0|  101|  37|          32|           1|
    |image2_sum_fu_437_p2     |     +    |      0|  101|  37|          32|          32|
    |image_count_1_fu_442_p2  |     +    |      0|  101|  37|          32|           1|
    |kernel4_sum_fu_650_p2    |     +    |      0|   98|  36|          31|          31|
    |next_mul8_fu_635_p2      |     +    |      0|   26|  12|           7|           4|
    |next_mul_fu_615_p2       |     +    |      0|   41|  17|          12|           9|
    |output6_sum_fu_581_p2    |     +    |      0|   98|  36|          31|          31|
    |pos_3_fu_453_p2          |     +    |      0|  101|  37|          32|           4|
    |pos_4_fu_505_p2          |     +    |      0|   56|  22|          17|           1|
    |pos_5_fu_476_p2          |     +    |      0|  101|  37|          32|           4|
    |pos_6_fu_470_p2          |     +    |      0|  101|  37|          32|           1|
    |position_1_fu_543_p2     |     +    |      0|  101|  37|           4|          32|
    |position_2_fu_598_p2     |     +    |      0|  101|  37|          32|           1|
    |row_1_fu_609_p2          |     +    |      0|   17|   9|           4|           1|
    |sum3_fu_641_p2           |     +    |      0|   26|  12|           7|           7|
    |tempsum_fu_674_p2        |     +    |      0|  101|  37|          32|          32|
    |tmp1_fu_625_p2           |     +    |      0|    0|  18|          18|          18|
    |tmp_4_fu_630_p2          |     +    |      0|    0|  18|          18|          18|
    |tmp_9_fu_488_p2          |     +    |      0|  101|  37|          32|           1|
    |exitcond1_fu_569_p2      |   icmp   |      0|    0|   2|           4|           4|
    |exitcond2_fu_499_p2      |   icmp   |      0|    0|  13|          17|          17|
    |exitcond3_fu_465_p2      |   icmp   |      0|    0|  16|          32|          32|
    |exitcond_fu_603_p2       |   icmp   |      0|    0|   2|           4|           4|
    |icmp1_fu_537_p2          |   icmp   |      0|    0|  13|          24|           1|
    |icmp_fu_428_p2           |   icmp   |      0|    0|  13|          24|           1|
    |tmp_7_fu_515_p2          |   icmp   |      0|    0|  16|          32|          17|
    |tmp_fu_412_p2            |   icmp   |      0|    0|  16|          32|          17|
    |flag_4_fu_591_p3         |  select  |      0|    0|  32|           1|           1|
    |p_position_fu_549_p3     |  select  |      0|    0|  32|           1|          32|
    +-------------------------+----------+-------+-----+----+------------+------------+
    |Total                    |          |      0| 1546| 773|         661|         358|
    +-------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  161|         36|    1|         36|
    |ap_sig_ioackin_gmem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    9|          2|    1|          2|
    |column_reg_304               |    9|          2|    4|          8|
    |counter_reg_269              |    9|          2|   17|         34|
    |empty_address0               |   27|          5|   17|         85|
    |empty_d0                     |   15|          3|   32|         96|
    |flag_1_reg_224               |    9|          2|   32|         64|
    |flag_2_reg_257               |    9|          2|   32|         64|
    |flag_reg_188                 |    9|          2|   32|         64|
    |gmem_ARADDR                  |   15|          3|   32|         96|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |image_count_fu_112           |    9|          2|   32|         64|
    |phi_mul7_reg_349             |    9|          2|    7|         14|
    |phi_mul_reg_338              |    9|          2|   12|         24|
    |pos1_reg_246                 |    9|          2|   17|         34|
    |pos_1_reg_213                |    9|          2|   32|         64|
    |pos_2_reg_236                |    9|          2|   32|         64|
    |pos_reg_200                  |    9|          2|   32|         64|
    |position_reg_280             |    9|          2|   32|         64|
    |row_reg_327                  |    9|          2|    4|          8|
    |tempsum_1_reg_291            |    9|          2|   32|         64|
    |tempsum_2_reg_315            |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  434|         95|  471|       1091|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  35|   0|   35|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |column_1_reg_805             |   4|   0|    4|          0|
    |column_cast4_reg_797         |   4|   0|   18|         14|
    |column_cast5_reg_792         |   4|   0|    7|          3|
    |column_reg_304               |   4|   0|    4|          0|
    |counter_1_reg_772            |  17|   0|   17|          0|
    |counter_cast_cast_reg_764    |  17|   0|   31|         14|
    |counter_reg_269              |  17|   0|   17|          0|
    |empty_9_reg_864              |  32|   0|   32|          0|
    |flag_1_reg_224               |  32|   0|   32|          0|
    |flag_2_reg_257               |  32|   0|   32|          0|
    |flag_4_reg_815               |  32|   0|   32|          0|
    |flag_reg_188                 |  32|   0|   32|          0|
    |icmp1_reg_777                |   1|   0|    1|          0|
    |image2_sum_reg_717           |  32|   0|   32|          0|
    |image_count_fu_112           |  32|   0|   32|          0|
    |kernel4_sum_reg_848          |  31|   0|   31|          0|
    |next_mul8_reg_843            |   7|   0|    7|          0|
    |next_mul_reg_833             |  12|   0|   12|          0|
    |output6_sum_reg_810          |  31|   0|   31|          0|
    |p_position_reg_782           |  32|   0|   32|          0|
    |phi_mul7_reg_349             |   7|   0|    7|          0|
    |phi_mul_reg_338              |  12|   0|   12|          0|
    |pos1_reg_246                 |  17|   0|   17|          0|
    |pos_1_reg_213                |  32|   0|   32|          0|
    |pos_2_reg_236                |  32|   0|   32|          0|
    |pos_3_reg_722                |  32|   0|   32|          0|
    |pos_reg_200                  |  32|   0|   32|          0|
    |position_2_reg_820           |  32|   0|   32|          0|
    |position_reg_280             |  32|   0|   32|          0|
    |reg_360                      |  32|   0|   32|          0|
    |row_1_reg_828                |   4|   0|    4|          0|
    |row_reg_327                  |   4|   0|    4|          0|
    |tempsum_1_reg_291            |  32|   0|   32|          0|
    |tempsum_2_reg_315            |  32|   0|   32|          0|
    |tmp_3_cast_reg_696           |  30|   0|   31|          1|
    |tmp_4_reg_838                |  18|   0|   18|          0|
    |tmp_6_cast_reg_701           |  30|   0|   31|          1|
    |tmp_6_reg_787                |  18|   0|   18|          0|
    |tmp_8_reg_869                |  32|   0|   32|          0|
    |tmp_s_reg_706                |  30|   0|   32|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 933|   0|  968|         35|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | fpga_convolution | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | fpga_convolution | return value |
|interrupt               | out |    1| ap_ctrl_hs | fpga_convolution | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |       gmem       |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp & !icmp)
	12  / (tmp & icmp)
	14  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / true
12 --> 
	12  / (!exitcond3)
	13  / (exitcond3)
13 --> 
	2  / true
14 --> 
	14  / (!exitcond2)
	15  / (exitcond2)
15 --> 
	16  / (tmp_7)
16 --> 
	29  / (exitcond1)
	17  / (!exitcond1)
17 --> 
	18  / (!exitcond)
	16  / (exitcond)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	17  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	15  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: image_count (5)  [1/1] 0.00ns
:0  %image_count = alloca i32

ST_1: output_read (6)  [1/1] 1.00ns
:1  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

ST_1: kernel_read (7)  [1/1] 1.00ns
:2  %kernel_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel)

ST_1: image_read (8)  [1/1] 1.00ns
:3  %image_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_r)

ST_1: tmp_1 (9)  [1/1] 0.00ns
:4  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)

ST_1: tmp_3_cast (10)  [1/1] 0.00ns
:5  %tmp_3_cast = zext i30 %tmp_1 to i31

ST_1: tmp_2 (11)  [1/1] 0.00ns
:6  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %kernel_read, i32 2, i32 31)

ST_1: tmp_6_cast (12)  [1/1] 0.00ns
:7  %tmp_6_cast = zext i30 %tmp_2 to i31

ST_1: image1 (13)  [1/1] 0.00ns
:8  %image1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %image_read, i32 2, i32 31)

ST_1: tmp_s (14)  [1/1] 0.00ns
:9  %tmp_s = zext i30 %image1 to i32

ST_1: StgValue_46 (15)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !18

ST_1: StgValue_47 (16)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @fpga_convolution_str) nounwind

ST_1: StgValue_48 (17)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_49 (18)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %image_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_50 (19)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %kernel, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 121, [1 x i8]* @bundle4, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_51 (20)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [1 x i8]* @bundle6, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_52 (21)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:7
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty (22)  [1/1] 3.25ns  loc: LAB4/convolution.cpp:13
:17  %empty = alloca [70756 x i32], align 4

ST_1: StgValue_54 (23)  [1/1] 1.59ns
:18  store i32 0, i32* %image_count

ST_1: StgValue_55 (24)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:26
:19  br label %1


 <State 2>: 4.49ns
ST_2: flag (26)  [1/1] 0.00ns
:0  %flag = phi i32 [ 0, %0 ], [ %flag_3, %8 ]

ST_2: pos (27)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:26
:1  %pos = phi i32 [ 0, %0 ], [ %tmp_9, %8 ]

ST_2: tmp (28)  [1/1] 3.26ns  loc: LAB4/convolution.cpp:26
:2  %tmp = icmp slt i32 %pos, 68096

ST_2: StgValue_59 (29)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:26
:3  br i1 %tmp, label %2, label %.preheader5.preheader

ST_2: tmp_3 (31)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:29
:0  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %flag, i32 8, i32 31)

ST_2: icmp (32)  [1/1] 3.23ns  loc: LAB4/convolution.cpp:29
:1  %icmp = icmp sgt i24 %tmp_3, 0

ST_2: StgValue_62 (33)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:29
:2  br i1 %icmp, label %3, label %7

ST_2: image_count_load (35)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:42
:0  %image_count_load = load i32* %image_count

ST_2: image2_sum (36)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:42
:1  %image2_sum = add i32 %tmp_s, %image_count_load

ST_2: image_count_1 (42)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:42
:7  %image_count_1 = add nsw i32 %image_count_load, 1

ST_2: StgValue_66 (43)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:42
:8  store i32 %image_count_1, i32* %image_count

ST_2: pos_3 (46)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:26
:0  %pos_3 = add i32 %pos, 10

ST_2: StgValue_68 (47)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:30
:1  br label %4

ST_2: StgValue_69 (68)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:48
.preheader5.preheader:0  br label %.preheader5


 <State 3>: 8.75ns
ST_3: gmem_addr (37)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:42
:2  %gmem_addr = getelementptr i32* %gmem, i32 %image2_sum

ST_3: gmem_load_req (38)  [7/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 4>: 8.75ns
ST_4: gmem_load_req (38)  [6/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 5>: 8.75ns
ST_5: gmem_load_req (38)  [5/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 6>: 8.75ns
ST_6: gmem_load_req (38)  [4/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 7>: 8.75ns
ST_7: gmem_load_req (38)  [3/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 8>: 8.75ns
ST_8: gmem_load_req (38)  [2/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 9>: 8.75ns
ST_9: gmem_load_req (38)  [1/7] 8.75ns  loc: LAB4/convolution.cpp:41
:3  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)


 <State 10>: 8.75ns
ST_10: gmem_addr_read (39)  [1/1] 8.75ns  loc: LAB4/convolution.cpp:41
:4  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)


 <State 11>: 3.25ns
ST_11: p_addr (40)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:41
:5  %p_addr = getelementptr inbounds [70756 x i32]* %empty, i32 0, i32 %pos

ST_11: StgValue_80 (41)  [1/1] 3.25ns  loc: LAB4/convolution.cpp:41
:6  store i32 %gmem_addr_read, i32* %p_addr, align 4

ST_11: StgValue_81 (44)  [1/1] 1.59ns
:9  br label %8


 <State 12>: 4.49ns
ST_12: pos_1 (49)  [1/1] 0.00ns
:0  %pos_1 = phi i32 [ %pos, %3 ], [ %pos_6, %5 ]

ST_12: exitcond3 (50)  [1/1] 3.26ns  loc: LAB4/convolution.cpp:30
:1  %exitcond3 = icmp eq i32 %pos_1, %pos_3

ST_12: empty_5 (51)  [1/1] 0.00ns
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_12: StgValue_85 (52)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:30
:3  br i1 %exitcond3, label %6, label %5

ST_12: p_addr_2 (54)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:31
:0  %p_addr_2 = getelementptr inbounds [70756 x i32]* %empty, i32 0, i32 %pos_1

ST_12: StgValue_87 (55)  [1/1] 3.25ns  loc: LAB4/convolution.cpp:31
:1  store i32 0, i32* %p_addr_2, align 4

ST_12: pos_6 (56)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:32
:2  %pos_6 = add nsw i32 %pos_1, 1

ST_12: StgValue_89 (57)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:30
:3  br label %4

ST_12: pos_5 (59)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:39
:0  %pos_5 = add i32 %pos, 9

ST_12: StgValue_91 (60)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:40
:1  br label %8


 <State 13>: 2.90ns
ST_13: flag_1 (62)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:44 (grouped into LUT with out node flag_3)
:0  %flag_1 = phi i32 [ -1, %6 ], [ %flag, %7 ]

ST_13: pos_2 (63)  [1/1] 0.00ns (grouped into LUT with out node tmp_9)
:1  %pos_2 = phi i32 [ %pos_5, %6 ], [ %pos, %7 ]

ST_13: flag_3 (64)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:44 (out node of the LUT)
:2  %flag_3 = add nsw i32 %flag_1, 1

ST_13: tmp_9 (65)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:26 (out node of the LUT)
:3  %tmp_9 = add nsw i32 %pos_2, 1

ST_13: StgValue_96 (66)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:26
:4  br label %1


 <State 14>: 3.25ns
ST_14: pos1 (70)  [1/1] 0.00ns
.preheader5:0  %pos1 = phi i17 [ %pos_4, %9 ], [ -62976, %.preheader5.preheader ]

ST_14: pos1_cast6 (71)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:48
.preheader5:1  %pos1_cast6 = zext i17 %pos1 to i32

ST_14: exitcond2 (72)  [1/1] 3.05ns  loc: LAB4/convolution.cpp:48
.preheader5:2  %exitcond2 = icmp eq i17 %pos1, -60316

ST_14: empty_6 (73)  [1/1] 0.00ns
.preheader5:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2660, i64 2660, i64 2660) nounwind

ST_14: StgValue_101 (74)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:48
.preheader5:4  br i1 %exitcond2, label %.preheader4.preheader, label %9

ST_14: p_addr_1 (76)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:49
:0  %p_addr_1 = getelementptr inbounds [70756 x i32]* %empty, i32 0, i32 %pos1_cast6

ST_14: StgValue_103 (77)  [1/1] 3.25ns  loc: LAB4/convolution.cpp:49
:1  store i32 0, i32* %p_addr_1, align 4

ST_14: pos_4 (78)  [1/1] 2.43ns  loc: LAB4/convolution.cpp:48
:2  %pos_4 = add i17 %pos1, 1

ST_14: StgValue_105 (79)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:48
:3  br label %.preheader5

ST_14: StgValue_106 (81)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:58
.preheader4.preheader:0  br label %.preheader4


 <State 15>: 5.30ns
ST_15: flag_2 (83)  [1/1] 0.00ns
.preheader4:0  %flag_2 = phi i32 [ %flag_4, %12 ], [ 0, %.preheader4.preheader ]

ST_15: counter (84)  [1/1] 0.00ns
.preheader4:1  %counter = phi i17 [ %counter_1, %12 ], [ 0, %.preheader4.preheader ]

ST_15: position (85)  [1/1] 0.00ns
.preheader4:2  %position = phi i32 [ %position_2, %12 ], [ 0, %.preheader4.preheader ]

ST_15: counter_cast_cast (86)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:58
.preheader4:3  %counter_cast_cast = zext i17 %counter to i31

ST_15: tmp_7 (87)  [1/1] 3.26ns  loc: LAB4/convolution.cpp:58
.preheader4:4  %tmp_7 = icmp slt i32 %position, 68086

ST_15: counter_1 (88)  [1/1] 2.43ns  loc: LAB4/convolution.cpp:74
.preheader4:5  %counter_1 = add i17 %counter, 1

ST_15: StgValue_113 (89)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:58
.preheader4:6  br i1 %tmp_7, label %10, label %13

ST_15: tmp_5 (91)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:61
:0  %tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %flag_2, i32 8, i32 31)

ST_15: icmp1 (92)  [1/1] 3.23ns  loc: LAB4/convolution.cpp:61
:1  %icmp1 = icmp sgt i24 %tmp_5, 0

ST_15: position_1 (93)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:63
:2  %position_1 = add nsw i32 10, %position

ST_15: p_position (94)  [1/1] 2.07ns  loc: LAB4/convolution.cpp:61
:3  %p_position = select i1 %icmp1, i32 %position_1, i32 %position

ST_15: tmp_6 (95)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
:4  %tmp_6 = trunc i32 %p_position to i18

ST_15: StgValue_119 (96)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:67
:5  br label %.loopexit

ST_15: StgValue_120 (150)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:86
:0  ret void


 <State 16>: 4.97ns
ST_16: tempsum_1 (98)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:69
.loopexit:0  %tempsum_1 = phi i32 [ 0, %10 ], [ %tempsum_2, %.loopexit.loopexit ]

ST_16: column (99)  [1/1] 0.00ns
.loopexit:1  %column = phi i4 [ 0, %10 ], [ %column_1, %.loopexit.loopexit ]

ST_16: column_cast5 (100)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
.loopexit:2  %column_cast5 = zext i4 %column to i7

ST_16: column_cast4 (101)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
.loopexit:3  %column_cast4 = zext i4 %column to i18

ST_16: exitcond1 (102)  [1/1] 3.10ns  loc: LAB4/convolution.cpp:67
.loopexit:4  %exitcond1 = icmp eq i4 %column, -5

ST_16: empty_7 (103)  [1/1] 0.00ns
.loopexit:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_16: column_1 (104)  [1/1] 2.35ns  loc: LAB4/convolution.cpp:67
.loopexit:6  %column_1 = add i4 %column, 1

ST_16: StgValue_128 (105)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
.loopexit:7  br i1 %exitcond1, label %12, label %.preheader.preheader

ST_16: StgValue_129 (107)  [1/1] 1.59ns  loc: LAB4/convolution.cpp:68
.preheader.preheader:0  br label %.preheader

ST_16: output6_sum (139)  [1/1] 2.82ns  loc: LAB4/convolution.cpp:58
:0  %output6_sum = add i31 %tmp_3_cast, %counter_cast_cast

ST_16: flag_2_op (145)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:77
:6  %flag_2_op = add i32 %flag_2, 1

ST_16: flag_4 (146)  [1/1] 2.07ns  loc: LAB4/convolution.cpp:77
:7  %flag_4 = select i1 %icmp1, i32 1, i32 %flag_2_op

ST_16: position_2 (147)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:58
:8  %position_2 = add nsw i32 %p_position, 1


 <State 17>: 5.14ns
ST_17: tempsum_2 (109)  [1/1] 0.00ns
.preheader:0  %tempsum_2 = phi i32 [ %tempsum, %11 ], [ %tempsum_1, %.preheader.preheader ]

ST_17: row (110)  [1/1] 0.00ns
.preheader:1  %row = phi i4 [ %row_1, %11 ], [ 0, %.preheader.preheader ]

ST_17: phi_mul (111)  [1/1] 0.00ns
.preheader:2  %phi_mul = phi i12 [ %next_mul, %11 ], [ 0, %.preheader.preheader ]

ST_17: phi_mul7 (112)  [1/1] 0.00ns
.preheader:3  %phi_mul7 = phi i7 [ %next_mul8, %11 ], [ 0, %.preheader.preheader ]

ST_17: exitcond (113)  [1/1] 3.10ns  loc: LAB4/convolution.cpp:68
.preheader:4  %exitcond = icmp eq i4 %row, -5

ST_17: empty_8 (114)  [1/1] 0.00ns
.preheader:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_17: row_1 (115)  [1/1] 2.35ns  loc: LAB4/convolution.cpp:68
.preheader:6  %row_1 = add i4 %row, 1

ST_17: StgValue_141 (116)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:68
.preheader:7  br i1 %exitcond, label %.loopexit.loopexit, label %11

ST_17: next_mul (118)  [1/1] 2.33ns
:0  %next_mul = add i12 %phi_mul, 266

ST_17: tmp_2_cast7 (119)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:69
:1  %tmp_2_cast7 = zext i12 %phi_mul to i18

ST_17: tmp1 (120)  [1/1] 1.98ns  loc: LAB4/convolution.cpp:69
:2  %tmp1 = add i18 %tmp_2_cast7, %tmp_6

ST_17: tmp_4 (121)  [1/1] 1.98ns  loc: LAB4/convolution.cpp:69
:3  %tmp_4 = add i18 %column_cast4, %tmp1

ST_17: next_mul8 (125)  [1/1] 2.32ns
:7  %next_mul8 = add i7 %phi_mul7, 11

ST_17: sum3 (126)  [1/1] 2.32ns  loc: LAB4/convolution.cpp:67
:8  %sum3 = add i7 %column_cast5, %phi_mul7

ST_17: sum3_cast_cast (127)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
:9  %sum3_cast_cast = zext i7 %sum3 to i31

ST_17: kernel4_sum (128)  [1/1] 2.82ns  loc: LAB4/convolution.cpp:67
:10  %kernel4_sum = add i31 %sum3_cast_cast, %tmp_6_cast

ST_17: StgValue_150 (137)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 18>: 8.75ns
ST_18: kernel4_sum_cast (129)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
:11  %kernel4_sum_cast = zext i31 %kernel4_sum to i32

ST_18: gmem_addr_2 (130)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:67
:12  %gmem_addr_2 = getelementptr i32* %gmem, i32 %kernel4_sum_cast

ST_18: gmem_load_1_req (131)  [7/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 19>: 8.75ns
ST_19: gmem_load_1_req (131)  [6/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 20>: 8.75ns
ST_20: gmem_load_1_req (131)  [5/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 21>: 8.75ns
ST_21: gmem_load_1_req (131)  [4/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 22>: 8.75ns
ST_22: gmem_load_1_req (131)  [3/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 23>: 8.75ns
ST_23: gmem_load_1_req (131)  [2/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 24>: 8.75ns
ST_24: tmp_4_cast (122)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:69
:4  %tmp_4_cast = zext i18 %tmp_4 to i32

ST_24: p_addr_3 (123)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:69
:5  %p_addr_3 = getelementptr inbounds [70756 x i32]* %empty, i32 0, i32 %tmp_4_cast

ST_24: empty_9 (124)  [2/2] 3.25ns  loc: LAB4/convolution.cpp:69
:6  %empty_9 = load i32* %p_addr_3, align 4

ST_24: gmem_load_1_req (131)  [1/7] 8.75ns  loc: LAB4/convolution.cpp:69
:13  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)


 <State 25>: 8.75ns
ST_25: empty_9 (124)  [1/2] 3.25ns  loc: LAB4/convolution.cpp:69
:6  %empty_9 = load i32* %p_addr_3, align 4

ST_25: gmem_addr_2_read (132)  [1/1] 8.75ns  loc: LAB4/convolution.cpp:69
:14  %gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)


 <State 26>: 6.91ns
ST_26: tmp_8 (133)  [2/2] 6.91ns  loc: LAB4/convolution.cpp:69
:15  %tmp_8 = mul nsw i32 %empty_9, %gmem_addr_2_read


 <State 27>: 6.91ns
ST_27: tmp_8 (133)  [1/2] 6.91ns  loc: LAB4/convolution.cpp:69
:15  %tmp_8 = mul nsw i32 %empty_9, %gmem_addr_2_read


 <State 28>: 2.90ns
ST_28: tempsum (134)  [1/1] 2.90ns  loc: LAB4/convolution.cpp:69
:16  %tempsum = add nsw i32 %tempsum_2, %tmp_8

ST_28: StgValue_168 (135)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:68
:17  br label %.preheader


 <State 29>: 8.75ns
ST_29: output6_sum_cast (140)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:58
:1  %output6_sum_cast = zext i31 %output6_sum to i32

ST_29: gmem_addr_1 (141)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:58
:2  %gmem_addr_1 = getelementptr i32* %gmem, i32 %output6_sum_cast

ST_29: gmem_addr_1_req (142)  [1/1] 8.75ns  loc: LAB4/convolution.cpp:73
:3  %gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)


 <State 30>: 8.75ns
ST_30: StgValue_172 (143)  [1/1] 8.75ns  loc: LAB4/convolution.cpp:73
:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %tempsum_1, i4 -1)


 <State 31>: 8.75ns
ST_31: gmem_addr_1_resp (144)  [5/5] 8.75ns  loc: LAB4/convolution.cpp:73
:5  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 32>: 8.75ns
ST_32: gmem_addr_1_resp (144)  [4/5] 8.75ns  loc: LAB4/convolution.cpp:73
:5  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 33>: 8.75ns
ST_33: gmem_addr_1_resp (144)  [3/5] 8.75ns  loc: LAB4/convolution.cpp:73
:5  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 34>: 8.75ns
ST_34: gmem_addr_1_resp (144)  [2/5] 8.75ns  loc: LAB4/convolution.cpp:73
:5  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 35>: 8.75ns
ST_35: gmem_addr_1_resp (144)  [1/5] 8.75ns  loc: LAB4/convolution.cpp:73
:5  %gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

ST_35: StgValue_178 (148)  [1/1] 0.00ns  loc: LAB4/convolution.cpp:58
:9  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_count       (alloca           ) [ 011111111111110000000000000000000000]
output_read       (read             ) [ 000000000000000000000000000000000000]
kernel_read       (read             ) [ 000000000000000000000000000000000000]
image_read        (read             ) [ 000000000000000000000000000000000000]
tmp_1             (partselect       ) [ 000000000000000000000000000000000000]
tmp_3_cast        (zext             ) [ 001111111111111111111111111111111111]
tmp_2             (partselect       ) [ 000000000000000000000000000000000000]
tmp_6_cast        (zext             ) [ 001111111111111111111111111111111111]
image1            (partselect       ) [ 000000000000000000000000000000000000]
tmp_s             (zext             ) [ 001111111111110000000000000000000000]
StgValue_46       (specbitsmap      ) [ 000000000000000000000000000000000000]
StgValue_47       (spectopmodule    ) [ 000000000000000000000000000000000000]
StgValue_48       (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_49       (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_50       (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_51       (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_52       (specinterface    ) [ 000000000000000000000000000000000000]
empty             (alloca           ) [ 001111111111111111111111111111111111]
StgValue_54       (store            ) [ 000000000000000000000000000000000000]
StgValue_55       (br               ) [ 011111111111110000000000000000000000]
flag              (phi              ) [ 001111111111110000000000000000000000]
pos               (phi              ) [ 001111111111110000000000000000000000]
tmp               (icmp             ) [ 001111111111110000000000000000000000]
StgValue_59       (br               ) [ 000000000000000000000000000000000000]
tmp_3             (partselect       ) [ 000000000000000000000000000000000000]
icmp              (icmp             ) [ 001111111111110000000000000000000000]
StgValue_62       (br               ) [ 000000000000000000000000000000000000]
image_count_load  (load             ) [ 000000000000000000000000000000000000]
image2_sum        (add              ) [ 000100000000000000000000000000000000]
image_count_1     (add              ) [ 000000000000000000000000000000000000]
StgValue_66       (store            ) [ 000000000000000000000000000000000000]
pos_3             (add              ) [ 000000000000100000000000000000000000]
StgValue_68       (br               ) [ 001111111111110000000000000000000000]
StgValue_69       (br               ) [ 001111111111111000000000000000000000]
gmem_addr         (getelementptr    ) [ 000011111110000000000000000000000000]
gmem_load_req     (readreq          ) [ 000000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 000000000001000000000000000000000000]
p_addr            (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_80       (store            ) [ 000000000000000000000000000000000000]
StgValue_81       (br               ) [ 001111111111110000000000000000000000]
pos_1             (phi              ) [ 000000000000100000000000000000000000]
exitcond3         (icmp             ) [ 001111111111110000000000000000000000]
empty_5           (speclooptripcount) [ 000000000000000000000000000000000000]
StgValue_85       (br               ) [ 000000000000000000000000000000000000]
p_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_87       (store            ) [ 000000000000000000000000000000000000]
pos_6             (add              ) [ 001111111111110000000000000000000000]
StgValue_89       (br               ) [ 001111111111110000000000000000000000]
pos_5             (add              ) [ 001111111111110000000000000000000000]
StgValue_91       (br               ) [ 001111111111110000000000000000000000]
flag_1            (phi              ) [ 000000000000010000000000000000000000]
pos_2             (phi              ) [ 000000000000010000000000000000000000]
flag_3            (add              ) [ 011111111111110000000000000000000000]
tmp_9             (add              ) [ 011111111111110000000000000000000000]
StgValue_96       (br               ) [ 011111111111110000000000000000000000]
pos1              (phi              ) [ 000000000000001000000000000000000000]
pos1_cast6        (zext             ) [ 000000000000000000000000000000000000]
exitcond2         (icmp             ) [ 000000000000001000000000000000000000]
empty_6           (speclooptripcount) [ 000000000000000000000000000000000000]
StgValue_101      (br               ) [ 000000000000000000000000000000000000]
p_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_103      (store            ) [ 000000000000000000000000000000000000]
pos_4             (add              ) [ 001000000000001000000000000000000000]
StgValue_105      (br               ) [ 001000000000001000000000000000000000]
StgValue_106      (br               ) [ 000000000000001111111111111111111111]
flag_2            (phi              ) [ 000000000000000111111111111110000000]
counter           (phi              ) [ 000000000000000100000000000000000000]
position          (phi              ) [ 000000000000000100000000000000000000]
counter_cast_cast (zext             ) [ 000000000000000011111111111110000000]
tmp_7             (icmp             ) [ 000000000000000111111111111111111111]
counter_1         (add              ) [ 000000000000001111111111111111111111]
StgValue_113      (br               ) [ 000000000000000000000000000000000000]
tmp_5             (partselect       ) [ 000000000000000000000000000000000000]
icmp1             (icmp             ) [ 000000000000000011111111111110000000]
position_1        (add              ) [ 000000000000000000000000000000000000]
p_position        (select           ) [ 000000000000000011111111111110000000]
tmp_6             (trunc            ) [ 000000000000000011111111111110000000]
StgValue_119      (br               ) [ 000000000000000111111111111111111111]
StgValue_120      (ret              ) [ 000000000000000000000000000000000000]
tempsum_1         (phi              ) [ 000000000000000011111111111111100000]
column            (phi              ) [ 000000000000000010000000000000000000]
column_cast5      (zext             ) [ 000000000000000001111111111110000000]
column_cast4      (zext             ) [ 000000000000000001111111111110000000]
exitcond1         (icmp             ) [ 000000000000000111111111111111111111]
empty_7           (speclooptripcount) [ 000000000000000000000000000000000000]
column_1          (add              ) [ 000000000000000111111111111111111111]
StgValue_128      (br               ) [ 000000000000000000000000000000000000]
StgValue_129      (br               ) [ 000000000000000111111111111111111111]
output6_sum       (add              ) [ 000000000000000000000000000001000000]
flag_2_op         (add              ) [ 000000000000000000000000000000000000]
flag_4            (select           ) [ 000000000000001100000000000001111111]
position_2        (add              ) [ 000000000000001100000000000001111111]
tempsum_2         (phi              ) [ 000000000000000111111111111111111111]
row               (phi              ) [ 000000000000000001000000000000000000]
phi_mul           (phi              ) [ 000000000000000001000000000000000000]
phi_mul7          (phi              ) [ 000000000000000001000000000000000000]
exitcond          (icmp             ) [ 000000000000000111111111111111111111]
empty_8           (speclooptripcount) [ 000000000000000000000000000000000000]
row_1             (add              ) [ 000000000000000111111111111111111111]
StgValue_141      (br               ) [ 000000000000000000000000000000000000]
next_mul          (add              ) [ 000000000000000111111111111111111111]
tmp_2_cast7       (zext             ) [ 000000000000000000000000000000000000]
tmp1              (add              ) [ 000000000000000000000000000000000000]
tmp_4             (add              ) [ 000000000000000000111111100000000000]
next_mul8         (add              ) [ 000000000000000111111111111111111111]
sum3              (add              ) [ 000000000000000000000000000000000000]
sum3_cast_cast    (zext             ) [ 000000000000000000000000000000000000]
kernel4_sum       (add              ) [ 000000000000000000100000000000000000]
StgValue_150      (br               ) [ 000000000000000111111111111111111111]
kernel4_sum_cast  (zext             ) [ 000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 000000000000000000011111110000000000]
tmp_4_cast        (zext             ) [ 000000000000000000000000000000000000]
p_addr_3          (getelementptr    ) [ 000000000000000000000000010000000000]
gmem_load_1_req   (readreq          ) [ 000000000000000000000000000000000000]
empty_9           (load             ) [ 000000000000000000000000001100000000]
gmem_addr_2_read  (read             ) [ 000000000000000000000000001100000000]
tmp_8             (mul              ) [ 000000000000000000000000000010000000]
tempsum           (add              ) [ 000000000000000111111111111111111111]
StgValue_168      (br               ) [ 000000000000000111111111111111111111]
output6_sum_cast  (zext             ) [ 000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000000000000000000000000000000111111]
gmem_addr_1_req   (writereq         ) [ 000000000000000000000000000000000000]
StgValue_172      (write            ) [ 000000000000000000000000000000000000]
gmem_addr_1_resp  (writeresp        ) [ 000000000000000000000000000000000000]
StgValue_178      (br               ) [ 000000000000001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpga_convolution_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="image_count_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_count/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="image_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/3 gmem_load_1_req/18 gmem_addr_1_req/29 StgValue_172/30 gmem_addr_1_resp/31 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="7"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 gmem_addr_2_read/25 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="9"/>
<pin id="159" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_80/11 StgValue_87/12 StgValue_103/14 empty_9/24 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="17" slack="0"/>
<pin id="178" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="18" slack="0"/>
<pin id="185" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_3/24 "/>
</bind>
</comp>

<comp id="188" class="1005" name="flag_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flag (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="flag_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="pos_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="pos_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="pos_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="pos_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="pos_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_1/12 "/>
</bind>
</comp>

<comp id="224" class="1005" name="flag_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="9"/>
<pin id="226" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="flag_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="flag_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="9"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="10"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_1/13 "/>
</bind>
</comp>

<comp id="236" class="1005" name="pos_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="pos_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="pos_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="9"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="10"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_2/13 "/>
</bind>
</comp>

<comp id="246" class="1005" name="pos1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="17" slack="1"/>
<pin id="248" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="pos1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="pos1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="17" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="17" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos1/14 "/>
</bind>
</comp>

<comp id="257" class="1005" name="flag_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flag_2 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="flag_2_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_2/15 "/>
</bind>
</comp>

<comp id="269" class="1005" name="counter_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="17" slack="1"/>
<pin id="271" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="counter (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="counter_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter/15 "/>
</bind>
</comp>

<comp id="280" class="1005" name="position_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="position (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="position_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="position/15 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tempsum_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempsum_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="tempsum_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempsum_1/16 "/>
</bind>
</comp>

<comp id="304" class="1005" name="column_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="column (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="column_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column/16 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tempsum_2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempsum_2 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="tempsum_2_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempsum_2/17 "/>
</bind>
</comp>

<comp id="327" class="1005" name="row_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="row_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/17 "/>
</bind>
</comp>

<comp id="338" class="1005" name="phi_mul_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="1"/>
<pin id="340" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="phi_mul_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/17 "/>
</bind>
</comp>

<comp id="349" class="1005" name="phi_mul7_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="phi_mul7_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/17 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read gmem_addr_2_read "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="30" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_3_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="30" slack="0"/>
<pin id="377" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="30" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_6_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="0"/>
<pin id="391" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="image1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="30" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="3" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="image1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="30" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="StgValue_54_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="image_count_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_count_load/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="image2_sum_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="30" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image2_sum/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="image_count_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_count_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="StgValue_66_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="pos_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="gmem_addr_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exitcond3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="pos_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_6/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="pos_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_5/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="flag_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flag_3/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="pos1_cast6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="17" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pos1_cast6/14 "/>
</bind>
</comp>

<comp id="499" class="1004" name="exitcond2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="17" slack="0"/>
<pin id="501" dir="0" index="1" bw="17" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/14 "/>
</bind>
</comp>

<comp id="505" class="1004" name="pos_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="17" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_4/14 "/>
</bind>
</comp>

<comp id="511" class="1004" name="counter_cast_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="17" slack="0"/>
<pin id="513" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="counter_cast_cast/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="521" class="1004" name="counter_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="17" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_1/15 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="24" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="24" slack="0"/>
<pin id="539" dir="0" index="1" bw="24" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/15 "/>
</bind>
</comp>

<comp id="543" class="1004" name="position_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="position_1/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_position_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_position/15 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="561" class="1004" name="column_cast5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="column_cast5/16 "/>
</bind>
</comp>

<comp id="565" class="1004" name="column_cast4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="column_cast4/16 "/>
</bind>
</comp>

<comp id="569" class="1004" name="exitcond1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/16 "/>
</bind>
</comp>

<comp id="575" class="1004" name="column_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_1/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="output6_sum_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="30" slack="4"/>
<pin id="583" dir="0" index="1" bw="17" slack="1"/>
<pin id="584" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output6_sum/16 "/>
</bind>
</comp>

<comp id="585" class="1004" name="flag_2_op_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flag_2_op/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="flag_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flag_4/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="position_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="position_2/16 "/>
</bind>
</comp>

<comp id="603" class="1004" name="exitcond_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/17 "/>
</bind>
</comp>

<comp id="609" class="1004" name="row_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="next_mul_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_2_cast7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast7/17 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="0" index="1" bw="18" slack="2"/>
<pin id="628" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/17 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="0" index="1" bw="18" slack="0"/>
<pin id="633" dir="1" index="2" bw="18" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="635" class="1004" name="next_mul8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/17 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sum3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/17 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sum3_cast_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast_cast/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="kernel4_sum_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="0" index="1" bw="30" slack="5"/>
<pin id="653" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel4_sum/17 "/>
</bind>
</comp>

<comp id="655" class="1004" name="kernel4_sum_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="31" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel4_sum_cast/18 "/>
</bind>
</comp>

<comp id="658" class="1004" name="gmem_addr_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/18 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_4_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="7"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/24 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/26 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tempsum_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="11"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempsum/28 "/>
</bind>
</comp>

<comp id="679" class="1004" name="output6_sum_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output6_sum_cast/29 "/>
</bind>
</comp>

<comp id="682" class="1004" name="gmem_addr_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/29 "/>
</bind>
</comp>

<comp id="689" class="1005" name="image_count_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="image_count "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_3_cast_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="4"/>
<pin id="698" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_6_cast_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="31" slack="5"/>
<pin id="703" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_s_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="717" class="1005" name="image2_sum_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image2_sum "/>
</bind>
</comp>

<comp id="722" class="1005" name="pos_3_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_3 "/>
</bind>
</comp>

<comp id="727" class="1005" name="gmem_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="pos_6_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pos_6 "/>
</bind>
</comp>

<comp id="741" class="1005" name="pos_5_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="9"/>
<pin id="743" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pos_5 "/>
</bind>
</comp>

<comp id="746" class="1005" name="flag_3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flag_3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_9_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="759" class="1005" name="pos_4_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="17" slack="0"/>
<pin id="761" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="pos_4 "/>
</bind>
</comp>

<comp id="764" class="1005" name="counter_cast_cast_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="1"/>
<pin id="766" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="counter_cast_cast "/>
</bind>
</comp>

<comp id="772" class="1005" name="counter_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="17" slack="0"/>
<pin id="774" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="p_position_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_position "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_6_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="2"/>
<pin id="789" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="792" class="1005" name="column_cast5_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="1"/>
<pin id="794" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="column_cast5 "/>
</bind>
</comp>

<comp id="797" class="1005" name="column_cast4_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="18" slack="1"/>
<pin id="799" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="column_cast4 "/>
</bind>
</comp>

<comp id="805" class="1005" name="column_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="0"/>
<pin id="807" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="column_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="output6_sum_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="31" slack="1"/>
<pin id="812" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="output6_sum "/>
</bind>
</comp>

<comp id="815" class="1005" name="flag_4_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flag_4 "/>
</bind>
</comp>

<comp id="820" class="1005" name="position_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="position_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="row_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="next_mul_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_4_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="18" slack="7"/>
<pin id="840" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="843" class="1005" name="next_mul8_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="7" slack="0"/>
<pin id="845" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="848" class="1005" name="kernel4_sum_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="31" slack="1"/>
<pin id="850" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="kernel4_sum "/>
</bind>
</comp>

<comp id="853" class="1005" name="gmem_addr_2_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="p_addr_3_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="1"/>
<pin id="861" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_3 "/>
</bind>
</comp>

<comp id="864" class="1005" name="empty_9_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_8_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tempsum_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempsum "/>
</bind>
</comp>

<comp id="879" class="1005" name="gmem_addr_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="104" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="106" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="108" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="154"><net_src comp="110" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="222"><net_src comp="200" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="188" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="245"><net_src comp="200" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="302"><net_src comp="291" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="307"><net_src comp="88" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="325"><net_src comp="291" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="98" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="145" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="120" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="126" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="379" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="12" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="132" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="16" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="393" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="205" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="192" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="205" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="459" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="469"><net_src comp="216" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="216" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="200" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="228" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="8" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="239" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="8" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="250" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="503"><net_src comp="250" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="78" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="250" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="273" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="284" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="86" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="273" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="261" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="541"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="284" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="537" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="284" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="308" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="308" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="308" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="90" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="308" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="589"><net_src comp="257" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="8" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="8" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="585" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="8" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="331" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="90" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="331" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="94" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="342" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="100" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="342" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="353" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="102" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="353" pin="4"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="662"><net_src comp="0" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="673"><net_src comp="360" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="315" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="686"><net_src comp="0" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="682" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="692"><net_src comp="112" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="699"><net_src comp="375" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="704"><net_src comp="389" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="709"><net_src comp="403" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="720"><net_src comp="437" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="725"><net_src comp="453" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="730"><net_src comp="459" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="739"><net_src comp="470" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="744"><net_src comp="476" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="749"><net_src comp="482" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="754"><net_src comp="488" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="762"><net_src comp="505" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="767"><net_src comp="511" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="775"><net_src comp="521" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="780"><net_src comp="537" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="785"><net_src comp="549" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="790"><net_src comp="557" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="795"><net_src comp="561" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="800"><net_src comp="565" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="808"><net_src comp="575" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="813"><net_src comp="581" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="818"><net_src comp="591" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="823"><net_src comp="598" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="831"><net_src comp="609" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="836"><net_src comp="615" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="841"><net_src comp="630" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="846"><net_src comp="635" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="851"><net_src comp="650" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="856"><net_src comp="658" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="862"><net_src comp="181" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="867"><net_src comp="161" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="872"><net_src comp="669" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="877"><net_src comp="674" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="882"><net_src comp="682" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {29 30 31 32 33 34 35 }
 - Input state : 
	Port: fpga_convolution : gmem | {3 4 5 6 7 8 9 10 18 19 20 21 22 23 24 25 }
	Port: fpga_convolution : image_r | {1 }
	Port: fpga_convolution : kernel | {1 }
	Port: fpga_convolution : output_r | {1 }
  - Chain level:
	State 1
		tmp_3_cast : 1
		tmp_6_cast : 1
		tmp_s : 1
		StgValue_54 : 1
	State 2
		tmp : 1
		StgValue_59 : 2
		tmp_3 : 1
		icmp : 2
		StgValue_62 : 3
		image2_sum : 1
		image_count_1 : 1
		StgValue_66 : 2
		pos_3 : 1
	State 3
		gmem_load_req : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		StgValue_80 : 1
	State 12
		exitcond3 : 1
		StgValue_85 : 2
		p_addr_2 : 1
		StgValue_87 : 2
		pos_6 : 1
	State 13
		flag_3 : 1
		tmp_9 : 1
	State 14
		pos1_cast6 : 1
		exitcond2 : 1
		StgValue_101 : 2
		p_addr_1 : 2
		StgValue_103 : 3
		pos_4 : 1
	State 15
		counter_cast_cast : 1
		tmp_7 : 1
		counter_1 : 1
		StgValue_113 : 2
		tmp_5 : 1
		icmp1 : 2
		position_1 : 1
		p_position : 3
		tmp_6 : 4
	State 16
		column_cast5 : 1
		column_cast4 : 1
		exitcond1 : 1
		column_1 : 1
		StgValue_128 : 2
		flag_4 : 1
	State 17
		exitcond : 1
		row_1 : 1
		StgValue_141 : 2
		next_mul : 1
		tmp_2_cast7 : 1
		tmp1 : 2
		tmp_4 : 3
		next_mul8 : 1
		sum3 : 1
		sum3_cast_cast : 2
		kernel4_sum : 3
	State 18
		gmem_addr_2 : 1
		gmem_load_1_req : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		p_addr_3 : 1
		empty_9 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
		gmem_addr_1 : 1
		gmem_addr_1_req : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     image2_sum_fu_437    |    0    |   101   |    37   |
|          |   image_count_1_fu_442   |    0    |   101   |    37   |
|          |       pos_3_fu_453       |    0    |   101   |    37   |
|          |       pos_6_fu_470       |    0    |   101   |    37   |
|          |       pos_5_fu_476       |    0    |   101   |    37   |
|          |       flag_3_fu_482      |    0    |   101   |    37   |
|          |       tmp_9_fu_488       |    0    |   101   |    37   |
|          |       pos_4_fu_505       |    0    |    56   |    22   |
|          |     counter_1_fu_521     |    0    |    56   |    22   |
|          |     position_1_fu_543    |    0    |   101   |    37   |
|    add   |      column_1_fu_575     |    0    |    17   |    9    |
|          |    output6_sum_fu_581    |    0    |    95   |    35   |
|          |     flag_2_op_fu_585     |    0    |   101   |    37   |
|          |     position_2_fu_598    |    0    |   101   |    37   |
|          |       row_1_fu_609       |    0    |    17   |    9    |
|          |      next_mul_fu_615     |    0    |    41   |    17   |
|          |        tmp1_fu_625       |    0    |    0    |    18   |
|          |       tmp_4_fu_630       |    0    |    0    |    18   |
|          |     next_mul8_fu_635     |    0    |    26   |    12   |
|          |        sum3_fu_641       |    0    |    26   |    12   |
|          |    kernel4_sum_fu_650    |    0    |    95   |    35   |
|          |      tempsum_fu_674      |    0    |   101   |    37   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_669        |    4    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_412        |    0    |    0    |    16   |
|          |        icmp_fu_428       |    0    |    0    |    13   |
|          |     exitcond3_fu_465     |    0    |    0    |    16   |
|   icmp   |     exitcond2_fu_499     |    0    |    0    |    13   |
|          |       tmp_7_fu_515       |    0    |    0    |    16   |
|          |       icmp1_fu_537       |    0    |    0    |    13   |
|          |     exitcond1_fu_569     |    0    |    0    |    2    |
|          |      exitcond_fu_603     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  select  |     p_position_fu_549    |    0    |    0    |    32   |
|          |       flag_4_fu_591      |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |  output_read_read_fu_120 |    0    |    0    |    0    |
|   read   |  kernel_read_read_fu_126 |    0    |    0    |    0    |
|          |  image_read_read_fu_132  |    0    |    0    |    0    |
|          |      grp_read_fu_145     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_138   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_365       |    0    |    0    |    0    |
|          |       tmp_2_fu_379       |    0    |    0    |    0    |
|partselect|       image1_fu_393      |    0    |    0    |    0    |
|          |       tmp_3_fu_418       |    0    |    0    |    0    |
|          |       tmp_5_fu_527       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     tmp_3_cast_fu_375    |    0    |    0    |    0    |
|          |     tmp_6_cast_fu_389    |    0    |    0    |    0    |
|          |       tmp_s_fu_403       |    0    |    0    |    0    |
|          |     pos1_cast6_fu_494    |    0    |    0    |    0    |
|          | counter_cast_cast_fu_511 |    0    |    0    |    0    |
|   zext   |    column_cast5_fu_561   |    0    |    0    |    0    |
|          |    column_cast4_fu_565   |    0    |    0    |    0    |
|          |    tmp_2_cast7_fu_621    |    0    |    0    |    0    |
|          |   sum3_cast_cast_fu_646  |    0    |    0    |    0    |
|          |  kernel4_sum_cast_fu_655 |    0    |    0    |    0    |
|          |     tmp_4_cast_fu_665    |    0    |    0    |    0    |
|          |  output6_sum_cast_fu_679 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_6_fu_557       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |   1705  |   821   |
|----------|--------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|empty|   256  |    0   |    0   |
+-----+--------+--------+--------+
|Total|   256  |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     column_1_reg_805    |    4   |
|   column_cast4_reg_797  |   18   |
|   column_cast5_reg_792  |    7   |
|      column_reg_304     |    4   |
|    counter_1_reg_772    |   17   |
|counter_cast_cast_reg_764|   31   |
|     counter_reg_269     |   17   |
|     empty_9_reg_864     |   32   |
|      flag_1_reg_224     |   32   |
|      flag_2_reg_257     |   32   |
|      flag_3_reg_746     |   32   |
|      flag_4_reg_815     |   32   |
|       flag_reg_188      |   32   |
|   gmem_addr_1_reg_879   |   32   |
|   gmem_addr_2_reg_853   |   32   |
|    gmem_addr_reg_727    |   32   |
|      icmp1_reg_777      |    1   |
|    image2_sum_reg_717   |   32   |
|   image_count_reg_689   |   32   |
|   kernel4_sum_reg_848   |   31   |
|    next_mul8_reg_843    |    7   |
|     next_mul_reg_833    |   12   |
|   output6_sum_reg_810   |   31   |
|     p_addr_3_reg_859    |   17   |
|    p_position_reg_782   |   32   |
|     phi_mul7_reg_349    |    7   |
|     phi_mul_reg_338     |   12   |
|       pos1_reg_246      |   17   |
|      pos_1_reg_213      |   32   |
|      pos_2_reg_236      |   32   |
|      pos_3_reg_722      |   32   |
|      pos_4_reg_759      |   17   |
|      pos_5_reg_741      |   32   |
|      pos_6_reg_736      |   32   |
|       pos_reg_200       |   32   |
|    position_2_reg_820   |   32   |
|     position_reg_280    |   32   |
|         reg_360         |   32   |
|      row_1_reg_828      |    4   |
|       row_reg_327       |    4   |
|    tempsum_1_reg_291    |   32   |
|    tempsum_2_reg_315    |   32   |
|     tempsum_reg_874     |   32   |
|    tmp_3_cast_reg_696   |   31   |
|      tmp_4_reg_838      |   18   |
|    tmp_6_cast_reg_701   |   31   |
|      tmp_6_reg_787      |   18   |
|      tmp_8_reg_869      |   32   |
|      tmp_9_reg_751      |   32   |
|      tmp_s_reg_706      |   32   |
+-------------------------+--------+
|          Total          |  1220  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_138 |  p0  |   4  |   1  |    4   ||    9    |
| grp_writeresp_fu_138 |  p1  |   6  |  32  |   192  ||    33   |
| grp_writeresp_fu_138 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_read_fu_145   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_161  |  p0  |   5  |  17  |   85   ||    27   |
|   grp_access_fu_161  |  p1  |   2  |  32  |   64   ||    9    |
|     flag_reg_188     |  p0  |   2  |  32  |   64   ||    9    |
|      pos_reg_200     |  p0  |   2  |  32  |   64   ||    9    |
|    flag_2_reg_257    |  p0  |   2  |  32  |   64   ||    9    |
|   tempsum_1_reg_291  |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   729  ||  17.545 ||   132   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |  1705  |   821  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   132  |
|  Register |    -   |    -   |    -   |  1220  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   256  |    4   |   17   |  2925  |   953  |
+-----------+--------+--------+--------+--------+--------+
