0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/count_down_counter.v,1583424638,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/count_down_counter_tb.v,,count_down_counter,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/count_down_counter_tb.v,1584573195,verilog,,,,count_down_counter_tb,,,,,,,,
