$date
  Wed Nov 29 15:21:50 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux3 $end
$var reg 32 ! d0[31:0] $end
$var reg 32 " d1[31:0] $end
$var reg 32 # d2[31:0] $end
$var reg 2 $ s[1:0] $end
$var reg 32 % y[31:0] $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
b00 $
b00000000000000000000000000000000 %
