// Seed: 2559949422
module module_0;
  tri id_2 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    output logic id_4,
    output uwire id_5,
    input  wor   id_6
);
  reg id_8;
  module_0();
  always @(posedge id_6 or posedge id_3) id_8 <= #1 id_8;
  assign id_4 = 1;
  supply0 id_9 = id_9 == 1'b0;
  always_comb @(posedge 1'b0) begin
    id_4 <= 1 & id_9;
  end
  wire id_10;
  assign id_5 = 1;
endmodule
