# smallcore
A small RISC-V core in Python and Verilog

## TODO
- Write a core in Python
- Port over to Verilog
