<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_k_and_s_behav.wdb" id="1">
         <top_modules>
            <top_module name="k_and_s_pkg" />
            <top_module name="tb_k_and_s" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="493707000fs"></ZoomStartTime>
      <ZoomEndTime time="627707001fs"></ZoomEndTime>
      <Cursor1Time time="535907000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="130"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="39" />
   <wvobject fp_name="/tb_k_and_s/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/halt" type="logic">
      <obj_property name="ElementShortName">halt</obj_property>
      <obj_property name="ObjectShortName">halt</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider29">
      <obj_property name="label">RAM Signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_write_enable" type="logic">
      <obj_property name="ElementShortName">ram_write_enable</obj_property>
      <obj_property name="ObjectShortName">ram_write_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/data_to_ram" type="array">
      <obj_property name="ElementShortName">data_to_ram[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_ram[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/data_from_ram" type="array">
      <obj_property name="ElementShortName">data_from_ram[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_ram[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_operation" type="array">
      <obj_property name="ElementShortName">ram_operation[1:11]</obj_property>
      <obj_property name="ObjectShortName">ram_operation[1:11]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_done" type="logic">
      <obj_property name="ElementShortName">ram_done</obj_property>
      <obj_property name="ObjectShortName">ram_done</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_loading" type="logic">
      <obj_property name="ElementShortName">ram_loading</obj_property>
      <obj_property name="ObjectShortName">ram_loading</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/ram_dumping" type="logic">
      <obj_property name="ElementShortName">ram_dumping</obj_property>
      <obj_property name="ObjectShortName">ram_dumping</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider30">
      <obj_property name="label">K and S Internal Signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/addr_sel_s" type="logic">
      <obj_property name="ElementShortName">addr_sel_s</obj_property>
      <obj_property name="ObjectShortName">addr_sel_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/addr" type="array">
      <obj_property name="ElementShortName">addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/write_enable" type="logic">
      <obj_property name="ElementShortName">write_enable</obj_property>
      <obj_property name="ObjectShortName">write_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/data_in" type="array">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/branch_s" type="logic">
      <obj_property name="ElementShortName">branch_s</obj_property>
      <obj_property name="ObjectShortName">branch_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/pc_enable_s" type="logic">
      <obj_property name="ElementShortName">pc_enable_s</obj_property>
      <obj_property name="ObjectShortName">pc_enable_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/ir_enable_s" type="logic">
      <obj_property name="ElementShortName">ir_enable_s</obj_property>
      <obj_property name="ObjectShortName">ir_enable_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/c_sel_s" type="logic">
      <obj_property name="ElementShortName">c_sel_s</obj_property>
      <obj_property name="ObjectShortName">c_sel_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/write_reg_enable_s" type="logic">
      <obj_property name="ElementShortName">write_reg_enable_s</obj_property>
      <obj_property name="ObjectShortName">write_reg_enable_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/flags_reg_enable_s" type="logic">
      <obj_property name="ElementShortName">flags_reg_enable_s</obj_property>
      <obj_property name="ObjectShortName">flags_reg_enable_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/decoded_instruction_s" type="other">
      <obj_property name="ElementShortName">decoded_instruction_s</obj_property>
      <obj_property name="ObjectShortName">decoded_instruction_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/operation_s" type="array">
      <obj_property name="ElementShortName">operation_s[1:0]</obj_property>
      <obj_property name="ObjectShortName">operation_s[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/zero_op_s" type="logic">
      <obj_property name="ElementShortName">zero_op_s</obj_property>
      <obj_property name="ObjectShortName">zero_op_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/neg_op_s" type="logic">
      <obj_property name="ElementShortName">neg_op_s</obj_property>
      <obj_property name="ObjectShortName">neg_op_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/unsigned_overflow_s" type="logic">
      <obj_property name="ElementShortName">unsigned_overflow_s</obj_property>
      <obj_property name="ObjectShortName">unsigned_overflow_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/signed_overflow_s" type="logic">
      <obj_property name="ElementShortName">signed_overflow_s</obj_property>
      <obj_property name="ObjectShortName">signed_overflow_s</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/control_unit_i/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/register_2" type="array">
      <obj_property name="ElementShortName">register_2[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/register_1" type="array">
      <obj_property name="ElementShortName">register_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/register_0" type="array">
      <obj_property name="ElementShortName">register_0[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_0[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/register_3" type="array">
      <obj_property name="ElementShortName">register_3[15:0]</obj_property>
      <obj_property name="ObjectShortName">register_3[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/bus_c" type="array">
      <obj_property name="ElementShortName">bus_c[15:0]</obj_property>
      <obj_property name="ObjectShortName">bus_c[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/a_addr" type="array">
      <obj_property name="ElementShortName">a_addr[1:0]</obj_property>
      <obj_property name="ObjectShortName">a_addr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/b_addr" type="array">
      <obj_property name="ElementShortName">b_addr[1:0]</obj_property>
      <obj_property name="ObjectShortName">b_addr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_k_and_s/uut/datapath_i/c_addr" type="array">
      <obj_property name="ElementShortName">c_addr[1:0]</obj_property>
      <obj_property name="ObjectShortName">c_addr[1:0]</obj_property>
   </wvobject>
</wave_config>
