// Seed: 637354808
module module_0 (
    input tri1 id_0,
    output id_1
);
  logic id_2;
  type_8(
      id_3, 1'd0, id_1, id_3
  );
  assign id_2 = id_0[1];
  logic id_4;
  logic id_5;
endmodule
