|gameplay
CLOCK_50 => CLOCK_50.IN3
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => resetn.IN2
LEDR[0] <= datapath_scene[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= datapath_scene[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= datapath_scene[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= datapath_scene[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= datapath_scene[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= datapath_scene[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B


|gameplay|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|gameplay|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_ogm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ogm1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ogm1:auto_generated.address_a[0]
address_a[1] => altsyncram_ogm1:auto_generated.address_a[1]
address_a[2] => altsyncram_ogm1:auto_generated.address_a[2]
address_a[3] => altsyncram_ogm1:auto_generated.address_a[3]
address_a[4] => altsyncram_ogm1:auto_generated.address_a[4]
address_a[5] => altsyncram_ogm1:auto_generated.address_a[5]
address_a[6] => altsyncram_ogm1:auto_generated.address_a[6]
address_a[7] => altsyncram_ogm1:auto_generated.address_a[7]
address_a[8] => altsyncram_ogm1:auto_generated.address_a[8]
address_a[9] => altsyncram_ogm1:auto_generated.address_a[9]
address_a[10] => altsyncram_ogm1:auto_generated.address_a[10]
address_a[11] => altsyncram_ogm1:auto_generated.address_a[11]
address_a[12] => altsyncram_ogm1:auto_generated.address_a[12]
address_a[13] => altsyncram_ogm1:auto_generated.address_a[13]
address_a[14] => altsyncram_ogm1:auto_generated.address_a[14]
address_b[0] => altsyncram_ogm1:auto_generated.address_b[0]
address_b[1] => altsyncram_ogm1:auto_generated.address_b[1]
address_b[2] => altsyncram_ogm1:auto_generated.address_b[2]
address_b[3] => altsyncram_ogm1:auto_generated.address_b[3]
address_b[4] => altsyncram_ogm1:auto_generated.address_b[4]
address_b[5] => altsyncram_ogm1:auto_generated.address_b[5]
address_b[6] => altsyncram_ogm1:auto_generated.address_b[6]
address_b[7] => altsyncram_ogm1:auto_generated.address_b[7]
address_b[8] => altsyncram_ogm1:auto_generated.address_b[8]
address_b[9] => altsyncram_ogm1:auto_generated.address_b[9]
address_b[10] => altsyncram_ogm1:auto_generated.address_b[10]
address_b[11] => altsyncram_ogm1:auto_generated.address_b[11]
address_b[12] => altsyncram_ogm1:auto_generated.address_b[12]
address_b[13] => altsyncram_ogm1:auto_generated.address_b[13]
address_b[14] => altsyncram_ogm1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ogm1:auto_generated.clock0
clock1 => altsyncram_ogm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_ogm1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_b[0] <= mux_gfb:mux3.result[0]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_7la:decode2
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ogm1:auto_generated|mux_gfb:mux3
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|gameplay|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|gameplay|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|gameplay|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_R[9].DATAIN
pixel_colour[0] => VGA_R[8].DATAIN
pixel_colour[0] => VGA_R[7].DATAIN
pixel_colour[0] => VGA_R[6].DATAIN
pixel_colour[0] => VGA_R[5].DATAIN
pixel_colour[0] => VGA_R[4].DATAIN
pixel_colour[0] => VGA_R[3].DATAIN
pixel_colour[0] => VGA_R[2].DATAIN
pixel_colour[0] => VGA_R[1].DATAIN
pixel_colour[0] => VGA_R[0].DATAIN
pixel_colour[0] => VGA_G[9].DATAIN
pixel_colour[0] => VGA_G[8].DATAIN
pixel_colour[0] => VGA_G[7].DATAIN
pixel_colour[0] => VGA_G[6].DATAIN
pixel_colour[0] => VGA_G[5].DATAIN
pixel_colour[0] => VGA_G[4].DATAIN
pixel_colour[0] => VGA_G[3].DATAIN
pixel_colour[0] => VGA_G[2].DATAIN
pixel_colour[0] => VGA_G[1].DATAIN
pixel_colour[0] => VGA_G[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|gameplay|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|gameplay|gameplay_FSM:game0
clk => oneSecond:timer0.clock
clk => animCounter:aTimer.clock
clk => randomCounter:rCount.clock
clk => randomTimer:rTimer.clock
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
p1 => next_state.IN0
p1 => next_state.OUTPUTSELECT
p1 => next_state.OUTPUTSELECT
p1 => next_state.OUTPUTSELECT
p1 => next_state.OUTPUTSELECT
p1 => next_state.OUTPUTSELECT
p1 => next_state.OUTPUTSELECT
p1 => Selector5.IN3
p1 => Selector5.IN4
p1 => Selector5.IN5
p1 => Selector5.IN6
p1 => Selector5.IN7
p1 => next_state.DATAA
p1 => next_state.DATAA
p1 => next_state.IN0
p2 => next_state.IN1
p2 => next_state.OUTPUTSELECT
p2 => next_state.OUTPUTSELECT
p2 => next_state.OUTPUTSELECT
p2 => next_state.OUTPUTSELECT
p2 => next_state.OUTPUTSELECT
p2 => next_state.OUTPUTSELECT
p2 => next_state.DATAA
p2 => Selector22.IN3
p2 => next_state.DATAA
p2 => next_state.IN1
writeEn <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE


|gameplay|gameplay_FSM:game0|oneSecond:timer0
enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
clock => q[6].CLK
clock => q[7].CLK
clock => q[8].CLK
clock => q[9].CLK
clock => q[10].CLK
clock => q[11].CLK
clock => q[12].CLK
clock => q[13].CLK
clock => q[14].CLK
clock => q[15].CLK
clock => q[16].CLK
clock => q[17].CLK
clock => q[18].CLK
clock => q[19].CLK
clock => q[20].CLK
clock => q[21].CLK
clock => q[22].CLK
clock => q[23].CLK
clock => q[24].CLK
clock => q[25].CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT


|gameplay|gameplay_FSM:game0|animCounter:aTimer
enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
clock => q[6].CLK
clock => q[7].CLK
clock => q[8].CLK
clock => q[9].CLK
clock => q[10].CLK
clock => q[11].CLK
clock => q[12].CLK
clock => q[13].CLK
clock => q[14].CLK
clock => q[15].CLK
clock => q[16].CLK
clock => q[17].CLK
clock => q[18].CLK
clock => q[19].CLK
clock => q[20].CLK
clock => q[21].CLK
clock => q[22].CLK
clock => q[23].CLK
clock => q[24].CLK
clock => q[25].CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT


|gameplay|gameplay_FSM:game0|randomCounter:rCount
randVal[0] <= randVal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[1] <= randVal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[2] <= randVal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[3] <= randVal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[4] <= randVal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[5] <= randVal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[6] <= randVal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[7] <= randVal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[8] <= randVal[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[9] <= randVal[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[10] <= randVal[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[11] <= randVal[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[12] <= randVal[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[13] <= randVal[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[14] <= randVal[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[15] <= randVal[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[16] <= randVal[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[17] <= randVal[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[18] <= randVal[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[19] <= randVal[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[20] <= randVal[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[21] <= randVal[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[22] <= randVal[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[23] <= randVal[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[24] <= randVal[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[25] <= randVal[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[26] <= randVal[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randVal[27] <= randVal[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => randVal[0]~reg0.CLK
clock => randVal[1]~reg0.CLK
clock => randVal[2]~reg0.CLK
clock => randVal[3]~reg0.CLK
clock => randVal[4]~reg0.CLK
clock => randVal[5]~reg0.CLK
clock => randVal[6]~reg0.CLK
clock => randVal[7]~reg0.CLK
clock => randVal[8]~reg0.CLK
clock => randVal[9]~reg0.CLK
clock => randVal[10]~reg0.CLK
clock => randVal[11]~reg0.CLK
clock => randVal[12]~reg0.CLK
clock => randVal[13]~reg0.CLK
clock => randVal[14]~reg0.CLK
clock => randVal[15]~reg0.CLK
clock => randVal[16]~reg0.CLK
clock => randVal[17]~reg0.CLK
clock => randVal[18]~reg0.CLK
clock => randVal[19]~reg0.CLK
clock => randVal[20]~reg0.CLK
clock => randVal[21]~reg0.CLK
clock => randVal[22]~reg0.CLK
clock => randVal[23]~reg0.CLK
clock => randVal[24]~reg0.CLK
clock => randVal[25]~reg0.CLK
clock => randVal[26]~reg0.CLK
clock => randVal[27]~reg0.CLK
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT
reset => randVal.OUTPUTSELECT


|gameplay|gameplay_FSM:game0|randomTimer:rTimer
enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clock => q[0].CLK
clock => q[1].CLK
clock => q[2].CLK
clock => q[3].CLK
clock => q[4].CLK
clock => q[5].CLK
clock => q[6].CLK
clock => q[7].CLK
clock => q[8].CLK
clock => q[9].CLK
clock => q[10].CLK
clock => q[11].CLK
clock => q[12].CLK
clock => q[13].CLK
clock => q[14].CLK
clock => q[15].CLK
clock => q[16].CLK
clock => q[17].CLK
clock => q[18].CLK
clock => q[19].CLK
clock => q[20].CLK
clock => q[21].CLK
clock => q[22].CLK
clock => q[23].CLK
clock => q[24].CLK
clock => q[25].CLK
clock => q[26].CLK
clock => q[27].CLK
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
randVal[0] => Equal0.IN27
randVal[1] => Equal0.IN26
randVal[2] => Equal0.IN25
randVal[3] => Equal0.IN24
randVal[4] => Equal0.IN23
randVal[5] => Equal0.IN22
randVal[6] => Equal0.IN21
randVal[7] => Equal0.IN20
randVal[8] => Equal0.IN19
randVal[9] => Equal0.IN18
randVal[10] => Equal0.IN17
randVal[11] => Equal0.IN16
randVal[12] => Equal0.IN15
randVal[13] => Equal0.IN14
randVal[14] => Equal0.IN13
randVal[15] => Equal0.IN12
randVal[16] => Equal0.IN11
randVal[17] => Equal0.IN10
randVal[18] => Equal0.IN9
randVal[19] => Equal0.IN8
randVal[20] => Equal0.IN7
randVal[21] => Equal0.IN6
randVal[22] => Equal0.IN5
randVal[23] => Equal0.IN4
randVal[24] => Equal0.IN3
randVal[25] => Equal0.IN2
randVal[26] => Equal0.IN1
randVal[27] => Equal0.IN0


|gameplay|datapath:d0
clk => clk.IN37
resetn => always0.IN1
scene[0] => Equal0.IN5
scene[0] => Equal1.IN5
scene[0] => Equal2.IN5
scene[0] => Equal3.IN2
scene[0] => Equal4.IN5
scene[0] => Equal5.IN1
scene[0] => Equal6.IN5
scene[0] => Equal7.IN2
scene[0] => Equal8.IN5
scene[0] => Equal9.IN2
scene[0] => Equal10.IN5
scene[0] => Equal11.IN3
scene[0] => Equal12.IN5
scene[0] => Equal13.IN1
scene[0] => Equal14.IN5
scene[0] => Equal15.IN2
scene[0] => Equal16.IN5
scene[0] => Equal17.IN2
scene[0] => Equal18.IN5
scene[0] => Equal19.IN3
scene[0] => Equal20.IN5
scene[0] => Equal21.IN2
scene[0] => Equal22.IN5
scene[0] => Equal23.IN3
scene[0] => Equal24.IN5
scene[0] => Equal25.IN3
scene[0] => Equal26.IN5
scene[0] => Equal27.IN4
scene[0] => Equal28.IN5
scene[0] => Equal29.IN1
scene[0] => Equal30.IN5
scene[0] => Equal31.IN2
scene[0] => Equal32.IN5
scene[0] => Equal33.IN2
scene[0] => Equal34.IN5
scene[0] => Equal35.IN3
scene[1] => Equal0.IN4
scene[1] => Equal1.IN0
scene[1] => Equal2.IN4
scene[1] => Equal3.IN1
scene[1] => Equal4.IN4
scene[1] => Equal5.IN5
scene[1] => Equal6.IN1
scene[1] => Equal7.IN1
scene[1] => Equal8.IN4
scene[1] => Equal9.IN5
scene[1] => Equal10.IN2
scene[1] => Equal11.IN2
scene[1] => Equal12.IN4
scene[1] => Equal13.IN5
scene[1] => Equal14.IN1
scene[1] => Equal15.IN1
scene[1] => Equal16.IN4
scene[1] => Equal17.IN5
scene[1] => Equal18.IN2
scene[1] => Equal19.IN2
scene[1] => Equal20.IN4
scene[1] => Equal21.IN5
scene[1] => Equal22.IN2
scene[1] => Equal23.IN2
scene[1] => Equal24.IN4
scene[1] => Equal25.IN5
scene[1] => Equal26.IN3
scene[1] => Equal27.IN3
scene[1] => Equal28.IN4
scene[1] => Equal29.IN5
scene[1] => Equal30.IN1
scene[1] => Equal31.IN1
scene[1] => Equal32.IN4
scene[1] => Equal33.IN5
scene[1] => Equal34.IN2
scene[1] => Equal35.IN2
scene[2] => Equal0.IN3
scene[2] => Equal1.IN4
scene[2] => Equal2.IN0
scene[2] => Equal3.IN0
scene[2] => Equal4.IN3
scene[2] => Equal5.IN4
scene[2] => Equal6.IN4
scene[2] => Equal7.IN5
scene[2] => Equal8.IN1
scene[2] => Equal9.IN1
scene[2] => Equal10.IN1
scene[2] => Equal11.IN1
scene[2] => Equal12.IN3
scene[2] => Equal13.IN4
scene[2] => Equal14.IN4
scene[2] => Equal15.IN5
scene[2] => Equal16.IN1
scene[2] => Equal17.IN1
scene[2] => Equal18.IN1
scene[2] => Equal19.IN1
scene[2] => Equal20.IN3
scene[2] => Equal21.IN4
scene[2] => Equal22.IN4
scene[2] => Equal23.IN5
scene[2] => Equal24.IN2
scene[2] => Equal25.IN2
scene[2] => Equal26.IN2
scene[2] => Equal27.IN2
scene[2] => Equal28.IN3
scene[2] => Equal29.IN4
scene[2] => Equal30.IN4
scene[2] => Equal31.IN5
scene[2] => Equal32.IN1
scene[2] => Equal33.IN1
scene[2] => Equal34.IN1
scene[2] => Equal35.IN1
scene[3] => Equal0.IN2
scene[3] => Equal1.IN3
scene[3] => Equal2.IN3
scene[3] => Equal3.IN5
scene[3] => Equal4.IN0
scene[3] => Equal5.IN0
scene[3] => Equal6.IN0
scene[3] => Equal7.IN0
scene[3] => Equal8.IN0
scene[3] => Equal9.IN0
scene[3] => Equal10.IN0
scene[3] => Equal11.IN0
scene[3] => Equal12.IN2
scene[3] => Equal13.IN3
scene[3] => Equal14.IN3
scene[3] => Equal15.IN4
scene[3] => Equal16.IN3
scene[3] => Equal17.IN4
scene[3] => Equal18.IN4
scene[3] => Equal19.IN5
scene[3] => Equal20.IN1
scene[3] => Equal21.IN1
scene[3] => Equal22.IN1
scene[3] => Equal23.IN1
scene[3] => Equal24.IN1
scene[3] => Equal25.IN1
scene[3] => Equal26.IN1
scene[3] => Equal27.IN1
scene[3] => Equal28.IN2
scene[3] => Equal29.IN3
scene[3] => Equal30.IN3
scene[3] => Equal31.IN4
scene[3] => Equal32.IN3
scene[3] => Equal33.IN4
scene[3] => Equal34.IN4
scene[3] => Equal35.IN5
scene[4] => Equal0.IN1
scene[4] => Equal1.IN2
scene[4] => Equal2.IN2
scene[4] => Equal3.IN4
scene[4] => Equal4.IN2
scene[4] => Equal5.IN3
scene[4] => Equal6.IN3
scene[4] => Equal7.IN4
scene[4] => Equal8.IN3
scene[4] => Equal9.IN4
scene[4] => Equal10.IN4
scene[4] => Equal11.IN5
scene[4] => Equal12.IN0
scene[4] => Equal13.IN0
scene[4] => Equal14.IN0
scene[4] => Equal15.IN0
scene[4] => Equal16.IN0
scene[4] => Equal17.IN0
scene[4] => Equal18.IN0
scene[4] => Equal19.IN0
scene[4] => Equal20.IN0
scene[4] => Equal21.IN0
scene[4] => Equal22.IN0
scene[4] => Equal23.IN0
scene[4] => Equal24.IN0
scene[4] => Equal25.IN0
scene[4] => Equal26.IN0
scene[4] => Equal27.IN0
scene[4] => Equal28.IN1
scene[4] => Equal29.IN2
scene[4] => Equal30.IN2
scene[4] => Equal31.IN3
scene[4] => Equal32.IN2
scene[4] => Equal33.IN3
scene[4] => Equal34.IN3
scene[4] => Equal35.IN4
scene[5] => Equal0.IN0
scene[5] => Equal1.IN1
scene[5] => Equal2.IN1
scene[5] => Equal3.IN3
scene[5] => Equal4.IN1
scene[5] => Equal5.IN2
scene[5] => Equal6.IN2
scene[5] => Equal7.IN3
scene[5] => Equal8.IN2
scene[5] => Equal9.IN3
scene[5] => Equal10.IN3
scene[5] => Equal11.IN4
scene[5] => Equal12.IN1
scene[5] => Equal13.IN2
scene[5] => Equal14.IN2
scene[5] => Equal15.IN3
scene[5] => Equal16.IN2
scene[5] => Equal17.IN3
scene[5] => Equal18.IN3
scene[5] => Equal19.IN4
scene[5] => Equal20.IN2
scene[5] => Equal21.IN3
scene[5] => Equal22.IN3
scene[5] => Equal23.IN4
scene[5] => Equal24.IN3
scene[5] => Equal25.IN4
scene[5] => Equal26.IN4
scene[5] => Equal27.IN5
scene[5] => Equal28.IN0
scene[5] => Equal29.IN0
scene[5] => Equal30.IN0
scene[5] => Equal31.IN0
scene[5] => Equal32.IN0
scene[5] => Equal33.IN0
scene[5] => Equal34.IN0
scene[5] => Equal35.IN0
run => run.IN1
x_out[0] <= memoryCounter:count0.port1
x_out[1] <= memoryCounter:count0.port1
x_out[2] <= memoryCounter:count0.port1
x_out[3] <= memoryCounter:count0.port1
x_out[4] <= memoryCounter:count0.port1
x_out[5] <= memoryCounter:count0.port1
x_out[6] <= memoryCounter:count0.port1
x_out[7] <= memoryCounter:count0.port1
y_out[0] <= memoryCounter:count0.port2
y_out[1] <= memoryCounter:count0.port2
y_out[2] <= memoryCounter:count0.port2
y_out[3] <= memoryCounter:count0.port2
y_out[4] <= memoryCounter:count0.port2
y_out[5] <= memoryCounter:count0.port2
y_out[6] <= memoryCounter:count0.port2
color_out <= color_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|memoryCounter:count0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[0] <= x_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[1] <= x_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[2] <= x_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[3] <= x_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[4] <= x_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[5] <= x_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[6] <= x_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_count[7] <= x_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[0] <= y_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[1] <= y_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[2] <= y_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[3] <= y_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[4] <= y_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[5] <= y_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_count[6] <= y_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => y_count[0]~reg0.CLK
clock => y_count[1]~reg0.CLK
clock => y_count[2]~reg0.CLK
clock => y_count[3]~reg0.CLK
clock => y_count[4]~reg0.CLK
clock => y_count[5]~reg0.CLK
clock => y_count[6]~reg0.CLK
clock => x_count[0]~reg0.CLK
clock => x_count[1]~reg0.CLK
clock => x_count[2]~reg0.CLK
clock => x_count[3]~reg0.CLK
clock => x_count[4]~reg0.CLK
clock => x_count[5]~reg0.CLK
clock => x_count[6]~reg0.CLK
clock => x_count[7]~reg0.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => x_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT
resetn => y_count.OUTPUTSELECT


|gameplay|datapath:d0|ramNEW_GAME:ram0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_uno1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uno1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uno1:auto_generated.address_a[0]
address_a[1] => altsyncram_uno1:auto_generated.address_a[1]
address_a[2] => altsyncram_uno1:auto_generated.address_a[2]
address_a[3] => altsyncram_uno1:auto_generated.address_a[3]
address_a[4] => altsyncram_uno1:auto_generated.address_a[4]
address_a[5] => altsyncram_uno1:auto_generated.address_a[5]
address_a[6] => altsyncram_uno1:auto_generated.address_a[6]
address_a[7] => altsyncram_uno1:auto_generated.address_a[7]
address_a[8] => altsyncram_uno1:auto_generated.address_a[8]
address_a[9] => altsyncram_uno1:auto_generated.address_a[9]
address_a[10] => altsyncram_uno1:auto_generated.address_a[10]
address_a[11] => altsyncram_uno1:auto_generated.address_a[11]
address_a[12] => altsyncram_uno1:auto_generated.address_a[12]
address_a[13] => altsyncram_uno1:auto_generated.address_a[13]
address_a[14] => altsyncram_uno1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uno1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uno1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramNEW_GAME:ram0|altsyncram:altsyncram_component|altsyncram_uno1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramREADY:ram2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_geo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_geo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_geo1:auto_generated.address_a[0]
address_a[1] => altsyncram_geo1:auto_generated.address_a[1]
address_a[2] => altsyncram_geo1:auto_generated.address_a[2]
address_a[3] => altsyncram_geo1:auto_generated.address_a[3]
address_a[4] => altsyncram_geo1:auto_generated.address_a[4]
address_a[5] => altsyncram_geo1:auto_generated.address_a[5]
address_a[6] => altsyncram_geo1:auto_generated.address_a[6]
address_a[7] => altsyncram_geo1:auto_generated.address_a[7]
address_a[8] => altsyncram_geo1:auto_generated.address_a[8]
address_a[9] => altsyncram_geo1:auto_generated.address_a[9]
address_a[10] => altsyncram_geo1:auto_generated.address_a[10]
address_a[11] => altsyncram_geo1:auto_generated.address_a[11]
address_a[12] => altsyncram_geo1:auto_generated.address_a[12]
address_a[13] => altsyncram_geo1:auto_generated.address_a[13]
address_a[14] => altsyncram_geo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_geo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_geo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramREADY:ram2|altsyncram:altsyncram_component|altsyncram_geo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramSTEADY:ram4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component
wren_a => altsyncram_5io1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5io1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5io1:auto_generated.address_a[0]
address_a[1] => altsyncram_5io1:auto_generated.address_a[1]
address_a[2] => altsyncram_5io1:auto_generated.address_a[2]
address_a[3] => altsyncram_5io1:auto_generated.address_a[3]
address_a[4] => altsyncram_5io1:auto_generated.address_a[4]
address_a[5] => altsyncram_5io1:auto_generated.address_a[5]
address_a[6] => altsyncram_5io1:auto_generated.address_a[6]
address_a[7] => altsyncram_5io1:auto_generated.address_a[7]
address_a[8] => altsyncram_5io1:auto_generated.address_a[8]
address_a[9] => altsyncram_5io1:auto_generated.address_a[9]
address_a[10] => altsyncram_5io1:auto_generated.address_a[10]
address_a[11] => altsyncram_5io1:auto_generated.address_a[11]
address_a[12] => altsyncram_5io1:auto_generated.address_a[12]
address_a[13] => altsyncram_5io1:auto_generated.address_a[13]
address_a[14] => altsyncram_5io1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5io1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5io1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramSTEADY:ram4|altsyncram:altsyncram_component|altsyncram_5io1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramSHOOT:ram23
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component
wren_a => altsyncram_8fo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8fo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8fo1:auto_generated.address_a[0]
address_a[1] => altsyncram_8fo1:auto_generated.address_a[1]
address_a[2] => altsyncram_8fo1:auto_generated.address_a[2]
address_a[3] => altsyncram_8fo1:auto_generated.address_a[3]
address_a[4] => altsyncram_8fo1:auto_generated.address_a[4]
address_a[5] => altsyncram_8fo1:auto_generated.address_a[5]
address_a[6] => altsyncram_8fo1:auto_generated.address_a[6]
address_a[7] => altsyncram_8fo1:auto_generated.address_a[7]
address_a[8] => altsyncram_8fo1:auto_generated.address_a[8]
address_a[9] => altsyncram_8fo1:auto_generated.address_a[9]
address_a[10] => altsyncram_8fo1:auto_generated.address_a[10]
address_a[11] => altsyncram_8fo1:auto_generated.address_a[11]
address_a[12] => altsyncram_8fo1:auto_generated.address_a[12]
address_a[13] => altsyncram_8fo1:auto_generated.address_a[13]
address_a[14] => altsyncram_8fo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8fo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8fo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramSHOOT:ram23|altsyncram:altsyncram_component|altsyncram_8fo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY:ram7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component
wren_a => altsyncram_omo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_omo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_omo1:auto_generated.address_a[0]
address_a[1] => altsyncram_omo1:auto_generated.address_a[1]
address_a[2] => altsyncram_omo1:auto_generated.address_a[2]
address_a[3] => altsyncram_omo1:auto_generated.address_a[3]
address_a[4] => altsyncram_omo1:auto_generated.address_a[4]
address_a[5] => altsyncram_omo1:auto_generated.address_a[5]
address_a[6] => altsyncram_omo1:auto_generated.address_a[6]
address_a[7] => altsyncram_omo1:auto_generated.address_a[7]
address_a[8] => altsyncram_omo1:auto_generated.address_a[8]
address_a[9] => altsyncram_omo1:auto_generated.address_a[9]
address_a[10] => altsyncram_omo1:auto_generated.address_a[10]
address_a[11] => altsyncram_omo1:auto_generated.address_a[11]
address_a[12] => altsyncram_omo1:auto_generated.address_a[12]
address_a[13] => altsyncram_omo1:auto_generated.address_a[13]
address_a[14] => altsyncram_omo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_omo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_omo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY:ram7|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_2:ram8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component
wren_a => altsyncram_9ro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9ro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9ro1:auto_generated.address_a[0]
address_a[1] => altsyncram_9ro1:auto_generated.address_a[1]
address_a[2] => altsyncram_9ro1:auto_generated.address_a[2]
address_a[3] => altsyncram_9ro1:auto_generated.address_a[3]
address_a[4] => altsyncram_9ro1:auto_generated.address_a[4]
address_a[5] => altsyncram_9ro1:auto_generated.address_a[5]
address_a[6] => altsyncram_9ro1:auto_generated.address_a[6]
address_a[7] => altsyncram_9ro1:auto_generated.address_a[7]
address_a[8] => altsyncram_9ro1:auto_generated.address_a[8]
address_a[9] => altsyncram_9ro1:auto_generated.address_a[9]
address_a[10] => altsyncram_9ro1:auto_generated.address_a[10]
address_a[11] => altsyncram_9ro1:auto_generated.address_a[11]
address_a[12] => altsyncram_9ro1:auto_generated.address_a[12]
address_a[13] => altsyncram_9ro1:auto_generated.address_a[13]
address_a[14] => altsyncram_9ro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9ro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_2:ram8|altsyncram:altsyncram_component|altsyncram_9ro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_3:ram9
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component
wren_a => altsyncram_aro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aro1:auto_generated.address_a[0]
address_a[1] => altsyncram_aro1:auto_generated.address_a[1]
address_a[2] => altsyncram_aro1:auto_generated.address_a[2]
address_a[3] => altsyncram_aro1:auto_generated.address_a[3]
address_a[4] => altsyncram_aro1:auto_generated.address_a[4]
address_a[5] => altsyncram_aro1:auto_generated.address_a[5]
address_a[6] => altsyncram_aro1:auto_generated.address_a[6]
address_a[7] => altsyncram_aro1:auto_generated.address_a[7]
address_a[8] => altsyncram_aro1:auto_generated.address_a[8]
address_a[9] => altsyncram_aro1:auto_generated.address_a[9]
address_a[10] => altsyncram_aro1:auto_generated.address_a[10]
address_a[11] => altsyncram_aro1:auto_generated.address_a[11]
address_a[12] => altsyncram_aro1:auto_generated.address_a[12]
address_a[13] => altsyncram_aro1:auto_generated.address_a[13]
address_a[14] => altsyncram_aro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_3:ram9|altsyncram:altsyncram_component|altsyncram_aro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_4:ram10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component
wren_a => altsyncram_bro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bro1:auto_generated.address_a[0]
address_a[1] => altsyncram_bro1:auto_generated.address_a[1]
address_a[2] => altsyncram_bro1:auto_generated.address_a[2]
address_a[3] => altsyncram_bro1:auto_generated.address_a[3]
address_a[4] => altsyncram_bro1:auto_generated.address_a[4]
address_a[5] => altsyncram_bro1:auto_generated.address_a[5]
address_a[6] => altsyncram_bro1:auto_generated.address_a[6]
address_a[7] => altsyncram_bro1:auto_generated.address_a[7]
address_a[8] => altsyncram_bro1:auto_generated.address_a[8]
address_a[9] => altsyncram_bro1:auto_generated.address_a[9]
address_a[10] => altsyncram_bro1:auto_generated.address_a[10]
address_a[11] => altsyncram_bro1:auto_generated.address_a[11]
address_a[12] => altsyncram_bro1:auto_generated.address_a[12]
address_a[13] => altsyncram_bro1:auto_generated.address_a[13]
address_a[14] => altsyncram_bro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_4:ram10|altsyncram:altsyncram_component|altsyncram_bro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_5:ram11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component
wren_a => altsyncram_cro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cro1:auto_generated.address_a[0]
address_a[1] => altsyncram_cro1:auto_generated.address_a[1]
address_a[2] => altsyncram_cro1:auto_generated.address_a[2]
address_a[3] => altsyncram_cro1:auto_generated.address_a[3]
address_a[4] => altsyncram_cro1:auto_generated.address_a[4]
address_a[5] => altsyncram_cro1:auto_generated.address_a[5]
address_a[6] => altsyncram_cro1:auto_generated.address_a[6]
address_a[7] => altsyncram_cro1:auto_generated.address_a[7]
address_a[8] => altsyncram_cro1:auto_generated.address_a[8]
address_a[9] => altsyncram_cro1:auto_generated.address_a[9]
address_a[10] => altsyncram_cro1:auto_generated.address_a[10]
address_a[11] => altsyncram_cro1:auto_generated.address_a[11]
address_a[12] => altsyncram_cro1:auto_generated.address_a[12]
address_a[13] => altsyncram_cro1:auto_generated.address_a[13]
address_a[14] => altsyncram_cro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_5:ram11|altsyncram:altsyncram_component|altsyncram_cro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_6:ram12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component
wren_a => altsyncram_dro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dro1:auto_generated.address_a[0]
address_a[1] => altsyncram_dro1:auto_generated.address_a[1]
address_a[2] => altsyncram_dro1:auto_generated.address_a[2]
address_a[3] => altsyncram_dro1:auto_generated.address_a[3]
address_a[4] => altsyncram_dro1:auto_generated.address_a[4]
address_a[5] => altsyncram_dro1:auto_generated.address_a[5]
address_a[6] => altsyncram_dro1:auto_generated.address_a[6]
address_a[7] => altsyncram_dro1:auto_generated.address_a[7]
address_a[8] => altsyncram_dro1:auto_generated.address_a[8]
address_a[9] => altsyncram_dro1:auto_generated.address_a[9]
address_a[10] => altsyncram_dro1:auto_generated.address_a[10]
address_a[11] => altsyncram_dro1:auto_generated.address_a[11]
address_a[12] => altsyncram_dro1:auto_generated.address_a[12]
address_a[13] => altsyncram_dro1:auto_generated.address_a[13]
address_a[14] => altsyncram_dro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_6:ram12|altsyncram:altsyncram_component|altsyncram_dro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_7:ram13
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component
wren_a => altsyncram_ero1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ero1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ero1:auto_generated.address_a[0]
address_a[1] => altsyncram_ero1:auto_generated.address_a[1]
address_a[2] => altsyncram_ero1:auto_generated.address_a[2]
address_a[3] => altsyncram_ero1:auto_generated.address_a[3]
address_a[4] => altsyncram_ero1:auto_generated.address_a[4]
address_a[5] => altsyncram_ero1:auto_generated.address_a[5]
address_a[6] => altsyncram_ero1:auto_generated.address_a[6]
address_a[7] => altsyncram_ero1:auto_generated.address_a[7]
address_a[8] => altsyncram_ero1:auto_generated.address_a[8]
address_a[9] => altsyncram_ero1:auto_generated.address_a[9]
address_a[10] => altsyncram_ero1:auto_generated.address_a[10]
address_a[11] => altsyncram_ero1:auto_generated.address_a[11]
address_a[12] => altsyncram_ero1:auto_generated.address_a[12]
address_a[13] => altsyncram_ero1:auto_generated.address_a[13]
address_a[14] => altsyncram_ero1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ero1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ero1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_7:ram13|altsyncram:altsyncram_component|altsyncram_ero1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_EARLY_8:ram14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component
wren_a => altsyncram_fro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fro1:auto_generated.address_a[0]
address_a[1] => altsyncram_fro1:auto_generated.address_a[1]
address_a[2] => altsyncram_fro1:auto_generated.address_a[2]
address_a[3] => altsyncram_fro1:auto_generated.address_a[3]
address_a[4] => altsyncram_fro1:auto_generated.address_a[4]
address_a[5] => altsyncram_fro1:auto_generated.address_a[5]
address_a[6] => altsyncram_fro1:auto_generated.address_a[6]
address_a[7] => altsyncram_fro1:auto_generated.address_a[7]
address_a[8] => altsyncram_fro1:auto_generated.address_a[8]
address_a[9] => altsyncram_fro1:auto_generated.address_a[9]
address_a[10] => altsyncram_fro1:auto_generated.address_a[10]
address_a[11] => altsyncram_fro1:auto_generated.address_a[11]
address_a[12] => altsyncram_fro1:auto_generated.address_a[12]
address_a[13] => altsyncram_fro1:auto_generated.address_a[13]
address_a[14] => altsyncram_fro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_EARLY_8:ram14|altsyncram:altsyncram_component|altsyncram_fro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY:ram15
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component
wren_a => altsyncram_pmo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pmo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pmo1:auto_generated.address_a[0]
address_a[1] => altsyncram_pmo1:auto_generated.address_a[1]
address_a[2] => altsyncram_pmo1:auto_generated.address_a[2]
address_a[3] => altsyncram_pmo1:auto_generated.address_a[3]
address_a[4] => altsyncram_pmo1:auto_generated.address_a[4]
address_a[5] => altsyncram_pmo1:auto_generated.address_a[5]
address_a[6] => altsyncram_pmo1:auto_generated.address_a[6]
address_a[7] => altsyncram_pmo1:auto_generated.address_a[7]
address_a[8] => altsyncram_pmo1:auto_generated.address_a[8]
address_a[9] => altsyncram_pmo1:auto_generated.address_a[9]
address_a[10] => altsyncram_pmo1:auto_generated.address_a[10]
address_a[11] => altsyncram_pmo1:auto_generated.address_a[11]
address_a[12] => altsyncram_pmo1:auto_generated.address_a[12]
address_a[13] => altsyncram_pmo1:auto_generated.address_a[13]
address_a[14] => altsyncram_pmo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pmo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pmo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY:ram15|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_2:ram16
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component
wren_a => altsyncram_gro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gro1:auto_generated.address_a[0]
address_a[1] => altsyncram_gro1:auto_generated.address_a[1]
address_a[2] => altsyncram_gro1:auto_generated.address_a[2]
address_a[3] => altsyncram_gro1:auto_generated.address_a[3]
address_a[4] => altsyncram_gro1:auto_generated.address_a[4]
address_a[5] => altsyncram_gro1:auto_generated.address_a[5]
address_a[6] => altsyncram_gro1:auto_generated.address_a[6]
address_a[7] => altsyncram_gro1:auto_generated.address_a[7]
address_a[8] => altsyncram_gro1:auto_generated.address_a[8]
address_a[9] => altsyncram_gro1:auto_generated.address_a[9]
address_a[10] => altsyncram_gro1:auto_generated.address_a[10]
address_a[11] => altsyncram_gro1:auto_generated.address_a[11]
address_a[12] => altsyncram_gro1:auto_generated.address_a[12]
address_a[13] => altsyncram_gro1:auto_generated.address_a[13]
address_a[14] => altsyncram_gro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_2:ram16|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_3:ram17
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component
wren_a => altsyncram_hro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hro1:auto_generated.address_a[0]
address_a[1] => altsyncram_hro1:auto_generated.address_a[1]
address_a[2] => altsyncram_hro1:auto_generated.address_a[2]
address_a[3] => altsyncram_hro1:auto_generated.address_a[3]
address_a[4] => altsyncram_hro1:auto_generated.address_a[4]
address_a[5] => altsyncram_hro1:auto_generated.address_a[5]
address_a[6] => altsyncram_hro1:auto_generated.address_a[6]
address_a[7] => altsyncram_hro1:auto_generated.address_a[7]
address_a[8] => altsyncram_hro1:auto_generated.address_a[8]
address_a[9] => altsyncram_hro1:auto_generated.address_a[9]
address_a[10] => altsyncram_hro1:auto_generated.address_a[10]
address_a[11] => altsyncram_hro1:auto_generated.address_a[11]
address_a[12] => altsyncram_hro1:auto_generated.address_a[12]
address_a[13] => altsyncram_hro1:auto_generated.address_a[13]
address_a[14] => altsyncram_hro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_3:ram17|altsyncram:altsyncram_component|altsyncram_hro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_4:ram18
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component
wren_a => altsyncram_iro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_iro1:auto_generated.address_a[0]
address_a[1] => altsyncram_iro1:auto_generated.address_a[1]
address_a[2] => altsyncram_iro1:auto_generated.address_a[2]
address_a[3] => altsyncram_iro1:auto_generated.address_a[3]
address_a[4] => altsyncram_iro1:auto_generated.address_a[4]
address_a[5] => altsyncram_iro1:auto_generated.address_a[5]
address_a[6] => altsyncram_iro1:auto_generated.address_a[6]
address_a[7] => altsyncram_iro1:auto_generated.address_a[7]
address_a[8] => altsyncram_iro1:auto_generated.address_a[8]
address_a[9] => altsyncram_iro1:auto_generated.address_a[9]
address_a[10] => altsyncram_iro1:auto_generated.address_a[10]
address_a[11] => altsyncram_iro1:auto_generated.address_a[11]
address_a[12] => altsyncram_iro1:auto_generated.address_a[12]
address_a[13] => altsyncram_iro1:auto_generated.address_a[13]
address_a[14] => altsyncram_iro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_iro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_4:ram18|altsyncram:altsyncram_component|altsyncram_iro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_5:ram19
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component
wren_a => altsyncram_jro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jro1:auto_generated.address_a[0]
address_a[1] => altsyncram_jro1:auto_generated.address_a[1]
address_a[2] => altsyncram_jro1:auto_generated.address_a[2]
address_a[3] => altsyncram_jro1:auto_generated.address_a[3]
address_a[4] => altsyncram_jro1:auto_generated.address_a[4]
address_a[5] => altsyncram_jro1:auto_generated.address_a[5]
address_a[6] => altsyncram_jro1:auto_generated.address_a[6]
address_a[7] => altsyncram_jro1:auto_generated.address_a[7]
address_a[8] => altsyncram_jro1:auto_generated.address_a[8]
address_a[9] => altsyncram_jro1:auto_generated.address_a[9]
address_a[10] => altsyncram_jro1:auto_generated.address_a[10]
address_a[11] => altsyncram_jro1:auto_generated.address_a[11]
address_a[12] => altsyncram_jro1:auto_generated.address_a[12]
address_a[13] => altsyncram_jro1:auto_generated.address_a[13]
address_a[14] => altsyncram_jro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_5:ram19|altsyncram:altsyncram_component|altsyncram_jro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_6:ram20
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component
wren_a => altsyncram_kro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kro1:auto_generated.address_a[0]
address_a[1] => altsyncram_kro1:auto_generated.address_a[1]
address_a[2] => altsyncram_kro1:auto_generated.address_a[2]
address_a[3] => altsyncram_kro1:auto_generated.address_a[3]
address_a[4] => altsyncram_kro1:auto_generated.address_a[4]
address_a[5] => altsyncram_kro1:auto_generated.address_a[5]
address_a[6] => altsyncram_kro1:auto_generated.address_a[6]
address_a[7] => altsyncram_kro1:auto_generated.address_a[7]
address_a[8] => altsyncram_kro1:auto_generated.address_a[8]
address_a[9] => altsyncram_kro1:auto_generated.address_a[9]
address_a[10] => altsyncram_kro1:auto_generated.address_a[10]
address_a[11] => altsyncram_kro1:auto_generated.address_a[11]
address_a[12] => altsyncram_kro1:auto_generated.address_a[12]
address_a[13] => altsyncram_kro1:auto_generated.address_a[13]
address_a[14] => altsyncram_kro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_6:ram20|altsyncram:altsyncram_component|altsyncram_kro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_7:ram21
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component
wren_a => altsyncram_lro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lro1:auto_generated.address_a[0]
address_a[1] => altsyncram_lro1:auto_generated.address_a[1]
address_a[2] => altsyncram_lro1:auto_generated.address_a[2]
address_a[3] => altsyncram_lro1:auto_generated.address_a[3]
address_a[4] => altsyncram_lro1:auto_generated.address_a[4]
address_a[5] => altsyncram_lro1:auto_generated.address_a[5]
address_a[6] => altsyncram_lro1:auto_generated.address_a[6]
address_a[7] => altsyncram_lro1:auto_generated.address_a[7]
address_a[8] => altsyncram_lro1:auto_generated.address_a[8]
address_a[9] => altsyncram_lro1:auto_generated.address_a[9]
address_a[10] => altsyncram_lro1:auto_generated.address_a[10]
address_a[11] => altsyncram_lro1:auto_generated.address_a[11]
address_a[12] => altsyncram_lro1:auto_generated.address_a[12]
address_a[13] => altsyncram_lro1:auto_generated.address_a[13]
address_a[14] => altsyncram_lro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_7:ram21|altsyncram:altsyncram_component|altsyncram_lro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_EARLY_8:ram22
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component
wren_a => altsyncram_mro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mro1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mro1:auto_generated.address_a[0]
address_a[1] => altsyncram_mro1:auto_generated.address_a[1]
address_a[2] => altsyncram_mro1:auto_generated.address_a[2]
address_a[3] => altsyncram_mro1:auto_generated.address_a[3]
address_a[4] => altsyncram_mro1:auto_generated.address_a[4]
address_a[5] => altsyncram_mro1:auto_generated.address_a[5]
address_a[6] => altsyncram_mro1:auto_generated.address_a[6]
address_a[7] => altsyncram_mro1:auto_generated.address_a[7]
address_a[8] => altsyncram_mro1:auto_generated.address_a[8]
address_a[9] => altsyncram_mro1:auto_generated.address_a[9]
address_a[10] => altsyncram_mro1:auto_generated.address_a[10]
address_a[11] => altsyncram_mro1:auto_generated.address_a[11]
address_a[12] => altsyncram_mro1:auto_generated.address_a[12]
address_a[13] => altsyncram_mro1:auto_generated.address_a[13]
address_a[14] => altsyncram_mro1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mro1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_EARLY_8:ram22|altsyncram:altsyncram_component|altsyncram_mro1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN:ram24
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component
wren_a => altsyncram_9go1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9go1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9go1:auto_generated.address_a[0]
address_a[1] => altsyncram_9go1:auto_generated.address_a[1]
address_a[2] => altsyncram_9go1:auto_generated.address_a[2]
address_a[3] => altsyncram_9go1:auto_generated.address_a[3]
address_a[4] => altsyncram_9go1:auto_generated.address_a[4]
address_a[5] => altsyncram_9go1:auto_generated.address_a[5]
address_a[6] => altsyncram_9go1:auto_generated.address_a[6]
address_a[7] => altsyncram_9go1:auto_generated.address_a[7]
address_a[8] => altsyncram_9go1:auto_generated.address_a[8]
address_a[9] => altsyncram_9go1:auto_generated.address_a[9]
address_a[10] => altsyncram_9go1:auto_generated.address_a[10]
address_a[11] => altsyncram_9go1:auto_generated.address_a[11]
address_a[12] => altsyncram_9go1:auto_generated.address_a[12]
address_a[13] => altsyncram_9go1:auto_generated.address_a[13]
address_a[14] => altsyncram_9go1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9go1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9go1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN:ram24|altsyncram:altsyncram_component|altsyncram_9go1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_2:ram25
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component
wren_a => altsyncram_qko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qko1:auto_generated.address_a[0]
address_a[1] => altsyncram_qko1:auto_generated.address_a[1]
address_a[2] => altsyncram_qko1:auto_generated.address_a[2]
address_a[3] => altsyncram_qko1:auto_generated.address_a[3]
address_a[4] => altsyncram_qko1:auto_generated.address_a[4]
address_a[5] => altsyncram_qko1:auto_generated.address_a[5]
address_a[6] => altsyncram_qko1:auto_generated.address_a[6]
address_a[7] => altsyncram_qko1:auto_generated.address_a[7]
address_a[8] => altsyncram_qko1:auto_generated.address_a[8]
address_a[9] => altsyncram_qko1:auto_generated.address_a[9]
address_a[10] => altsyncram_qko1:auto_generated.address_a[10]
address_a[11] => altsyncram_qko1:auto_generated.address_a[11]
address_a[12] => altsyncram_qko1:auto_generated.address_a[12]
address_a[13] => altsyncram_qko1:auto_generated.address_a[13]
address_a[14] => altsyncram_qko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_2:ram25|altsyncram:altsyncram_component|altsyncram_qko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_3:ram26
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component
wren_a => altsyncram_rko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rko1:auto_generated.address_a[0]
address_a[1] => altsyncram_rko1:auto_generated.address_a[1]
address_a[2] => altsyncram_rko1:auto_generated.address_a[2]
address_a[3] => altsyncram_rko1:auto_generated.address_a[3]
address_a[4] => altsyncram_rko1:auto_generated.address_a[4]
address_a[5] => altsyncram_rko1:auto_generated.address_a[5]
address_a[6] => altsyncram_rko1:auto_generated.address_a[6]
address_a[7] => altsyncram_rko1:auto_generated.address_a[7]
address_a[8] => altsyncram_rko1:auto_generated.address_a[8]
address_a[9] => altsyncram_rko1:auto_generated.address_a[9]
address_a[10] => altsyncram_rko1:auto_generated.address_a[10]
address_a[11] => altsyncram_rko1:auto_generated.address_a[11]
address_a[12] => altsyncram_rko1:auto_generated.address_a[12]
address_a[13] => altsyncram_rko1:auto_generated.address_a[13]
address_a[14] => altsyncram_rko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_3:ram26|altsyncram:altsyncram_component|altsyncram_rko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_4:ram27
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component
wren_a => altsyncram_sko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sko1:auto_generated.address_a[0]
address_a[1] => altsyncram_sko1:auto_generated.address_a[1]
address_a[2] => altsyncram_sko1:auto_generated.address_a[2]
address_a[3] => altsyncram_sko1:auto_generated.address_a[3]
address_a[4] => altsyncram_sko1:auto_generated.address_a[4]
address_a[5] => altsyncram_sko1:auto_generated.address_a[5]
address_a[6] => altsyncram_sko1:auto_generated.address_a[6]
address_a[7] => altsyncram_sko1:auto_generated.address_a[7]
address_a[8] => altsyncram_sko1:auto_generated.address_a[8]
address_a[9] => altsyncram_sko1:auto_generated.address_a[9]
address_a[10] => altsyncram_sko1:auto_generated.address_a[10]
address_a[11] => altsyncram_sko1:auto_generated.address_a[11]
address_a[12] => altsyncram_sko1:auto_generated.address_a[12]
address_a[13] => altsyncram_sko1:auto_generated.address_a[13]
address_a[14] => altsyncram_sko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_4:ram27|altsyncram:altsyncram_component|altsyncram_sko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_5:ram28
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component
wren_a => altsyncram_tko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tko1:auto_generated.address_a[0]
address_a[1] => altsyncram_tko1:auto_generated.address_a[1]
address_a[2] => altsyncram_tko1:auto_generated.address_a[2]
address_a[3] => altsyncram_tko1:auto_generated.address_a[3]
address_a[4] => altsyncram_tko1:auto_generated.address_a[4]
address_a[5] => altsyncram_tko1:auto_generated.address_a[5]
address_a[6] => altsyncram_tko1:auto_generated.address_a[6]
address_a[7] => altsyncram_tko1:auto_generated.address_a[7]
address_a[8] => altsyncram_tko1:auto_generated.address_a[8]
address_a[9] => altsyncram_tko1:auto_generated.address_a[9]
address_a[10] => altsyncram_tko1:auto_generated.address_a[10]
address_a[11] => altsyncram_tko1:auto_generated.address_a[11]
address_a[12] => altsyncram_tko1:auto_generated.address_a[12]
address_a[13] => altsyncram_tko1:auto_generated.address_a[13]
address_a[14] => altsyncram_tko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_5:ram28|altsyncram:altsyncram_component|altsyncram_tko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_6:ram29
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component
wren_a => altsyncram_uko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uko1:auto_generated.address_a[0]
address_a[1] => altsyncram_uko1:auto_generated.address_a[1]
address_a[2] => altsyncram_uko1:auto_generated.address_a[2]
address_a[3] => altsyncram_uko1:auto_generated.address_a[3]
address_a[4] => altsyncram_uko1:auto_generated.address_a[4]
address_a[5] => altsyncram_uko1:auto_generated.address_a[5]
address_a[6] => altsyncram_uko1:auto_generated.address_a[6]
address_a[7] => altsyncram_uko1:auto_generated.address_a[7]
address_a[8] => altsyncram_uko1:auto_generated.address_a[8]
address_a[9] => altsyncram_uko1:auto_generated.address_a[9]
address_a[10] => altsyncram_uko1:auto_generated.address_a[10]
address_a[11] => altsyncram_uko1:auto_generated.address_a[11]
address_a[12] => altsyncram_uko1:auto_generated.address_a[12]
address_a[13] => altsyncram_uko1:auto_generated.address_a[13]
address_a[14] => altsyncram_uko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_6:ram29|altsyncram:altsyncram_component|altsyncram_uko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_7:ram30
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component
wren_a => altsyncram_vko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vko1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vko1:auto_generated.address_a[0]
address_a[1] => altsyncram_vko1:auto_generated.address_a[1]
address_a[2] => altsyncram_vko1:auto_generated.address_a[2]
address_a[3] => altsyncram_vko1:auto_generated.address_a[3]
address_a[4] => altsyncram_vko1:auto_generated.address_a[4]
address_a[5] => altsyncram_vko1:auto_generated.address_a[5]
address_a[6] => altsyncram_vko1:auto_generated.address_a[6]
address_a[7] => altsyncram_vko1:auto_generated.address_a[7]
address_a[8] => altsyncram_vko1:auto_generated.address_a[8]
address_a[9] => altsyncram_vko1:auto_generated.address_a[9]
address_a[10] => altsyncram_vko1:auto_generated.address_a[10]
address_a[11] => altsyncram_vko1:auto_generated.address_a[11]
address_a[12] => altsyncram_vko1:auto_generated.address_a[12]
address_a[13] => altsyncram_vko1:auto_generated.address_a[13]
address_a[14] => altsyncram_vko1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vko1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_7:ram30|altsyncram:altsyncram_component|altsyncram_vko1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP1_WIN_8:ram31
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component
wren_a => altsyncram_0lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_0lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_0lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_0lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_0lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_0lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_0lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_0lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_0lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_0lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_0lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_0lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_0lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_0lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_0lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP1_WIN_8:ram31|altsyncram:altsyncram_component|altsyncram_0lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN:ram32
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component
wren_a => altsyncram_ago1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ago1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ago1:auto_generated.address_a[0]
address_a[1] => altsyncram_ago1:auto_generated.address_a[1]
address_a[2] => altsyncram_ago1:auto_generated.address_a[2]
address_a[3] => altsyncram_ago1:auto_generated.address_a[3]
address_a[4] => altsyncram_ago1:auto_generated.address_a[4]
address_a[5] => altsyncram_ago1:auto_generated.address_a[5]
address_a[6] => altsyncram_ago1:auto_generated.address_a[6]
address_a[7] => altsyncram_ago1:auto_generated.address_a[7]
address_a[8] => altsyncram_ago1:auto_generated.address_a[8]
address_a[9] => altsyncram_ago1:auto_generated.address_a[9]
address_a[10] => altsyncram_ago1:auto_generated.address_a[10]
address_a[11] => altsyncram_ago1:auto_generated.address_a[11]
address_a[12] => altsyncram_ago1:auto_generated.address_a[12]
address_a[13] => altsyncram_ago1:auto_generated.address_a[13]
address_a[14] => altsyncram_ago1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ago1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ago1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN:ram32|altsyncram:altsyncram_component|altsyncram_ago1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_2:ram33
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component
wren_a => altsyncram_1lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_1lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_1lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_1lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_1lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_1lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_1lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_1lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_1lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_1lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_1lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_1lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_1lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_1lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_1lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_2:ram33|altsyncram:altsyncram_component|altsyncram_1lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_3:ram34
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component
wren_a => altsyncram_2lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_2lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_2lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_2lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_2lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_2lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_2lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_2lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_2lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_2lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_2lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_2lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_2lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_2lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_2lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_3:ram34|altsyncram:altsyncram_component|altsyncram_2lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_4:ram35
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component
wren_a => altsyncram_3lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_3lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_3lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_3lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_3lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_3lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_3lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_3lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_3lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_3lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_3lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_3lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_3lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_3lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_3lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_4:ram35|altsyncram:altsyncram_component|altsyncram_3lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_5:ram36
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component
wren_a => altsyncram_4lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_4lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_4lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_4lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_4lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_4lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_4lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_4lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_4lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_4lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_4lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_4lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_4lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_4lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_4lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_5:ram36|altsyncram:altsyncram_component|altsyncram_4lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_6:ram37
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component
wren_a => altsyncram_5lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_5lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_5lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_5lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_5lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_5lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_5lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_5lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_5lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_5lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_5lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_5lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_5lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_5lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_5lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_6:ram37|altsyncram:altsyncram_component|altsyncram_5lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_7:ram38
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component
wren_a => altsyncram_6lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_6lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_6lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_6lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_6lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_6lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_6lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_6lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_6lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_6lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_6lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_6lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_6lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_6lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_6lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_7:ram38|altsyncram:altsyncram_component|altsyncram_6lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|datapath:d0|ramP2_WIN_8:ram39
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component
wren_a => altsyncram_7lo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7lo1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7lo1:auto_generated.address_a[0]
address_a[1] => altsyncram_7lo1:auto_generated.address_a[1]
address_a[2] => altsyncram_7lo1:auto_generated.address_a[2]
address_a[3] => altsyncram_7lo1:auto_generated.address_a[3]
address_a[4] => altsyncram_7lo1:auto_generated.address_a[4]
address_a[5] => altsyncram_7lo1:auto_generated.address_a[5]
address_a[6] => altsyncram_7lo1:auto_generated.address_a[6]
address_a[7] => altsyncram_7lo1:auto_generated.address_a[7]
address_a[8] => altsyncram_7lo1:auto_generated.address_a[8]
address_a[9] => altsyncram_7lo1:auto_generated.address_a[9]
address_a[10] => altsyncram_7lo1:auto_generated.address_a[10]
address_a[11] => altsyncram_7lo1:auto_generated.address_a[11]
address_a[12] => altsyncram_7lo1:auto_generated.address_a[12]
address_a[13] => altsyncram_7lo1:auto_generated.address_a[13]
address_a[14] => altsyncram_7lo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7lo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7lo1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
wren_a => decode_7la:decode3.enable


|gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|decode_7la:decode3
data[0] => w_anode55w[1].IN0
data[0] => w_anode68w[1].IN1
data[0] => w_anode76w[1].IN0
data[0] => w_anode84w[1].IN1
data[1] => w_anode55w[2].IN0
data[1] => w_anode68w[2].IN0
data[1] => w_anode76w[2].IN1
data[1] => w_anode84w[2].IN1
enable => w_anode55w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode76w[1].IN0
enable => w_anode84w[1].IN0
eq[0] <= w_anode55w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode68w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode107w[1].IN1
data[0] => w_anode116w[1].IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode93w[1].IN0
data[1] => w_anode107w[2].IN0
data[1] => w_anode116w[2].IN1
data[1] => w_anode125w[2].IN1
data[1] => w_anode93w[2].IN0
eq[0] <= w_anode93w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode107w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode116w[2].DB_MAX_OUTPUT_PORT_TYPE


|gameplay|datapath:d0|ramP2_WIN_8:ram39|altsyncram:altsyncram_component|altsyncram_7lo1:auto_generated|mux_gfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|gameplay|keyboard_press_driver:keyboard
clk => clk.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|gameplay|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


