<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Nov 09 22:27:24 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   26.725MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 45.915ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              37.268ns  (38.7% logic, 61.3% route), 30 logic levels.

 Constraint Details:

     37.268ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_314 meets
     83.333ns delay constraint less
      0.150ns DIN_SET requirement (totaling 83.183ns) by 45.915ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409  SLICE_317.CLK to   SLICE_317.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13   e 1.030   SLICE_317.Q1 to */SLICE_518.A1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661 */SLICE_518.A1 to *LICE_518.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4   e 1.030 *LICE_518.OFX0 to */SLICE_957.A1 coreInst/N_92
CTOF_DEL    ---     0.452 */SLICE_957.A1 to */SLICE_957.F1 coreInst/SLICE_957
ROUTE         3   e 1.030 */SLICE_957.F1 to */SLICE_971.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452 */SLICE_971.B0 to */SLICE_971.F0 coreInst/SLICE_971
ROUTE        19   e 1.030 */SLICE_971.F0 to */SLICE_899.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452 */SLICE_899.A1 to */SLICE_899.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1   e 0.401 */SLICE_899.F1 to */SLICE_899.D0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452 */SLICE_899.D0 to */SLICE_899.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4   e 1.030 */SLICE_899.F0 to */SLICE_976.B1 coreInst/N_43
CTOF_DEL    ---     0.452 */SLICE_976.B1 to */SLICE_976.F1 coreInst/SLICE_976
ROUTE        25   e 1.030 */SLICE_976.F1 to *t/SLICE_76.A1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786 *t/SLICE_76.A1 to */SLICE_76.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1   e 0.001 */SLICE_76.FCO to */SLICE_75.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146 */SLICE_75.FCI to */SLICE_75.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1   e 0.001 */SLICE_75.FCO to */SLICE_74.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146 */SLICE_74.FCI to */SLICE_74.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517 */SLICE_73.FCI to *t/SLICE_73.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1   e 1.030 *t/SLICE_73.F0 to *SLICE_1134.C1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452 *SLICE_1134.C1 to *SLICE_1134.F1 coreInst/fullALUInst/aluInst/SLICE_1134
ROUTE         1   e 0.401 *SLICE_1134.F1 to *SLICE_1134.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452 *SLICE_1134.A0 to *SLICE_1134.F0 coreInst/fullALUInst/aluInst/SLICE_1134
ROUTE         1   e 1.030 *SLICE_1134.F0 to *SLICE_1038.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452 *SLICE_1038.C1 to *SLICE_1038.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16   e 1.030 *SLICE_1038.F1 to *SLICE_1092.C0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 *SLICE_1092.C0 to *SLICE_1092.F0 coreInst/fullALUInst/aluInst/SLICE_1092
ROUTE         1   e 1.030 *SLICE_1092.F0 to */SLICE_569.D0 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661 */SLICE_569.D0 to *LICE_569.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_569
ROUTE         1   e 0.001 *LICE_569.OFX0 to *SLICE_569.FXB coreInst/fullALUInst/aluInst/N_153
FXTOOFX_DE  ---     0.223 *SLICE_569.FXB to *LICE_569.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_569
ROUTE         1   e 1.030 *LICE_569.OFX1 to */SLICE_547.A0 coreInst/fullALUInst/aluInst/N_169
CTOOFX_DEL  ---     0.661 */SLICE_547.A0 to *LICE_547.OFX0 coreInst/fullALUInst/aluInst/RESULT_16_d_0[8]/SLICE_547
ROUTE         1   e 1.030 *LICE_547.OFX0 to */SLICE_991.B1 coreInst/fullALUInst/aluInst/RESULT_16_d_0[8]
CTOF_DEL    ---     0.452 */SLICE_991.B1 to */SLICE_991.F1 coreInst/SLICE_991
ROUTE         6   e 1.030 */SLICE_991.F1 to */SLICE_890.A0 coreInst.ALU_R[8]
CTOF_DEL    ---     0.452 */SLICE_890.A0 to */SLICE_890.F0 coreInst/busControllerInst/SLICE_890
ROUTE        49   e 1.030 */SLICE_890.F0 to */SLICE_948.A1 ADDR_BUF[8]
CTOF_DEL    ---     0.452 */SLICE_948.A1 to */SLICE_948.F1 mcuResourcesInst/memoryMapperInst/SLICE_948
ROUTE         5   e 0.401 */SLICE_948.F1 to */SLICE_948.D0 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_o3_1_5[15]
CTOF_DEL    ---     0.452 */SLICE_948.D0 to */SLICE_948.F0 mcuResourcesInst/memoryMapperInst/SLICE_948
ROUTE         2   e 1.030 */SLICE_948.F0 to   SLICE_949.B0 mcuResourcesInst.memoryMapperInst.GPIO_MAP_0_a2_sx
CTOF_DEL    ---     0.452   SLICE_949.B0 to   SLICE_949.F0 SLICE_949
ROUTE        15   e 1.030   SLICE_949.F0 to   SLICE_946.D0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452   SLICE_946.D0 to   SLICE_946.F0 SLICE_946
ROUTE        19   e 1.030   SLICE_946.F0 to */SLICE_513.B0 mcuResourcesInst.N_14
CTOOFX_DEL  ---     0.661 */SLICE_513.B0 to *LICE_513.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_d[1]/SLICE_513
ROUTE         2   e 1.030 *LICE_513.OFX0 to *SLICE_1251.A1 CPU_DIN_d[1]
CTOF_DEL    ---     0.452 *SLICE_1251.A1 to *SLICE_1251.F1 coreInst/programCounterInst/SLICE_1251
ROUTE         1   e 1.030 *SLICE_1251.F1 to *t/SLICE_71.B0 coreInst/programCounterInst/N_152
C0TOFCO_DE  ---     0.905 *t/SLICE_71.B0 to */SLICE_71.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517 */SLICE_70.FCI to *t/SLICE_70.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4   e 1.030 *t/SLICE_70.F0 to *SLICE_1155.D1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452 *SLICE_1155.D1 to *SLICE_1155.F1 coreInst/programCounterInst/SLICE_1155
ROUTE         1   e 1.030 *SLICE_1155.F1 to */SLICE_314.D0 coreInst/programCounterInst/PC_A_RNO_0[3]
CTOF_DEL    ---     0.452 */SLICE_314.D0 to */SLICE_314.F0 coreInst/programCounterInst/SLICE_314
ROUTE         1   e 0.001 */SLICE_314.F0 to *SLICE_314.DI0 coreInst/programCounterInst/N_277_i (to PIN_CLK_X1_c)
                  --------
                   37.268   (38.7% logic, 61.3% route), 30 logic levels.

Report:   26.725MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   26.725 MHz|  30  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9404 connections (94.63% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Nov 09 22:27:24 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_429 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_429 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_429 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_429.CLK to */SLICE_429.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_429 (from PIN_CLK_X1_c)
ROUTE        12   e 0.199 */SLICE_429.Q0 to */SLICE_429.D1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_429.D1 to */SLICE_429.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_429
ROUTE         1   e 0.001 */SLICE_429.F1 to *SLICE_429.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9585 connections (96.45% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
