<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTACR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTACR&lt;n&gt;, Counter-timer Access Control Registers, n = 0 - 7</h1><p>The CNTACR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides top-level access controls for the elements of a timer frame. CNTACR&lt;n&gt; provides the controls for frame CNTBaseN.</p>
        
          <p>In addition to the CNTACR&lt;n&gt; control:</p>
        
          <ul>
            <li>
              <a href="ext-cntnsar.html">CNTNSAR</a> controls whether CNTACR&lt;n&gt; is accessible by Non-secure accesses.
            </li>
            <li>
              If frame CNTEL0BaseN is implemented, the <a href="ext-cntel0acr.html">CNTEL0ACR</a> in frame CNTBaseN provides additional control of accesses to frame CNTEL0BaseN.
            </li>
          </ul>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RW</td></tr></table>
          <p>In a system that recognizes two Security states:</p>
        
          <ul>
            <li>
              CNTACR&lt;n&gt; is always accessible by Secure accesses.
            </li>
            <li>
              <a href="ext-cntnsar.html">CNTNSAR</a>.NS&lt;n&gt; determines whether CNTACR&lt;n&gt; is accessible by Non-secure accesses.
            </li>
          </ul>
        <h2>Configuration</h2><p>
        The power domain of CNTACR&lt;n&gt; is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p>
          <p>On a reset of the reset domain in which it is implemented, RW fields in this register reset to <span class="arm-defined-word">UNKNOWN</span> values. The register is not affected by a reset of any other reset domain. For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM</span>.</p>
        
          <p>Implemented only if the value of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n&gt; is 1.</p>
        
          <p>An implementation of the counters might not provide configurable access to some or all of the features. In this case, the associated field in the CNTACR&lt;n&gt; register is:</p>
        
          <ul>
            <li>
              RAZ/WI if access is always denied.
            </li>
            <li>
              RAO/WI if access is always permitted.
            </li>
          </ul>
        <h2>Attributes</h2>
          <p>CNTACR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTACR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#RWPT">RWPT</a></td><td class="lr" colspan="1"><a href="#RWVT">RWVT</a></td><td class="lr" colspan="1"><a href="#RVOFF">RVOFF</a></td><td class="lr" colspan="1"><a href="#RFRQ">RFRQ</a></td><td class="lr" colspan="1"><a href="#RVCT">RVCT</a></td><td class="lr" colspan="1"><a href="#RPCT">RPCT</a></td></tr></tbody></table><h4 id="0">
                Bits [31:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RWPT">RWPT, bit [5]
              </h4>
              <p>Read/write access to the EL1 Physical Timer registers <a href="ext-cntp_cval.html">CNTP_CVAL</a>, <a href="ext-cntp_tval.html">CNTP_TVAL</a>, and <a href="ext-cntp_ctl.html">CNTP_CTL</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RWPT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to the EL1 Physical Timer registers in frame &lt;n&gt;. The registers are <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read/write access to the EL1 Physical Timer registers in frame &lt;n&gt;.</p>
                </td></tr></table><h4 id="RWVT">RWVT, bit [4]
              </h4>
              <p>Read/write access to the Virtual Timer register <a href="ext-cntv_cval.html">CNTV_CVAL</a>, <a href="ext-cntv_tval.html">CNTV_TVAL</a>, and <a href="ext-cntv_ctl.html">CNTV_CTL</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RWVT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to the Virtual Timer registers in frame &lt;n&gt;. The registers are <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read/write access to the Virtual Timer registers in frame &lt;n&gt;.</p>
                </td></tr></table><h4 id="RVOFF">RVOFF, bit [3]
              </h4>
              <p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RVOFF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n&gt;.</p>
                </td></tr></table><h4 id="RFRQ">RFRQ, bit [2]
              </h4>
              <p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RFRQ</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n&gt;.</p>
                </td></tr></table><h4 id="RVCT">RVCT, bit [1]
              </h4>
              <p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RVCT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n&gt;.</p>
                </td></tr></table><h4 id="RPCT">RPCT, bit [0]
              </h4>
              <p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a>, in frame &lt;n&gt;. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>RPCT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n&gt;. The register is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n&gt;.</p>
                </td></tr></table><h2>Accessing the CNTACR&lt;n&gt;</h2><p>CNTACR&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>Timer</td><td>CNTCTLBase</td><td><span class="hexnumber">0x040</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
