# ğŸ§  Single Port RAM in Verilog

A simple and parameterized **Single Port RAM** module implemented in Verilog and tested using **Vivado 2023.1**. This design supports read and write operations on the same port with edge-triggered clock control.

---

## ğŸ”§ Features

- âœ… **Single-port** memory with read/write capability
- ğŸ› ï¸ **Parameterized**:
  - `addr_width`: Address width (default 6 â†’ 64 memory locations)
  - `data_width`: Data bus width (default 8-bit)
  - `depth`: Memory depth (default 64)
- â±ï¸ **Clock-synchronous** behavior (positive edge-triggered)
- ğŸ“˜ Behavioral simulation with full waveform analysis
- âœ… Fully synthesizable design

---

## ğŸ“ File Structure
```
single-port-ram/
â”œâ”€â”€ src/
â”‚   â””â”€â”€ single_port_ram.v
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_single_port_ram.v
â”‚   â”œâ”€â”€ single_port_ram_waveform.png
â”‚   â”œâ”€â”€ simplified_schematic.png    
â”‚   â””â”€â”€ detailed_schematic.pdf      
â””â”€â”€ README.md
```


---

## ğŸ“· Waveform Snapshot

![Simulation Waveform](sim/single_port_ram_waveform.png) <!-- Replace with actual path if uploading -->

---

## ğŸ§ª How It Works

- **Write Mode**: When `we = 1`, data at input `data` is written to the address `addr` on the rising edge of `clk`.
- **Read Mode**: When `we = 0`, data from address `addr` is read into output `q`.

### Sample Waveform Explanation

| Time (ns) | we | addr | data (write) | q (read) |
|-----------|----|------|--------------|----------|
| 10        | 1  | 0x0A | 0xAA         | --       |
| 30        | 0  | 0x0A | --           | 0xAA     |

---

## âœ… Simulation Tool

- **Vivado 2023.1**
- Behavioral simulation using built-in waveform viewer

---

## ğŸ‘¨â€ğŸ’» Author

**Sarthak Aggarwal**  
ğŸ“˜ B.Tech ECE, Delhi Technological University  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/sarthak-aggarwal-486b60240/)  
ğŸ“§ [sarthakaggarwal30102003@gmail.com]

---



