Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 25 22:40:47 2025
| Host         : marko-b450aorusm running 64-bit EndeavourOS Linux
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | rd_uart_IBUF                                 | REC/CTRL/E[0]                                |                1 |              1 |
|  clk_IBUF_BUFG | REC/DPTH/s_reg_reg[3]_1[0]                   | rst_IBUF                                     |                1 |              2 |
|  clk_IBUF_BUFG | REC/CTRL/FSM_sequential_pr_state_reg[0]_0[0] | REC/CTRL/SR[0]                               |                1 |              4 |
|  clk_IBUF_BUFG | REC/DPTH/enn                                 | REC/CTRL/FSM_sequential_pr_state_reg[1]_0[0] |                1 |              4 |
|  clk_IBUF_BUFG | REC/DPTH/enb                                 |                                              |                1 |              7 |
|  clk_IBUF_BUFG | REC/CTRL/E[0]                                |                                              |                1 |              7 |
|  clk_IBUF_BUFG |                                              |                                              |                4 |              9 |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+


