// Seed: 2882563712
module module_0 (
    input supply0 id_0,
    input logic id_1,
    input logic id_2,
    input tri id_3
);
  wire id_40;
  assign id_10 = id_39 == 1;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  logic   id_2
);
  logic id_4;
  if (id_4) assign id_4 = id_2;
  logic id_5 = id_2;
  wire  id_6 = id_6;
  function id_7(output id_8, output id_9);
    id_7 <= {{1, 1}, id_5, id_9, 1};
  endfunction
  module_0(
      id_0, id_0, id_0, id_0
  );
endmodule
