
IO_Tile_3_33

 (5 2)  (143 531)  (143 531)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g0_3
 (7 2)  (145 531)  (145 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (146 530)  (146 530)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g0_3
 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_3 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (4 0)  (196 528)  (196 528)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (5 1)  (197 529)  (197 529)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g0_0
 (7 1)  (199 529)  (199 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (4 2)  (196 531)  (196 531)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (4 3)  (196 530)  (196 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (6 3)  (198 530)  (198 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (7 3)  (199 530)  (199 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_2 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 6)  (197 535)  (197 535)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g0_7
 (6 6)  (198 535)  (198 535)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g0_7
 (7 6)  (199 535)  (199 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (4 8)  (196 536)  (196 536)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g1_0
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (5 9)  (197 537)  (197 537)  routing T_4_33.span4_horz_r_8 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (13 10)  (215 539)  (215 539)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_7 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 1)  (239 529)  (239 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span4_vert_12 <X> T_5_33.lc_trk_g0_4
 (6 4)  (252 532)  (252 532)  routing T_5_33.span12_vert_13 <X> T_5_33.lc_trk_g0_5
 (7 4)  (253 532)  (253 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g0_5 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span4_vert_12 <X> T_5_33.lc_trk_g0_4
 (6 5)  (252 533)  (252 533)  routing T_5_33.span4_vert_12 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (5 0)  (305 528)  (305 528)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g0_1
 (7 0)  (307 528)  (307 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (308 528)  (308 528)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g0_1
 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (4 1)  (304 529)  (304 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (5 1)  (305 529)  (305 529)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_0 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (4 9)  (304 537)  (304 537)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g1_0
 (5 9)  (305 537)  (305 537)  routing T_6_33.span4_horz_r_0 <X> T_6_33.lc_trk_g1_0
 (7 9)  (307 537)  (307 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_13 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (308 540)  (308 540)  routing T_6_33.span4_horz_r_13 <X> T_6_33.lc_trk_g1_5
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_horz_r_1 <X> T_7_33.span4_horz_l_13
 (1 3)  (367 530)  (367 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_horz_r_3 <X> T_7_33.span4_horz_l_15
 (4 13)  (358 541)  (358 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (5 13)  (359 541)  (359 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (7 13)  (361 541)  (361 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (6 2)  (414 531)  (414 531)  routing T_8_33.span12_vert_11 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_horz_r_1 <X> T_9_33.span4_horz_l_13


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12


IO_Tile_11_33

 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_horz_r_0
 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (12 12)  (580 540)  (580 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15


IO_Tile_13_33

 (11 2)  (687 531)  (687 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13
 (12 2)  (688 531)  (688 531)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_l_13


IO_Tile_14_33

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (14 0)  (798 528)  (798 528)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_vert_1
 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span12_vert_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0


IO_Tile_21_33

 (13 3)  (1125 530)  (1125 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1
 (14 3)  (1126 530)  (1126 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1


IO_Tile_22_33

 (13 3)  (1179 530)  (1179 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1
 (14 3)  (1180 530)  (1180 530)  routing T_22_33.span4_vert_7 <X> T_22_33.span4_horz_r_1


IO_Tile_25_33

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_horz_l_13 <X> T_25_33.span4_horz_r_1
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_horz_l_13 <X> T_26_33.span4_horz_r_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (6 6)  (1366 535)  (1366 535)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1368 535)  (1368 535)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g0_7
 (8 7)  (1368 534)  (1368 534)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g0_7
 (1 9)  (1373 537)  (1373 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (4 8)  (1418 536)  (1418 536)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (5 6)  (1473 535)  (1473 535)  routing T_28_33.span12_vert_7 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1476 535)  (1476 535)  routing T_28_33.span12_vert_7 <X> T_28_33.lc_trk_g0_7
 (8 7)  (1476 534)  (1476 534)  routing T_28_33.span12_vert_7 <X> T_28_33.lc_trk_g0_7
 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_horz_r_0 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (8 9)  (1530 537)  (1530 537)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g1_1
 (6 8)  (1582 536)  (1582 536)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g1_1
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (8 9)  (1584 537)  (1584 537)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g1_1
 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_9 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_9 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (8 1)  (1638 529)  (1638 529)  routing T_31_33.span4_vert_9 <X> T_31_33.lc_trk_g0_1
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (5 8)  (1635 536)  (1635 536)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (8 9)  (1638 537)  (1638 537)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g1_1
 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


RAM_Tile_8_32

 (19 7)  (415 519)  (415 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_13_32

 (19 7)  (673 519)  (673 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_17_32

 (3 4)  (877 516)  (877 516)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0
 (3 5)  (877 517)  (877 517)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0
 (3 12)  (877 524)  (877 524)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1
 (3 13)  (877 525)  (877 525)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1


LogicTile_18_32

 (3 4)  (931 516)  (931 516)  routing T_18_32.sp12_v_b_0 <X> T_18_32.sp12_h_r_0
 (3 5)  (931 517)  (931 517)  routing T_18_32.sp12_v_b_0 <X> T_18_32.sp12_h_r_0


LogicTile_22_32

 (19 7)  (1163 519)  (1163 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_26_32

 (2 8)  (1350 520)  (1350 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_32

 (2 12)  (1404 524)  (1404 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_32

 (2 14)  (1458 526)  (1458 526)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_32

 (5 0)  (1515 512)  (1515 512)  routing T_29_32.sp4_h_l_44 <X> T_29_32.sp4_h_r_0
 (4 1)  (1514 513)  (1514 513)  routing T_29_32.sp4_h_l_44 <X> T_29_32.sp4_h_r_0


LogicTile_30_32

 (10 7)  (1574 519)  (1574 519)  routing T_30_32.sp4_h_l_46 <X> T_30_32.sp4_v_t_41


LogicTile_31_32

 (4 9)  (1622 521)  (1622 521)  routing T_31_32.sp4_h_l_47 <X> T_31_32.sp4_h_r_6
 (6 9)  (1624 521)  (1624 521)  routing T_31_32.sp4_h_l_47 <X> T_31_32.sp4_h_r_6


IO_Tile_33_32

 (11 0)  (1737 512)  (1737 512)  routing T_33_32.span4_vert_b_0 <X> T_33_32.span4_vert_t_12
 (13 7)  (1739 519)  (1739 519)  routing T_33_32.span4_horz_37 <X> T_33_32.span4_vert_b_2
 (13 13)  (1739 525)  (1739 525)  routing T_33_32.span4_horz_19 <X> T_33_32.span4_vert_b_3
 (14 13)  (1740 525)  (1740 525)  routing T_33_32.span4_horz_19 <X> T_33_32.span4_vert_b_3


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0


LogicTile_17_31

 (3 0)  (877 496)  (877 496)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (3 1)  (877 497)  (877 497)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0
 (6 8)  (988 504)  (988 504)  routing T_19_31.sp4_h_r_1 <X> T_19_31.sp4_v_b_6


LogicTile_20_31

 (19 13)  (1055 509)  (1055 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_31

 (3 2)  (1459 498)  (1459 498)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_h_l_23


LogicTile_29_31

 (3 2)  (1513 498)  (1513 498)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_h_l_23


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 13)  (1730 509)  (1730 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 486)  (11 486)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (9 487)  (9 487)  routing T_0_30.span12_horz_23 <X> T_0_30.lc_trk_g0_7
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 490)  (12 490)  routing T_0_30.span12_horz_3 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (9 490)  (9 490)  routing T_0_30.span12_horz_3 <X> T_0_30.lc_trk_g1_3
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (8 11)  (9 491)  (9 491)  routing T_0_30.span12_horz_3 <X> T_0_30.lc_trk_g1_3
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 493)  (13 493)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g1_4
 (5 13)  (12 493)  (12 493)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (3 2)  (21 482)  (21 482)  routing T_1_30.sp12_h_r_0 <X> T_1_30.sp12_h_l_23
 (3 3)  (21 483)  (21 483)  routing T_1_30.sp12_h_r_0 <X> T_1_30.sp12_h_l_23


LogicTile_4_30

 (9 15)  (189 495)  (189 495)  routing T_4_30.sp4_v_b_10 <X> T_4_30.sp4_v_t_47


LogicTile_5_30

 (9 3)  (243 483)  (243 483)  routing T_5_30.sp4_v_b_1 <X> T_5_30.sp4_v_t_36


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (3 3)  (549 483)  (549 483)  routing T_11_30.sp12_v_b_0 <X> T_11_30.sp12_h_l_23
 (4 10)  (550 490)  (550 490)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_v_t_43


LogicTile_12_30

 (3 12)  (603 492)  (603 492)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (3 13)  (603 493)  (603 493)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1


LogicTile_13_30

 (3 3)  (657 483)  (657 483)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_l_23


LogicTile_14_30

 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_30

 (1 3)  (875 483)  (875 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (8 1)  (990 481)  (990 481)  routing T_19_30.sp4_h_r_1 <X> T_19_30.sp4_v_b_1


LogicTile_20_30

 (19 13)  (1055 493)  (1055 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (6 14)  (1042 494)  (1042 494)  routing T_20_30.sp4_h_l_41 <X> T_20_30.sp4_v_t_44


LogicTile_22_30

 (6 8)  (1150 488)  (1150 488)  routing T_22_30.sp4_h_r_1 <X> T_22_30.sp4_v_b_6


LogicTile_26_30

 (8 2)  (1356 482)  (1356 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36
 (9 2)  (1357 482)  (1357 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36
 (13 2)  (1361 482)  (1361 482)  routing T_26_30.sp4_v_b_2 <X> T_26_30.sp4_v_t_39


LogicTile_29_30

 (5 12)  (1515 492)  (1515 492)  routing T_29_30.sp4_v_b_3 <X> T_29_30.sp4_h_r_9
 (4 13)  (1514 493)  (1514 493)  routing T_29_30.sp4_v_b_3 <X> T_29_30.sp4_h_r_9
 (6 13)  (1516 493)  (1516 493)  routing T_29_30.sp4_v_b_3 <X> T_29_30.sp4_h_r_9


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (4 0)  (1730 480)  (1730 480)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (11 2)  (1737 482)  (1737 482)  routing T_33_30.span4_vert_b_1 <X> T_33_30.span4_vert_t_13
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (4 4)  (1730 484)  (1730 484)  routing T_33_30.span4_horz_44 <X> T_33_30.lc_trk_g0_4
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g0_4 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (4 5)  (1730 485)  (1730 485)  routing T_33_30.span4_horz_44 <X> T_33_30.lc_trk_g0_4
 (5 5)  (1731 485)  (1731 485)  routing T_33_30.span4_horz_44 <X> T_33_30.lc_trk_g0_4
 (6 5)  (1732 485)  (1732 485)  routing T_33_30.span4_horz_44 <X> T_33_30.lc_trk_g0_4
 (7 5)  (1733 485)  (1733 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


LogicTile_4_29

 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0
 (8 15)  (188 479)  (188 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47
 (9 15)  (189 479)  (189 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47
 (10 15)  (190 479)  (190 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47


LogicTile_7_29

 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (6 6)  (348 470)  (348 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (8 6)  (404 470)  (404 470)  routing T_8_29.sp4_h_r_4 <X> T_8_29.sp4_h_l_41


LogicTile_10_29

 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_1 <X> T_10_29.sp4_v_t_36


LogicTile_11_29

 (9 11)  (555 475)  (555 475)  routing T_11_29.sp4_v_b_7 <X> T_11_29.sp4_v_t_42
 (5 14)  (551 478)  (551 478)  routing T_11_29.sp4_v_b_9 <X> T_11_29.sp4_h_l_44


LogicTile_12_29

 (6 0)  (606 464)  (606 464)  routing T_12_29.sp4_h_r_7 <X> T_12_29.sp4_v_b_0
 (11 0)  (611 464)  (611 464)  routing T_12_29.sp4_h_r_9 <X> T_12_29.sp4_v_b_2
 (10 5)  (610 469)  (610 469)  routing T_12_29.sp4_h_r_11 <X> T_12_29.sp4_v_b_4
 (10 6)  (610 470)  (610 470)  routing T_12_29.sp4_v_b_11 <X> T_12_29.sp4_h_l_41


LogicTile_13_29

 (2 4)  (656 468)  (656 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_29

 (2 12)  (710 476)  (710 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_29

 (8 5)  (770 469)  (770 469)  routing T_15_29.sp4_v_t_36 <X> T_15_29.sp4_v_b_4
 (10 5)  (772 469)  (772 469)  routing T_15_29.sp4_v_t_36 <X> T_15_29.sp4_v_b_4
 (11 8)  (773 472)  (773 472)  routing T_15_29.sp4_h_r_3 <X> T_15_29.sp4_v_b_8


LogicTile_16_29

 (3 4)  (819 468)  (819 468)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (4 15)  (820 479)  (820 479)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_h_l_44
 (6 15)  (822 479)  (822 479)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_h_l_44
 (11 15)  (827 479)  (827 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46
 (13 15)  (829 479)  (829 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46
 (19 15)  (835 479)  (835 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_29

 (13 12)  (887 476)  (887 476)  routing T_17_29.sp4_h_l_46 <X> T_17_29.sp4_v_b_11
 (12 13)  (886 477)  (886 477)  routing T_17_29.sp4_h_l_46 <X> T_17_29.sp4_v_b_11
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (3 2)  (985 466)  (985 466)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23


LogicTile_21_29

 (8 11)  (1098 475)  (1098 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42
 (10 11)  (1100 475)  (1100 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42


LogicTile_24_29

 (2 8)  (1254 472)  (1254 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_29

 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_v_b_0 <X> T_26_29.sp12_h_l_23


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (6 13)  (1408 477)  (1408 477)  routing T_27_29.sp4_h_l_44 <X> T_27_29.sp4_h_r_9


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (19 3)  (1529 467)  (1529 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (8 4)  (1518 468)  (1518 468)  routing T_29_29.sp4_v_b_4 <X> T_29_29.sp4_h_r_4
 (9 4)  (1519 468)  (1519 468)  routing T_29_29.sp4_v_b_4 <X> T_29_29.sp4_h_r_4


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (8 3)  (1572 467)  (1572 467)  routing T_30_29.sp4_v_b_10 <X> T_30_29.sp4_v_t_36
 (10 3)  (1574 467)  (1574 467)  routing T_30_29.sp4_v_b_10 <X> T_30_29.sp4_v_t_36


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (5 15)  (1623 479)  (1623 479)  routing T_31_29.sp4_h_l_44 <X> T_31_29.sp4_v_t_44


IO_Tile_33_29

 (5 0)  (1731 464)  (1731 464)  routing T_33_29.span4_horz_41 <X> T_33_29.lc_trk_g0_1
 (6 0)  (1732 464)  (1732 464)  routing T_33_29.span4_horz_41 <X> T_33_29.lc_trk_g0_1
 (7 0)  (1733 464)  (1733 464)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 464)  (1734 464)  routing T_33_29.span4_horz_41 <X> T_33_29.lc_trk_g0_1
 (8 1)  (1734 465)  (1734 465)  routing T_33_29.span4_horz_41 <X> T_33_29.lc_trk_g0_1
 (4 4)  (1730 468)  (1730 468)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (4 4)  (13 452)  (13 452)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g0_4
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 452)  (6 452)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 458)  (13 458)  routing T_0_28.span4_horz_34 <X> T_0_28.lc_trk_g1_2
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (5 11)  (12 459)  (12 459)  routing T_0_28.span4_horz_34 <X> T_0_28.lc_trk_g1_2
 (6 11)  (11 459)  (11 459)  routing T_0_28.span4_horz_34 <X> T_0_28.lc_trk_g1_2
 (7 11)  (10 459)  (10 459)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g1_2 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 460)  (13 460)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g1_4
 (6 12)  (11 460)  (11 460)  routing T_0_28.span12_horz_13 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (8 14)  (80 462)  (80 462)  routing T_2_28.sp4_h_r_10 <X> T_2_28.sp4_h_l_47


LogicTile_4_28

 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_h_r_0


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (3 10)  (291 458)  (291 458)  routing T_6_28.sp12_h_r_1 <X> T_6_28.sp12_h_l_22
 (3 11)  (291 459)  (291 459)  routing T_6_28.sp12_h_r_1 <X> T_6_28.sp12_h_l_22
 (8 14)  (296 462)  (296 462)  routing T_6_28.sp4_h_r_10 <X> T_6_28.sp4_h_l_47


LogicTile_10_28

 (9 14)  (501 462)  (501 462)  routing T_10_28.sp4_h_r_7 <X> T_10_28.sp4_h_l_47
 (10 14)  (502 462)  (502 462)  routing T_10_28.sp4_h_r_7 <X> T_10_28.sp4_h_l_47


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0
 (2 8)  (602 456)  (602 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_28

 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 10)  (717 458)  (717 458)  routing T_14_28.sp4_v_b_7 <X> T_14_28.sp4_h_l_42


LogicTile_15_28

 (4 4)  (766 452)  (766 452)  routing T_15_28.sp4_h_l_44 <X> T_15_28.sp4_v_b_3
 (6 4)  (768 452)  (768 452)  routing T_15_28.sp4_h_l_44 <X> T_15_28.sp4_v_b_3
 (5 5)  (767 453)  (767 453)  routing T_15_28.sp4_h_l_44 <X> T_15_28.sp4_v_b_3


LogicTile_16_28

 (19 2)  (835 450)  (835 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_17_28

 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3


LogicTile_18_28

 (3 11)  (931 459)  (931 459)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_l_22


LogicTile_29_28

 (19 4)  (1529 452)  (1529 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (11 0)  (6 432)  (6 432)  routing T_0_27.span4_vert_b_0 <X> T_0_27.span4_vert_t_12
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (4 1)  (13 433)  (13 433)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g0_0
 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 441)  (13 441)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g1_0
 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0


LogicTile_5_27

 (3 14)  (237 446)  (237 446)  routing T_5_27.sp12_v_b_1 <X> T_5_27.sp12_v_t_22


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


LogicTile_10_27

 (2 12)  (494 444)  (494 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 13)  (551 445)  (551 445)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_b_9


LogicTile_12_27

 (3 5)  (603 437)  (603 437)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_h_r_0
 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_27

 (8 5)  (662 437)  (662 437)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_v_b_4
 (13 12)  (667 444)  (667 444)  routing T_13_27.sp4_h_l_46 <X> T_13_27.sp4_v_b_11
 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_l_46 <X> T_13_27.sp4_v_b_11


LogicTile_14_27

 (3 0)  (711 432)  (711 432)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_v_b_0
 (5 0)  (713 432)  (713 432)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_0
 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_r_0 <X> T_14_27.sp12_v_b_0
 (4 1)  (712 433)  (712 433)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_0
 (4 4)  (712 436)  (712 436)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3
 (6 4)  (714 436)  (714 436)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3
 (5 5)  (713 437)  (713 437)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_r_9 <X> T_14_27.sp4_v_b_9


LogicTile_15_27

 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (6 4)  (768 436)  (768 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3


LogicTile_16_27

 (2 0)  (818 432)  (818 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_17_27

 (9 6)  (883 438)  (883 438)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_h_l_41
 (10 6)  (884 438)  (884 438)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_h_l_41


LogicTile_18_27

 (4 0)  (932 432)  (932 432)  routing T_18_27.sp4_h_l_37 <X> T_18_27.sp4_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_l_23 <X> T_18_27.sp12_v_b_0
 (5 1)  (933 433)  (933 433)  routing T_18_27.sp4_h_l_37 <X> T_18_27.sp4_v_b_0
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (4 15)  (932 447)  (932 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44
 (6 15)  (934 447)  (934 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44


LogicTile_19_27

 (6 12)  (988 444)  (988 444)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_v_b_9
 (11 12)  (993 444)  (993 444)  routing T_19_27.sp4_h_l_40 <X> T_19_27.sp4_v_b_11
 (13 12)  (995 444)  (995 444)  routing T_19_27.sp4_h_l_40 <X> T_19_27.sp4_v_b_11
 (5 13)  (987 445)  (987 445)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_v_b_9
 (12 13)  (994 445)  (994 445)  routing T_19_27.sp4_h_l_40 <X> T_19_27.sp4_v_b_11
 (19 13)  (1001 445)  (1001 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_27

 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_v_b_0 <X> T_26_27.sp12_h_l_23


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_4_26

 (8 15)  (188 431)  (188 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (9 15)  (189 431)  (189 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (10 15)  (190 431)  (190 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47


LogicTile_5_26

 (1 3)  (235 419)  (235 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (8 3)  (242 419)  (242 419)  routing T_5_26.sp4_h_r_7 <X> T_5_26.sp4_v_t_36
 (9 3)  (243 419)  (243 419)  routing T_5_26.sp4_h_r_7 <X> T_5_26.sp4_v_t_36
 (10 3)  (244 419)  (244 419)  routing T_5_26.sp4_h_r_7 <X> T_5_26.sp4_v_t_36


LogicTile_6_26

 (2 4)  (290 420)  (290 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_26

 (3 6)  (399 422)  (399 422)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23
 (3 7)  (399 423)  (399 423)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23
 (3 14)  (399 430)  (399 430)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22
 (3 15)  (399 431)  (399 431)  routing T_8_26.sp12_h_r_1 <X> T_8_26.sp12_v_t_22


LogicTile_11_26

 (15 0)  (561 416)  (561 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (16 0)  (562 416)  (562 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 416)  (564 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (27 0)  (573 416)  (573 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 416)  (574 416)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 416)  (577 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 416)  (582 416)  LC_0 Logic Functioning bit
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (38 0)  (584 416)  (584 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (18 1)  (564 417)  (564 417)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (26 1)  (572 417)  (572 417)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 417)  (573 417)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 417)  (583 417)  LC_0 Logic Functioning bit
 (39 1)  (585 417)  (585 417)  LC_0 Logic Functioning bit
 (46 1)  (592 417)  (592 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp4_v_b_3 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (569 420)  (569 420)  routing T_11_26.sp4_v_b_3 <X> T_11_26.lc_trk_g1_3
 (14 9)  (560 425)  (560 425)  routing T_11_26.sp12_v_b_16 <X> T_11_26.lc_trk_g2_0
 (16 9)  (562 425)  (562 425)  routing T_11_26.sp12_v_b_16 <X> T_11_26.lc_trk_g2_0
 (17 9)  (563 425)  (563 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (4 10)  (550 426)  (550 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (6 10)  (552 426)  (552 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (37 10)  (583 426)  (583 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (39 10)  (585 426)  (585 426)  LC_5 Logic Functioning bit
 (41 10)  (587 426)  (587 426)  LC_5 Logic Functioning bit
 (43 10)  (589 426)  (589 426)  LC_5 Logic Functioning bit
 (51 10)  (597 426)  (597 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (551 427)  (551 427)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (18 11)  (564 427)  (564 427)  routing T_11_26.sp4_r_v_b_37 <X> T_11_26.lc_trk_g2_5
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (560 429)  (560 429)  routing T_11_26.sp12_v_b_16 <X> T_11_26.lc_trk_g3_0
 (16 13)  (562 429)  (562 429)  routing T_11_26.sp12_v_b_16 <X> T_11_26.lc_trk_g3_0
 (17 13)  (563 429)  (563 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (564 429)  (564 429)  routing T_11_26.sp4_r_v_b_41 <X> T_11_26.lc_trk_g3_1


LogicTile_12_26

 (3 2)  (603 418)  (603 418)  routing T_12_26.sp12_h_r_0 <X> T_12_26.sp12_h_l_23
 (3 3)  (603 419)  (603 419)  routing T_12_26.sp12_h_r_0 <X> T_12_26.sp12_h_l_23
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (3 10)  (603 426)  (603 426)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_h_l_22
 (3 11)  (603 427)  (603 427)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_h_l_22
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (621 430)  (621 430)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (22 14)  (622 430)  (622 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 430)  (623 430)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (27 14)  (627 430)  (627 430)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 430)  (631 430)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 430)  (633 430)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (37 14)  (637 430)  (637 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (39 14)  (639 430)  (639 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (51 14)  (651 430)  (651 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (621 431)  (621 431)  routing T_12_26.sp4_v_t_26 <X> T_12_26.lc_trk_g3_7
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 431)  (627 431)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 431)  (628 431)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 431)  (637 431)  LC_7 Logic Functioning bit
 (39 15)  (639 431)  (639 431)  LC_7 Logic Functioning bit


LogicTile_13_26

 (15 0)  (669 416)  (669 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (16 0)  (670 416)  (670 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (17 0)  (671 416)  (671 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (5 4)  (659 420)  (659 420)  routing T_13_26.sp4_v_b_3 <X> T_13_26.sp4_h_r_3
 (21 4)  (675 420)  (675 420)  routing T_13_26.sp4_v_b_3 <X> T_13_26.lc_trk_g1_3
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 420)  (677 420)  routing T_13_26.sp4_v_b_3 <X> T_13_26.lc_trk_g1_3
 (6 5)  (660 421)  (660 421)  routing T_13_26.sp4_v_b_3 <X> T_13_26.sp4_h_r_3
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 424)  (685 424)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (38 8)  (692 424)  (692 424)  LC_4 Logic Functioning bit
 (52 8)  (706 424)  (706 424)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (680 425)  (680 425)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 425)  (681 425)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (37 9)  (691 425)  (691 425)  LC_4 Logic Functioning bit
 (38 9)  (692 425)  (692 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (41 9)  (695 425)  (695 425)  LC_4 Logic Functioning bit
 (43 9)  (697 425)  (697 425)  LC_4 Logic Functioning bit
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (3 14)  (657 430)  (657 430)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_v_t_22
 (3 15)  (657 431)  (657 431)  routing T_13_26.sp12_h_r_1 <X> T_13_26.sp12_v_t_22


LogicTile_14_26

 (19 0)  (727 416)  (727 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (9 6)  (717 422)  (717 422)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_l_41


LogicTile_15_26

 (5 0)  (767 416)  (767 416)  routing T_15_26.sp4_v_b_0 <X> T_15_26.sp4_h_r_0
 (6 1)  (768 417)  (768 417)  routing T_15_26.sp4_v_b_0 <X> T_15_26.sp4_h_r_0
 (25 2)  (787 418)  (787 418)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 418)  (796 418)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (47 2)  (809 418)  (809 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (784 419)  (784 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 419)  (785 419)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (25 3)  (787 419)  (787 419)  routing T_15_26.sp4_v_t_3 <X> T_15_26.lc_trk_g0_6
 (26 3)  (788 419)  (788 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g0_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (43 3)  (805 419)  (805 419)  LC_1 Logic Functioning bit
 (21 4)  (783 420)  (783 420)  routing T_15_26.sp4_v_b_3 <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 420)  (785 420)  routing T_15_26.sp4_v_b_3 <X> T_15_26.lc_trk_g1_3
 (26 6)  (788 422)  (788 422)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g2_0 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 422)  (793 422)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 422)  (795 422)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 422)  (796 422)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (47 6)  (809 422)  (809 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (788 423)  (788 423)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 423)  (790 423)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (37 7)  (799 423)  (799 423)  LC_3 Logic Functioning bit
 (38 7)  (800 423)  (800 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (40 7)  (802 423)  (802 423)  LC_3 Logic Functioning bit
 (42 7)  (804 423)  (804 423)  LC_3 Logic Functioning bit
 (15 8)  (777 424)  (777 424)  routing T_15_26.sp4_v_t_28 <X> T_15_26.lc_trk_g2_1
 (16 8)  (778 424)  (778 424)  routing T_15_26.sp4_v_t_28 <X> T_15_26.lc_trk_g2_1
 (17 8)  (779 424)  (779 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g2_1 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (37 8)  (799 424)  (799 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (43 8)  (805 424)  (805 424)  LC_4 Logic Functioning bit
 (47 8)  (809 424)  (809 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (776 425)  (776 425)  routing T_15_26.sp12_v_b_16 <X> T_15_26.lc_trk_g2_0
 (16 9)  (778 425)  (778 425)  routing T_15_26.sp12_v_b_16 <X> T_15_26.lc_trk_g2_0
 (17 9)  (779 425)  (779 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 425)  (789 425)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (38 9)  (800 425)  (800 425)  LC_4 Logic Functioning bit
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (783 427)  (783 427)  routing T_15_26.sp4_r_v_b_39 <X> T_15_26.lc_trk_g2_7
 (14 12)  (776 428)  (776 428)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (25 12)  (787 428)  (787 428)  routing T_15_26.sp12_v_t_1 <X> T_15_26.lc_trk_g3_2
 (14 13)  (776 429)  (776 429)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (15 13)  (777 429)  (777 429)  routing T_15_26.sp12_v_b_0 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp12_v_t_1 <X> T_15_26.lc_trk_g3_2
 (25 13)  (787 429)  (787 429)  routing T_15_26.sp12_v_t_1 <X> T_15_26.lc_trk_g3_2
 (15 14)  (777 430)  (777 430)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g3_5
 (16 14)  (778 430)  (778 430)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g3_5
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (39 0)  (855 416)  (855 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (47 0)  (863 416)  (863 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (831 417)  (831 417)  routing T_16_26.sp4_v_t_5 <X> T_16_26.lc_trk_g0_0
 (16 1)  (832 417)  (832 417)  routing T_16_26.sp4_v_t_5 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (27 4)  (843 420)  (843 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 420)  (846 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 420)  (849 420)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (41 4)  (857 420)  (857 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (52 4)  (868 420)  (868 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 421)  (847 421)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (39 5)  (855 421)  (855 421)  LC_2 Logic Functioning bit
 (41 5)  (857 421)  (857 421)  LC_2 Logic Functioning bit
 (43 5)  (859 421)  (859 421)  LC_2 Logic Functioning bit
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (40 8)  (856 424)  (856 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (42 8)  (858 424)  (858 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (48 8)  (864 424)  (864 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (41 9)  (857 425)  (857 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (43 9)  (859 425)  (859 425)  LC_4 Logic Functioning bit
 (14 10)  (830 426)  (830 426)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g2_4
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g2_4
 (15 11)  (831 427)  (831 427)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 429)  (841 429)  routing T_16_26.sp4_r_v_b_42 <X> T_16_26.lc_trk_g3_2
 (25 14)  (841 430)  (841 430)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g3_6
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g3_6
 (24 15)  (840 431)  (840 431)  routing T_16_26.sp4_h_r_38 <X> T_16_26.lc_trk_g3_6


LogicTile_17_26

 (26 0)  (900 416)  (900 416)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 416)  (907 416)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (47 0)  (921 416)  (921 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 417)  (901 417)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (16 2)  (890 418)  (890 418)  routing T_17_26.sp4_v_b_13 <X> T_17_26.lc_trk_g0_5
 (17 2)  (891 418)  (891 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 418)  (892 418)  routing T_17_26.sp4_v_b_13 <X> T_17_26.lc_trk_g0_5
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g2_0 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 418)  (907 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 418)  (908 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (38 2)  (912 418)  (912 418)  LC_1 Logic Functioning bit
 (47 2)  (921 418)  (921 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (892 419)  (892 419)  routing T_17_26.sp4_v_b_13 <X> T_17_26.lc_trk_g0_5
 (26 3)  (900 419)  (900 419)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 419)  (902 419)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 419)  (905 419)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (37 3)  (911 419)  (911 419)  LC_1 Logic Functioning bit
 (38 3)  (912 419)  (912 419)  LC_1 Logic Functioning bit
 (39 3)  (913 419)  (913 419)  LC_1 Logic Functioning bit
 (40 3)  (914 419)  (914 419)  LC_1 Logic Functioning bit
 (42 3)  (916 419)  (916 419)  LC_1 Logic Functioning bit
 (21 6)  (895 422)  (895 422)  routing T_17_26.sp4_v_b_15 <X> T_17_26.lc_trk_g1_7
 (22 6)  (896 422)  (896 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 422)  (897 422)  routing T_17_26.sp4_v_b_15 <X> T_17_26.lc_trk_g1_7
 (21 7)  (895 423)  (895 423)  routing T_17_26.sp4_v_b_15 <X> T_17_26.lc_trk_g1_7
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 424)  (897 424)  routing T_17_26.sp12_v_b_11 <X> T_17_26.lc_trk_g2_3
 (14 9)  (888 425)  (888 425)  routing T_17_26.sp4_h_r_24 <X> T_17_26.lc_trk_g2_0
 (15 9)  (889 425)  (889 425)  routing T_17_26.sp4_h_r_24 <X> T_17_26.lc_trk_g2_0
 (16 9)  (890 425)  (890 425)  routing T_17_26.sp4_h_r_24 <X> T_17_26.lc_trk_g2_0
 (17 9)  (891 425)  (891 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 426)  (897 426)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g2_7
 (21 11)  (895 427)  (895 427)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g2_7
 (22 11)  (896 427)  (896 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 427)  (897 427)  routing T_17_26.sp4_v_b_46 <X> T_17_26.lc_trk_g2_6
 (24 11)  (898 427)  (898 427)  routing T_17_26.sp4_v_b_46 <X> T_17_26.lc_trk_g2_6
 (4 12)  (878 428)  (878 428)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_9
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (900 428)  (900 428)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 428)  (903 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 428)  (904 428)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 428)  (905 428)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 428)  (906 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 428)  (907 428)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 428)  (910 428)  LC_6 Logic Functioning bit
 (37 12)  (911 428)  (911 428)  LC_6 Logic Functioning bit
 (38 12)  (912 428)  (912 428)  LC_6 Logic Functioning bit
 (39 12)  (913 428)  (913 428)  LC_6 Logic Functioning bit
 (41 12)  (915 428)  (915 428)  LC_6 Logic Functioning bit
 (43 12)  (917 428)  (917 428)  LC_6 Logic Functioning bit
 (52 12)  (926 428)  (926 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (890 429)  (890 429)  routing T_17_26.sp12_v_b_8 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (900 429)  (900 429)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 429)  (901 429)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 429)  (903 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 429)  (905 429)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 429)  (910 429)  LC_6 Logic Functioning bit
 (38 13)  (912 429)  (912 429)  LC_6 Logic Functioning bit
 (14 14)  (888 430)  (888 430)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (26 14)  (900 430)  (900 430)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 430)  (902 430)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 430)  (903 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 430)  (904 430)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 430)  (905 430)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 430)  (910 430)  LC_7 Logic Functioning bit
 (38 14)  (912 430)  (912 430)  LC_7 Logic Functioning bit
 (41 14)  (915 430)  (915 430)  LC_7 Logic Functioning bit
 (43 14)  (917 430)  (917 430)  LC_7 Logic Functioning bit
 (52 14)  (926 430)  (926 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (888 431)  (888 431)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (15 15)  (889 431)  (889 431)  routing T_17_26.sp12_v_t_3 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (901 431)  (901 431)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 431)  (902 431)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 431)  (904 431)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 431)  (905 431)  routing T_17_26.lc_trk_g1_7 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 431)  (911 431)  LC_7 Logic Functioning bit
 (39 15)  (913 431)  (913 431)  LC_7 Logic Functioning bit
 (41 15)  (915 431)  (915 431)  LC_7 Logic Functioning bit
 (43 15)  (917 431)  (917 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (14 1)  (942 417)  (942 417)  routing T_18_26.sp4_h_r_0 <X> T_18_26.lc_trk_g0_0
 (15 1)  (943 417)  (943 417)  routing T_18_26.sp4_h_r_0 <X> T_18_26.lc_trk_g0_0
 (16 1)  (944 417)  (944 417)  routing T_18_26.sp4_h_r_0 <X> T_18_26.lc_trk_g0_0
 (17 1)  (945 417)  (945 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 418)  (962 418)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 418)  (964 418)  LC_1 Logic Functioning bit
 (38 2)  (966 418)  (966 418)  LC_1 Logic Functioning bit
 (41 2)  (969 418)  (969 418)  LC_1 Logic Functioning bit
 (43 2)  (971 418)  (971 418)  LC_1 Logic Functioning bit
 (47 2)  (975 418)  (975 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 419)  (959 419)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 419)  (965 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (41 3)  (969 419)  (969 419)  LC_1 Logic Functioning bit
 (43 3)  (971 419)  (971 419)  LC_1 Logic Functioning bit
 (21 4)  (949 420)  (949 420)  routing T_18_26.sp4_v_b_11 <X> T_18_26.lc_trk_g1_3
 (22 4)  (950 420)  (950 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 420)  (951 420)  routing T_18_26.sp4_v_b_11 <X> T_18_26.lc_trk_g1_3
 (21 5)  (949 421)  (949 421)  routing T_18_26.sp4_v_b_11 <X> T_18_26.lc_trk_g1_3
 (19 6)  (947 422)  (947 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 12)  (942 428)  (942 428)  routing T_18_26.sp12_v_b_0 <X> T_18_26.lc_trk_g3_0
 (14 13)  (942 429)  (942 429)  routing T_18_26.sp12_v_b_0 <X> T_18_26.lc_trk_g3_0
 (15 13)  (943 429)  (943 429)  routing T_18_26.sp12_v_b_0 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_19_26

 (9 1)  (991 417)  (991 417)  routing T_19_26.sp4_v_t_36 <X> T_19_26.sp4_v_b_1


LogicTile_20_26

 (3 7)  (1039 423)  (1039 423)  routing T_20_26.sp12_h_l_23 <X> T_20_26.sp12_v_t_23


LogicTile_22_26

 (5 2)  (1149 418)  (1149 418)  routing T_22_26.sp4_v_t_43 <X> T_22_26.sp4_h_l_37
 (4 3)  (1148 419)  (1148 419)  routing T_22_26.sp4_v_t_43 <X> T_22_26.sp4_h_l_37
 (6 3)  (1150 419)  (1150 419)  routing T_22_26.sp4_v_t_43 <X> T_22_26.sp4_h_l_37
 (3 15)  (1147 431)  (1147 431)  routing T_22_26.sp12_h_l_22 <X> T_22_26.sp12_v_t_22


LogicTile_23_26

 (2 8)  (1200 424)  (1200 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_26

 (3 5)  (1309 421)  (1309 421)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_h_r_0
 (19 10)  (1325 426)  (1325 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_26_26

 (11 2)  (1359 418)  (1359 418)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_t_39


LogicTile_31_26

 (2 4)  (1620 420)  (1620 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_26

 (12 2)  (1738 418)  (1738 418)  routing T_33_26.span4_horz_31 <X> T_33_26.span4_vert_t_13


IO_Tile_0_25

 (4 0)  (13 400)  (13 400)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (5 1)  (12 401)  (12 401)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g0_0
 (7 1)  (10 401)  (10 401)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (11 4)  (6 404)  (6 404)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 408)  (13 408)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g1_0
 (0 9)  (17 409)  (17 409)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 409)  (12 409)  routing T_0_25.span4_vert_b_8 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0
 (9 8)  (189 408)  (189 408)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_h_r_7
 (10 8)  (190 408)  (190 408)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_h_r_7


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25

 (8 9)  (404 409)  (404 409)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_7
 (9 9)  (405 409)  (405 409)  routing T_8_25.sp4_h_l_42 <X> T_8_25.sp4_v_b_7


LogicTile_9_25



LogicTile_10_25

 (2 0)  (494 400)  (494 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 3)  (501 403)  (501 403)  routing T_10_25.sp4_v_b_1 <X> T_10_25.sp4_v_t_36


LogicTile_11_25

 (4 14)  (550 414)  (550 414)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_44
 (6 14)  (552 414)  (552 414)  routing T_11_25.sp4_v_b_1 <X> T_11_25.sp4_v_t_44


LogicTile_12_25



LogicTile_13_25

 (11 12)  (665 412)  (665 412)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11
 (13 12)  (667 412)  (667 412)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11
 (12 13)  (666 413)  (666 413)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11


LogicTile_14_25

 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 10)  (725 410)  (725 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (734 410)  (734 410)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 410)  (735 410)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 410)  (741 410)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 410)  (742 410)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (38 10)  (746 410)  (746 410)  LC_5 Logic Functioning bit
 (51 10)  (759 410)  (759 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (736 411)  (736 411)  routing T_14_25.lc_trk_g2_5 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 411)  (739 411)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (37 11)  (745 411)  (745 411)  LC_5 Logic Functioning bit
 (38 11)  (746 411)  (746 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (43 11)  (751 411)  (751 411)  LC_5 Logic Functioning bit
 (16 12)  (724 412)  (724 412)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g3_1
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g3_1
 (21 12)  (729 412)  (729 412)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 412)  (732 412)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3
 (18 13)  (726 413)  (726 413)  routing T_14_25.sp4_v_b_33 <X> T_14_25.lc_trk_g3_1
 (21 13)  (729 413)  (729 413)  routing T_14_25.sp12_v_t_0 <X> T_14_25.lc_trk_g3_3


LogicTile_15_25

 (4 0)  (766 400)  (766 400)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_v_b_0
 (6 0)  (768 400)  (768 400)  routing T_15_25.sp4_v_t_41 <X> T_15_25.sp4_v_b_0


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0


LogicTile_17_25

 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 402)  (897 402)  routing T_17_25.sp12_h_r_23 <X> T_17_25.lc_trk_g0_7
 (15 3)  (889 403)  (889 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (16 3)  (890 403)  (890 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 403)  (895 403)  routing T_17_25.sp12_h_r_23 <X> T_17_25.lc_trk_g0_7
 (4 4)  (878 404)  (878 404)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_3
 (6 4)  (880 404)  (880 404)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_3
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (5 5)  (879 405)  (879 405)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_3
 (28 5)  (902 405)  (902 405)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (41 5)  (915 405)  (915 405)  LC_2 Logic Functioning bit
 (43 5)  (917 405)  (917 405)  LC_2 Logic Functioning bit
 (46 5)  (920 405)  (920 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (891 406)  (891 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (877 407)  (877 407)  routing T_17_25.sp12_h_l_23 <X> T_17_25.sp12_v_t_23
 (18 7)  (892 407)  (892 407)  routing T_17_25.sp4_r_v_b_29 <X> T_17_25.lc_trk_g1_5
 (11 8)  (885 408)  (885 408)  routing T_17_25.sp4_h_r_3 <X> T_17_25.sp4_v_b_8
 (14 8)  (888 408)  (888 408)  routing T_17_25.sp12_v_b_0 <X> T_17_25.lc_trk_g2_0
 (14 9)  (888 409)  (888 409)  routing T_17_25.sp12_v_b_0 <X> T_17_25.lc_trk_g2_0
 (15 9)  (889 409)  (889 409)  routing T_17_25.sp12_v_b_0 <X> T_17_25.lc_trk_g2_0
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (27 10)  (901 410)  (901 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 410)  (904 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 410)  (905 410)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (37 10)  (911 410)  (911 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (41 10)  (915 410)  (915 410)  LC_5 Logic Functioning bit
 (43 10)  (917 410)  (917 410)  LC_5 Logic Functioning bit
 (47 10)  (921 410)  (921 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (882 411)  (882 411)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_42
 (9 11)  (883 411)  (883 411)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_42
 (10 11)  (884 411)  (884 411)  routing T_17_25.sp4_h_r_1 <X> T_17_25.sp4_v_t_42
 (26 11)  (900 411)  (900 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 411)  (901 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 411)  (902 411)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (13 12)  (887 412)  (887 412)  routing T_17_25.sp4_v_t_46 <X> T_17_25.sp4_v_b_11
 (25 12)  (899 412)  (899 412)  routing T_17_25.sp4_v_b_26 <X> T_17_25.lc_trk_g3_2
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 413)  (897 413)  routing T_17_25.sp4_v_b_26 <X> T_17_25.lc_trk_g3_2


LogicTile_18_25

 (22 3)  (950 403)  (950 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 403)  (951 403)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g0_6
 (24 3)  (952 403)  (952 403)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g0_6
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g0_6 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (37 6)  (965 406)  (965 406)  LC_3 Logic Functioning bit
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (39 6)  (967 406)  (967 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (51 6)  (979 406)  (979 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g2_1 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g0_6 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (15 8)  (943 408)  (943 408)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g2_1
 (16 8)  (944 408)  (944 408)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g2_1
 (17 8)  (945 408)  (945 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 408)  (946 408)  routing T_18_25.sp4_h_r_33 <X> T_18_25.lc_trk_g2_1
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (19 13)  (947 413)  (947 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 415)  (947 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_25



LogicTile_20_25

 (4 15)  (1040 415)  (1040 415)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_l_44


LogicTile_21_25

 (8 7)  (1098 407)  (1098 407)  routing T_21_25.sp4_h_l_41 <X> T_21_25.sp4_v_t_41
 (5 13)  (1095 413)  (1095 413)  routing T_21_25.sp4_h_r_9 <X> T_21_25.sp4_v_b_9


LogicTile_22_25

 (2 8)  (1146 408)  (1146 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25

 (2 14)  (1404 414)  (1404 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_25

 (3 3)  (1459 403)  (1459 403)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_h_l_23


LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23
 (8 15)  (1572 415)  (1572 415)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_t_47


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36
 (9 10)  (189 394)  (189 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42


LogicTile_5_24

 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (8 6)  (404 390)  (404 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41
 (10 6)  (406 390)  (406 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41


LogicTile_9_24



LogicTile_10_24

 (19 1)  (511 385)  (511 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_11_24



LogicTile_12_24

 (11 11)  (611 395)  (611 395)  routing T_12_24.sp4_h_r_8 <X> T_12_24.sp4_h_l_45


LogicTile_13_24



LogicTile_14_24

 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_24

 (6 8)  (768 392)  (768 392)  routing T_15_24.sp4_v_t_38 <X> T_15_24.sp4_v_b_6
 (5 9)  (767 393)  (767 393)  routing T_15_24.sp4_v_t_38 <X> T_15_24.sp4_v_b_6
 (13 9)  (775 393)  (775 393)  routing T_15_24.sp4_v_t_38 <X> T_15_24.sp4_h_r_8
 (3 12)  (765 396)  (765 396)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_r_1
 (3 13)  (765 397)  (765 397)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_r_1
 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_24

 (3 4)  (819 388)  (819 388)  routing T_16_24.sp12_v_t_23 <X> T_16_24.sp12_h_r_0
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (11 11)  (827 395)  (827 395)  routing T_16_24.sp4_h_r_0 <X> T_16_24.sp4_h_l_45
 (13 11)  (829 395)  (829 395)  routing T_16_24.sp4_h_r_0 <X> T_16_24.sp4_h_l_45
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_24

 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (15 6)  (889 390)  (889 390)  routing T_17_24.sp4_v_b_21 <X> T_17_24.lc_trk_g1_5
 (16 6)  (890 390)  (890 390)  routing T_17_24.sp4_v_b_21 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (888 391)  (888 391)  routing T_17_24.sp4_r_v_b_28 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 8)  (888 392)  (888 392)  routing T_17_24.sp12_v_b_0 <X> T_17_24.lc_trk_g2_0
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (47 8)  (921 392)  (921 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (888 393)  (888 393)  routing T_17_24.sp12_v_b_0 <X> T_17_24.lc_trk_g2_0
 (15 9)  (889 393)  (889 393)  routing T_17_24.sp12_v_b_0 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (21 9)  (895 393)  (895 393)  routing T_17_24.sp4_r_v_b_35 <X> T_17_24.lc_trk_g2_3
 (27 9)  (901 393)  (901 393)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 393)  (911 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (11 12)  (885 396)  (885 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (13 12)  (887 396)  (887 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (14 12)  (888 396)  (888 396)  routing T_17_24.sp4_h_l_21 <X> T_17_24.lc_trk_g3_0
 (15 13)  (889 397)  (889 397)  routing T_17_24.sp4_h_l_21 <X> T_17_24.lc_trk_g3_0
 (16 13)  (890 397)  (890 397)  routing T_17_24.sp4_h_l_21 <X> T_17_24.lc_trk_g3_0
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (895 398)  (895 398)  routing T_17_24.sp4_v_t_26 <X> T_17_24.lc_trk_g3_7
 (22 14)  (896 398)  (896 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 398)  (897 398)  routing T_17_24.sp4_v_t_26 <X> T_17_24.lc_trk_g3_7
 (28 14)  (902 398)  (902 398)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 398)  (905 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 398)  (907 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 398)  (910 398)  LC_7 Logic Functioning bit
 (38 14)  (912 398)  (912 398)  LC_7 Logic Functioning bit
 (41 14)  (915 398)  (915 398)  LC_7 Logic Functioning bit
 (43 14)  (917 398)  (917 398)  LC_7 Logic Functioning bit
 (52 14)  (926 398)  (926 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (895 399)  (895 399)  routing T_17_24.sp4_v_t_26 <X> T_17_24.lc_trk_g3_7
 (27 15)  (901 399)  (901 399)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 399)  (902 399)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 399)  (903 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 399)  (905 399)  routing T_17_24.lc_trk_g3_7 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (38 15)  (912 399)  (912 399)  LC_7 Logic Functioning bit
 (40 15)  (914 399)  (914 399)  LC_7 Logic Functioning bit
 (42 15)  (916 399)  (916 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (26 0)  (954 384)  (954 384)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 384)  (958 384)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 384)  (962 384)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (38 0)  (966 384)  (966 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (52 0)  (980 384)  (980 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 385)  (959 385)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (38 1)  (966 385)  (966 385)  LC_0 Logic Functioning bit
 (19 2)  (947 386)  (947 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (953 386)  (953 386)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g0_6
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g0_6
 (25 3)  (953 387)  (953 387)  routing T_18_24.sp12_h_l_5 <X> T_18_24.lc_trk_g0_6
 (15 7)  (943 391)  (943 391)  routing T_18_24.sp4_v_t_9 <X> T_18_24.lc_trk_g1_4
 (16 7)  (944 391)  (944 391)  routing T_18_24.sp4_v_t_9 <X> T_18_24.lc_trk_g1_4
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 8)  (949 392)  (949 392)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (46 8)  (974 392)  (974 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (949 393)  (949 393)  routing T_18_24.sp4_v_t_22 <X> T_18_24.lc_trk_g2_3
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (21 12)  (949 396)  (949 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 396)  (951 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (24 12)  (952 396)  (952 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (14 15)  (942 399)  (942 399)  routing T_18_24.sp4_r_v_b_44 <X> T_18_24.lc_trk_g3_4
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 399)  (953 399)  routing T_18_24.sp4_r_v_b_46 <X> T_18_24.lc_trk_g3_6


LogicTile_19_24



LogicTile_20_24

 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 15)  (1049 399)  (1049 399)  routing T_20_24.sp4_v_b_6 <X> T_20_24.sp4_h_l_46


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (3 7)  (1459 391)  (1459 391)  routing T_28_24.sp12_h_l_23 <X> T_28_24.sp12_v_t_23


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_vert_b_0 <X> T_33_24.span4_vert_t_12


IO_Tile_0_23

 (11 0)  (6 368)  (6 368)  routing T_0_23.span4_vert_b_0 <X> T_0_23.span4_vert_t_12
 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_23

 (19 6)  (511 374)  (511 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_23

 (11 4)  (557 372)  (557 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (13 4)  (559 372)  (559 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9


LogicTile_13_23

 (10 4)  (664 372)  (664 372)  routing T_13_23.sp4_v_t_46 <X> T_13_23.sp4_h_r_4
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_v_t_46 <X> T_13_23.sp4_v_b_7
 (10 9)  (664 377)  (664 377)  routing T_13_23.sp4_v_t_46 <X> T_13_23.sp4_v_b_7
 (8 11)  (662 379)  (662 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42
 (9 11)  (663 379)  (663 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42
 (10 11)  (664 379)  (664 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (4 4)  (712 372)  (712 372)  routing T_14_23.sp4_v_t_38 <X> T_14_23.sp4_v_b_3
 (2 8)  (710 376)  (710 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (727 381)  (727 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_23

 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_3


LogicTile_16_23

 (16 4)  (832 372)  (832 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (18 5)  (834 373)  (834 373)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (13 6)  (829 374)  (829 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_v_t_40
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (52 12)  (868 380)  (868 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_23

 (25 0)  (899 368)  (899 368)  routing T_17_23.sp4_v_b_2 <X> T_17_23.lc_trk_g0_2
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 369)  (897 369)  routing T_17_23.sp4_v_b_2 <X> T_17_23.lc_trk_g0_2
 (6 2)  (880 370)  (880 370)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_v_t_37
 (13 2)  (887 370)  (887 370)  routing T_17_23.sp4_v_b_2 <X> T_17_23.sp4_v_t_39
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (52 2)  (926 370)  (926 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (879 371)  (879 371)  routing T_17_23.sp4_v_b_9 <X> T_17_23.sp4_v_t_37
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (38 3)  (912 371)  (912 371)  LC_1 Logic Functioning bit
 (40 3)  (914 371)  (914 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (4 4)  (878 372)  (878 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (6 4)  (880 372)  (880 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (5 5)  (879 373)  (879 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 373)  (899 373)  routing T_17_23.sp4_r_v_b_26 <X> T_17_23.lc_trk_g1_2
 (16 11)  (890 379)  (890 379)  routing T_17_23.sp12_v_b_12 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (8 13)  (882 381)  (882 381)  routing T_17_23.sp4_h_l_41 <X> T_17_23.sp4_v_b_10
 (9 13)  (883 381)  (883 381)  routing T_17_23.sp4_h_l_41 <X> T_17_23.sp4_v_b_10
 (10 13)  (884 381)  (884 381)  routing T_17_23.sp4_h_l_41 <X> T_17_23.sp4_v_b_10
 (5 15)  (879 383)  (879 383)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_t_44


LogicTile_18_23

 (11 6)  (939 374)  (939 374)  routing T_18_23.sp4_v_b_2 <X> T_18_23.sp4_v_t_40
 (12 7)  (940 375)  (940 375)  routing T_18_23.sp4_v_b_2 <X> T_18_23.sp4_v_t_40
 (11 8)  (939 376)  (939 376)  routing T_18_23.sp4_v_t_37 <X> T_18_23.sp4_v_b_8
 (13 8)  (941 376)  (941 376)  routing T_18_23.sp4_v_t_37 <X> T_18_23.sp4_v_b_8


LogicTile_20_23

 (19 6)  (1055 374)  (1055 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_21_23

 (8 5)  (1098 373)  (1098 373)  routing T_21_23.sp4_h_r_4 <X> T_21_23.sp4_v_b_4


RAM_Tile_25_23

 (8 6)  (1314 374)  (1314 374)  routing T_25_23.sp4_v_t_47 <X> T_25_23.sp4_h_l_41
 (9 6)  (1315 374)  (1315 374)  routing T_25_23.sp4_v_t_47 <X> T_25_23.sp4_h_l_41
 (10 6)  (1316 374)  (1316 374)  routing T_25_23.sp4_v_t_47 <X> T_25_23.sp4_h_l_41


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (4 14)  (1730 382)  (1730 382)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (5 15)  (1731 383)  (1731 383)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (7 15)  (1733 383)  (1733 383)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (5 4)  (12 356)  (12 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (7 4)  (10 356)  (10 356)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 356)  (9 356)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g0_5
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (4 5)  (13 357)  (13 357)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g0_4
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_5 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_4 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0
 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (3 4)  (549 356)  (549 356)  routing T_11_22.sp12_v_b_0 <X> T_11_22.sp12_h_r_0
 (3 5)  (549 357)  (549 357)  routing T_11_22.sp12_v_b_0 <X> T_11_22.sp12_h_r_0
 (3 6)  (549 358)  (549 358)  routing T_11_22.sp12_v_b_0 <X> T_11_22.sp12_v_t_23
 (4 6)  (550 358)  (550 358)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38
 (5 7)  (551 359)  (551 359)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38


LogicTile_12_22

 (19 15)  (619 367)  (619 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (4 6)  (658 358)  (658 358)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_v_t_38


LogicTile_14_22

 (2 8)  (710 360)  (710 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_22

 (2 0)  (764 352)  (764 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 2)  (766 354)  (766 354)  routing T_15_22.sp4_v_b_0 <X> T_15_22.sp4_v_t_37
 (3 6)  (765 358)  (765 358)  routing T_15_22.sp12_v_b_0 <X> T_15_22.sp12_v_t_23
 (4 6)  (766 358)  (766 358)  routing T_15_22.sp4_v_b_7 <X> T_15_22.sp4_v_t_38
 (6 6)  (768 358)  (768 358)  routing T_15_22.sp4_v_b_7 <X> T_15_22.sp4_v_t_38


LogicTile_16_22

 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 356)  (839 356)  routing T_16_22.sp12_h_r_11 <X> T_16_22.lc_trk_g1_3
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (47 6)  (863 358)  (863 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 359)  (843 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (21 14)  (837 366)  (837 366)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7
 (21 15)  (837 367)  (837 367)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_r_v_b_46 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (4 12)  (878 364)  (878 364)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9


LogicTile_18_22

 (11 12)  (939 364)  (939 364)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_b_11
 (13 12)  (941 364)  (941 364)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_b_11
 (12 13)  (940 365)  (940 365)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_b_11
 (13 14)  (941 366)  (941 366)  routing T_18_22.sp4_v_b_11 <X> T_18_22.sp4_v_t_46


LogicTile_21_22

 (3 13)  (1093 365)  (1093 365)  routing T_21_22.sp12_h_l_22 <X> T_21_22.sp12_h_r_1


LogicTile_22_22

 (3 3)  (1147 355)  (1147 355)  routing T_22_22.sp12_v_b_0 <X> T_22_22.sp12_h_l_23


LogicTile_26_22

 (1 3)  (1349 355)  (1349 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_22

 (4 1)  (1514 353)  (1514 353)  routing T_29_22.sp4_h_l_41 <X> T_29_22.sp4_h_r_0
 (6 1)  (1516 353)  (1516 353)  routing T_29_22.sp4_h_l_41 <X> T_29_22.sp4_h_r_0


IO_Tile_33_22

 (12 6)  (1738 358)  (1738 358)  routing T_33_22.span4_horz_37 <X> T_33_22.span4_vert_t_14


IO_Tile_0_21

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_21

 (3 4)  (237 340)  (237 340)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_h_r_0


RAM_Tile_8_21

 (4 1)  (400 337)  (400 337)  routing T_8_21.sp4_v_t_42 <X> T_8_21.sp4_h_r_0
 (11 15)  (407 351)  (407 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_h_l_46
 (13 15)  (409 351)  (409 351)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_h_l_46


LogicTile_11_21

 (8 1)  (554 337)  (554 337)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_1
 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_36
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_v_t_16 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.sp4_v_t_16 <X> T_11_21.lc_trk_g2_5
 (21 12)  (567 348)  (567 348)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (15 14)  (561 350)  (561 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5
 (16 14)  (562 350)  (562 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g3_5


LogicTile_12_21

 (5 6)  (605 342)  (605 342)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_38
 (4 7)  (604 343)  (604 343)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_38
 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_21

 (9 9)  (663 345)  (663 345)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_7
 (10 9)  (664 345)  (664 345)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_7


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23


LogicTile_15_21

 (19 0)  (781 336)  (781 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (6 4)  (768 340)  (768 340)  routing T_15_21.sp4_v_t_37 <X> T_15_21.sp4_v_b_3
 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_v_t_37 <X> T_15_21.sp4_v_b_3


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (6 3)  (822 339)  (822 339)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_h_l_37
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_h_r_1


LogicTile_17_21

 (11 0)  (885 336)  (885 336)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_2
 (3 1)  (877 337)  (877 337)  routing T_17_21.sp12_h_l_23 <X> T_17_21.sp12_v_b_0
 (12 1)  (886 337)  (886 337)  routing T_17_21.sp4_v_t_46 <X> T_17_21.sp4_v_b_2
 (15 2)  (889 338)  (889 338)  routing T_17_21.bot_op_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (889 339)  (889 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 344)  (904 344)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (47 8)  (921 344)  (921 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (3 12)  (877 348)  (877 348)  routing T_17_21.sp12_v_t_22 <X> T_17_21.sp12_h_r_1
 (11 12)  (885 348)  (885 348)  routing T_17_21.sp4_v_t_38 <X> T_17_21.sp4_v_b_11
 (13 12)  (887 348)  (887 348)  routing T_17_21.sp4_v_t_38 <X> T_17_21.sp4_v_b_11
 (25 12)  (899 348)  (899 348)  routing T_17_21.sp4_v_b_26 <X> T_17_21.lc_trk_g3_2
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp4_v_b_26 <X> T_17_21.lc_trk_g3_2


LogicTile_18_21

 (11 4)  (939 340)  (939 340)  routing T_18_21.sp4_v_t_39 <X> T_18_21.sp4_v_b_5
 (12 5)  (940 341)  (940 341)  routing T_18_21.sp4_v_t_39 <X> T_18_21.sp4_v_b_5
 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.sp4_v_b_22 <X> T_18_21.lc_trk_g1_6
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (46 8)  (974 344)  (974 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp12_v_b_16 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp12_v_b_16 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (6 14)  (934 350)  (934 350)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_v_t_44
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (5 15)  (933 351)  (933 351)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_v_t_44


LogicTile_21_21

 (6 0)  (1096 336)  (1096 336)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_0
 (5 1)  (1095 337)  (1095 337)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_0


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 13)  (1459 349)  (1459 349)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_h_r_1


LogicTile_29_21

 (3 7)  (1513 343)  (1513 343)  routing T_29_21.sp12_h_l_23 <X> T_29_21.sp12_v_t_23
 (3 15)  (1513 351)  (1513 351)  routing T_29_21.sp12_h_l_22 <X> T_29_21.sp12_v_t_22


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (6 0)  (1732 336)  (1732 336)  routing T_33_21.span12_horz_9 <X> T_33_21.lc_trk_g0_1
 (7 0)  (1733 336)  (1733 336)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (1 2)  (1727 338)  (1727 338)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (4 4)  (13 324)  (13 324)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g0_4
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (5 5)  (12 325)  (12 325)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g0_4
 (7 5)  (10 325)  (10 325)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_4 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 332)  (13 332)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g1_4
 (5 13)  (12 333)  (12 333)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (4 14)  (13 334)  (13 334)  routing T_0_20.span4_horz_14 <X> T_0_20.lc_trk_g1_6
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (4 15)  (13 335)  (13 335)  routing T_0_20.span4_horz_14 <X> T_0_20.lc_trk_g1_6
 (6 15)  (11 335)  (11 335)  routing T_0_20.span4_horz_14 <X> T_0_20.lc_trk_g1_6
 (7 15)  (10 335)  (10 335)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_14 lc_trk_g1_6


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_3_20

 (5 6)  (131 326)  (131 326)  routing T_3_20.sp4_v_b_3 <X> T_3_20.sp4_h_l_38


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_10_20

 (13 13)  (505 333)  (505 333)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_r_11


LogicTile_11_20

 (3 8)  (549 328)  (549 328)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_v_b_1
 (3 9)  (549 329)  (549 329)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_v_b_1


LogicTile_12_20

 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_20

 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (52 2)  (706 322)  (706 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (10 5)  (664 325)  (664 325)  routing T_13_20.sp4_h_r_11 <X> T_13_20.sp4_v_b_4
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (25 11)  (679 331)  (679 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g3_5
 (25 14)  (679 334)  (679 334)  routing T_13_20.sp4_v_b_30 <X> T_13_20.lc_trk_g3_6
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 335)  (677 335)  routing T_13_20.sp4_v_b_30 <X> T_13_20.lc_trk_g3_6


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 13)  (719 333)  (719 333)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_h_r_11


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (787 322)  (787 322)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g0_6
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp4_v_t_3 <X> T_15_20.lc_trk_g0_6
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (5 8)  (767 328)  (767 328)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_h_r_6
 (25 10)  (787 330)  (787 330)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g2_6
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g2_6
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (52 12)  (814 332)  (814 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (0 14)  (762 334)  (762 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (52 14)  (814 334)  (814 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_h_l_16 <X> T_15_20.lc_trk_g3_5
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_v_b_19 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_v_b_19 <X> T_16_20.lc_trk_g1_3
 (0 5)  (816 325)  (816 325)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (51 8)  (867 328)  (867 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_r_v_b_38 <X> T_16_20.lc_trk_g2_6
 (11 12)  (827 332)  (827 332)  routing T_16_20.sp4_h_r_6 <X> T_16_20.sp4_v_b_11
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (51 12)  (867 332)  (867 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 334)  (831 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.sp4_h_l_24 <X> T_16_20.lc_trk_g3_5
 (25 14)  (841 334)  (841 334)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 335)  (839 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (52 0)  (926 320)  (926 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (879 322)  (879 322)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_h_l_37
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (53 2)  (927 322)  (927 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (52 4)  (926 324)  (926 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (11 5)  (885 325)  (885 325)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_5
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (15 6)  (889 326)  (889 326)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g1_5
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 326)  (895 326)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 326)  (897 326)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g1_7
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (13 7)  (887 327)  (887 327)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_h_l_40
 (18 7)  (892 327)  (892 327)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g1_5
 (21 7)  (895 327)  (895 327)  routing T_17_20.sp4_v_b_15 <X> T_17_20.lc_trk_g1_7
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (53 7)  (927 327)  (927 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (52 8)  (926 328)  (926 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (892 329)  (892 329)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (25 10)  (899 330)  (899 330)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (21 12)  (895 332)  (895 332)  routing T_17_20.sp12_v_t_0 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 332)  (898 332)  routing T_17_20.sp12_v_t_0 <X> T_17_20.lc_trk_g3_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (51 12)  (925 332)  (925 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp12_v_t_0 <X> T_17_20.lc_trk_g3_3
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 334)  (886 334)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_46
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_b_47 <X> T_17_20.lc_trk_g3_7
 (24 14)  (898 334)  (898 334)  routing T_17_20.sp4_v_b_47 <X> T_17_20.lc_trk_g3_7
 (0 15)  (874 335)  (874 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (885 335)  (885 335)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_46
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_r_v_b_45 <X> T_17_20.lc_trk_g3_5
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6


LogicTile_18_20

 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0


LogicTile_20_20

 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (48 10)  (1084 330)  (1084 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (1040 331)  (1040 331)  routing T_20_20.sp4_h_r_10 <X> T_20_20.sp4_h_l_43
 (6 11)  (1042 331)  (1042 331)  routing T_20_20.sp4_h_r_10 <X> T_20_20.sp4_h_l_43
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (46 11)  (1082 331)  (1082 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_r_v_b_41 <X> T_20_20.lc_trk_g3_1
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_vert_b_0 <X> T_0_19.span4_vert_t_12
 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_19

 (11 4)  (557 308)  (557 308)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_v_b_5
 (13 4)  (559 308)  (559 308)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_v_b_5


LogicTile_13_19

 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_v_b_3
 (6 4)  (660 308)  (660 308)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_v_b_3
 (6 8)  (660 312)  (660 312)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_6


LogicTile_14_19

 (0 0)  (708 304)  (708 304)  Negative Clock bit

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_3
 (3 8)  (711 312)  (711 312)  routing T_14_19.sp12_h_r_1 <X> T_14_19.sp12_v_b_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (3 9)  (711 313)  (711 313)  routing T_14_19.sp12_h_r_1 <X> T_14_19.sp12_v_b_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (21 12)  (729 316)  (729 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (19 13)  (727 317)  (727 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (52 14)  (760 318)  (760 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (47 0)  (809 304)  (809 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (777 306)  (777 306)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (783 306)  (783 306)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g0_7
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (18 3)  (780 307)  (780 307)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g0_5
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (21 4)  (783 308)  (783 308)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_r_5 <X> T_15_19.sp4_v_b_5
 (15 5)  (777 309)  (777 309)  routing T_15_19.sp4_v_t_5 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp4_v_t_5 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g1_7
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (15 8)  (777 312)  (777 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (21 8)  (783 312)  (783 312)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g2_3
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.input_2_4
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (25 10)  (787 314)  (787 314)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g2_6
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (46 10)  (808 314)  (808 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 314)  (813 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (814 314)  (814 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (52 11)  (814 315)  (814 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (783 316)  (783 316)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g3_3
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (19 13)  (781 317)  (781 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.input_2_6
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (16 14)  (778 318)  (778 318)  routing T_15_19.sp4_v_t_16 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.sp4_v_t_16 <X> T_15_19.lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (14 0)  (830 304)  (830 304)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g0_0
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp12_h_l_16 <X> T_16_19.lc_trk_g0_3
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (46 0)  (862 304)  (862 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp12_h_l_16 <X> T_16_19.lc_trk_g0_3
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 306)  (851 306)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_1
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g1_5
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g2_0
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (14 10)  (830 314)  (830 314)  routing T_16_19.sp12_v_t_3 <X> T_16_19.lc_trk_g2_4
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp12_v_t_3 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp12_v_t_3 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (0 12)  (816 316)  (816 316)  routing T_16_19.glb_netwk_2 <X> T_16_19.glb2local_3
 (1 12)  (817 316)  (817 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (40 12)  (856 316)  (856 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (52 13)  (868 317)  (868 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (869 317)  (869 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (50 14)  (866 318)  (866 318)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (869 318)  (869 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit
 (46 15)  (862 319)  (862 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (867 319)  (867 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_7 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (12 3)  (886 307)  (886 307)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_t_39
 (0 4)  (874 308)  (874 308)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (52 4)  (926 308)  (926 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (874 309)  (874 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_r_v_b_29 <X> T_17_19.lc_trk_g1_5
 (11 8)  (885 312)  (885 312)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (21 8)  (895 312)  (895 312)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (12 9)  (886 313)  (886 313)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_8
 (21 9)  (895 313)  (895 313)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (3 12)  (877 316)  (877 316)  routing T_17_19.sp12_v_t_22 <X> T_17_19.sp12_h_r_1
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g3_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (52 12)  (926 316)  (926 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp4_h_r_27 <X> T_17_19.lc_trk_g3_3
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 318)  (889 318)  routing T_17_19.sp4_v_t_32 <X> T_17_19.lc_trk_g3_5
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_t_32 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (874 319)  (874 319)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_l_23


LogicTile_23_19

 (3 5)  (1201 309)  (1201 309)  routing T_23_19.sp12_h_l_23 <X> T_23_19.sp12_h_r_0


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_29_19

 (2 4)  (1512 308)  (1512 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 15)  (1513 319)  (1513 319)  routing T_29_19.sp12_h_l_22 <X> T_29_19.sp12_v_t_22


LogicTile_32_19

 (8 8)  (1680 312)  (1680 312)  routing T_32_19.sp4_h_l_42 <X> T_32_19.sp4_h_r_7


IO_Tile_33_19

 (14 1)  (1740 305)  (1740 305)  routing T_33_19.span4_vert_t_12 <X> T_33_19.span4_vert_b_0
 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (14 3)  (1740 307)  (1740 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g1_6 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (4 14)  (1730 318)  (1730 318)  routing T_33_19.span4_vert_b_14 <X> T_33_19.lc_trk_g1_6
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit
 (5 15)  (1731 319)  (1731 319)  routing T_33_19.span4_vert_b_14 <X> T_33_19.lc_trk_g1_6
 (7 15)  (1733 319)  (1733 319)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 292)  (6 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 296)  (13 296)  routing T_0_18.span4_horz_0 <X> T_0_18.lc_trk_g1_0
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 297)  (11 297)  routing T_0_18.span4_horz_0 <X> T_0_18.lc_trk_g1_0
 (7 9)  (10 297)  (10 297)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g1_3
 (6 10)  (11 298)  (11 298)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_0 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 301)  (13 301)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g1_4
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_4 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (5 10)  (131 298)  (131 298)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43
 (4 11)  (130 299)  (130 299)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43


LogicTile_4_18

 (6 3)  (186 291)  (186 291)  routing T_4_18.sp4_h_r_0 <X> T_4_18.sp4_h_l_37
 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0
 (19 15)  (199 303)  (199 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (4 3)  (400 291)  (400 291)  routing T_8_18.sp4_h_r_4 <X> T_8_18.sp4_h_l_37
 (6 3)  (402 291)  (402 291)  routing T_8_18.sp4_h_r_4 <X> T_8_18.sp4_h_l_37
 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_11_18

 (3 6)  (549 294)  (549 294)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23
 (3 7)  (549 295)  (549 295)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23


LogicTile_12_18

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (51 0)  (651 288)  (651 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (9 6)  (609 294)  (609 294)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_41
 (10 6)  (610 294)  (610 294)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_41
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp4_r_v_b_42 <X> T_12_18.lc_trk_g3_2
 (3 14)  (603 302)  (603 302)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22
 (3 15)  (603 303)  (603 303)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (21 4)  (675 292)  (675 292)  routing T_13_18.sp4_v_b_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp4_v_b_3 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (4 6)  (658 294)  (658 294)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_v_t_38
 (6 10)  (660 298)  (660 298)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_v_t_43
 (5 11)  (659 299)  (659 299)  routing T_13_18.sp4_v_b_3 <X> T_13_18.sp4_v_t_43
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (659 301)  (659 301)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_9
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (44 1)  (752 289)  (752 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (3 3)  (711 291)  (711 291)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_h_l_23
 (14 3)  (722 291)  (722 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g1_3
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g1_3
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (4 1)  (766 289)  (766 289)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_r_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.top_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (51 2)  (813 290)  (813 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (18 3)  (780 291)  (780 291)  routing T_15_18.top_op_5 <X> T_15_18.lc_trk_g0_5
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (14 4)  (776 292)  (776 292)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (15 5)  (777 293)  (777 293)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g1_5
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (15 9)  (777 297)  (777 297)  routing T_15_18.tnr_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (15 12)  (777 300)  (777 300)  routing T_15_18.tnr_op_1 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g3_2
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (47 12)  (809 300)  (809 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (770 301)  (770 301)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_v_b_10
 (10 13)  (772 301)  (772 301)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_v_b_10
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g3_2
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (47 14)  (809 302)  (809 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (776 303)  (776 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (825 290)  (825 290)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_l_36
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g3_3
 (0 14)  (816 302)  (816 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 302)  (831 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (0 15)  (816 303)  (816 303)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (0 0)  (874 288)  (874 288)  Negative Clock bit

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (888 290)  (888 290)  routing T_17_18.sp4_v_b_4 <X> T_17_18.lc_trk_g0_4
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_v_b_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 292)  (897 292)  routing T_17_18.sp12_h_l_16 <X> T_17_18.lc_trk_g1_3
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (21 5)  (895 293)  (895 293)  routing T_17_18.sp12_h_l_16 <X> T_17_18.lc_trk_g1_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 294)  (908 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (12 10)  (886 298)  (886 298)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_h_l_45
 (11 11)  (885 299)  (885 299)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_h_l_45
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (48 15)  (922 303)  (922 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_18

 (21 0)  (949 288)  (949 288)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g0_3
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (15 10)  (943 298)  (943 298)  routing T_18_18.sp4_h_l_24 <X> T_18_18.lc_trk_g2_5
 (16 10)  (944 298)  (944 298)  routing T_18_18.sp4_h_l_24 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.sp4_h_l_24 <X> T_18_18.lc_trk_g2_5
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 300)  (961 300)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (46 13)  (974 301)  (974 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_19_18

 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47
 (10 15)  (992 303)  (992 303)  routing T_19_18.sp4_v_b_7 <X> T_19_18.sp4_v_t_47


LogicTile_20_18

 (3 6)  (1039 294)  (1039 294)  routing T_20_18.sp12_v_b_0 <X> T_20_18.sp12_v_t_23


LogicTile_21_18

 (4 13)  (1094 301)  (1094 301)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_h_r_9
 (6 13)  (1096 301)  (1096 301)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_h_r_9


RAM_Tile_25_18

 (6 13)  (1312 301)  (1312 301)  routing T_25_18.sp4_h_l_44 <X> T_25_18.sp4_h_r_9


LogicTile_29_18

 (5 0)  (1515 288)  (1515 288)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0
 (4 1)  (1514 289)  (1514 289)  routing T_29_18.sp4_h_l_44 <X> T_29_18.sp4_h_r_0


IO_Tile_33_18

 (14 1)  (1740 289)  (1740 289)  routing T_33_18.span4_vert_t_12 <X> T_33_18.span4_vert_b_0
 (12 6)  (1738 294)  (1738 294)  routing T_33_18.span4_horz_37 <X> T_33_18.span4_vert_t_14


IO_Tile_0_17

 (4 0)  (13 272)  (13 272)  routing T_0_17.span4_vert_b_8 <X> T_0_17.lc_trk_g0_0
 (5 1)  (12 273)  (12 273)  routing T_0_17.span4_vert_b_8 <X> T_0_17.lc_trk_g0_0
 (7 1)  (10 273)  (10 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_11_17

 (4 12)  (550 284)  (550 284)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_9
 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_9


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_17

 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp4_r_v_b_27 <X> T_13_17.lc_trk_g1_3
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp12_h_r_23 <X> T_13_17.lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g1_6
 (21 7)  (675 279)  (675 279)  routing T_13_17.sp12_h_r_23 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g1_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (52 10)  (706 282)  (706 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (3 12)  (657 284)  (657 284)  routing T_13_17.sp12_v_t_22 <X> T_13_17.sp12_h_r_1


LogicTile_15_17

 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_40


LogicTile_16_17

 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (53 1)  (869 273)  (869 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (21 3)  (837 275)  (837 275)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_17

 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (874 278)  (874 278)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (1 6)  (875 278)  (875 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (47 6)  (921 278)  (921 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (925 278)  (925 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (0 7)  (874 279)  (874 279)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (1 7)  (875 279)  (875 279)  routing T_17_17.glb_netwk_7 <X> T_17_17.glb2local_0
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit


LogicTile_20_17

 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23


LogicTile_22_17

 (3 13)  (1147 285)  (1147 285)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_h_r_1


RAM_Tile_25_17

 (3 13)  (1309 285)  (1309 285)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_h_r_1


LogicTile_26_17

 (3 6)  (1351 278)  (1351 278)  routing T_26_17.sp12_v_b_0 <X> T_26_17.sp12_v_t_23


LogicTile_32_17

 (2 6)  (1674 278)  (1674 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (6 12)  (1732 284)  (1732 284)  routing T_33_17.span12_horz_21 <X> T_33_17.lc_trk_g1_5
 (7 12)  (1733 284)  (1733 284)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (1734 285)  (1734 285)  routing T_33_17.span12_horz_21 <X> T_33_17.lc_trk_g1_5
 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_19 <X> T_33_17.span4_vert_b_3
 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_horz_19 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (8 5)  (9 261)  (9 261)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (6 9)  (11 265)  (11 265)  routing T_0_16.span12_horz_8 <X> T_0_16.lc_trk_g1_0
 (7 9)  (10 265)  (10 265)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (4 6)  (130 262)  (130 262)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_v_t_38
 (5 7)  (131 263)  (131 263)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_v_t_38


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42
 (19 15)  (199 271)  (199 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_16

 (5 0)  (401 256)  (401 256)  routing T_8_16.sp4_v_b_0 <X> T_8_16.sp4_h_r_0
 (6 1)  (402 257)  (402 257)  routing T_8_16.sp4_v_b_0 <X> T_8_16.sp4_h_r_0
 (3 2)  (399 258)  (399 258)  routing T_8_16.sp12_h_r_0 <X> T_8_16.sp12_h_l_23
 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_h_r_0 <X> T_8_16.sp12_h_l_23


LogicTile_10_16

 (3 11)  (495 267)  (495 267)  routing T_10_16.sp12_v_b_1 <X> T_10_16.sp12_h_l_22


LogicTile_12_16

 (3 0)  (603 256)  (603 256)  routing T_12_16.sp12_v_t_23 <X> T_12_16.sp12_v_b_0
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 4)  (614 260)  (614 260)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (14 5)  (614 261)  (614 261)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (15 5)  (615 261)  (615 261)  routing T_12_16.sp12_h_r_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (11 9)  (611 265)  (611 265)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_h_r_8
 (13 9)  (613 265)  (613 265)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_h_r_8
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (48 12)  (648 268)  (648 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit


LogicTile_13_16

 (4 0)  (658 256)  (658 256)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_v_b_0
 (6 0)  (660 256)  (660 256)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_v_b_0
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (21 8)  (675 264)  (675 264)  routing T_13_16.sp4_v_t_14 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_v_t_14 <X> T_13_16.lc_trk_g2_3
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6


LogicTile_15_16

 (13 2)  (775 258)  (775 258)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_v_t_39
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_v_t_40
 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_v_t_40


LogicTile_16_16

 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (0 8)  (816 264)  (816 264)  routing T_16_16.glb_netwk_2 <X> T_16_16.glb2local_1
 (1 8)  (817 264)  (817 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (47 8)  (863 264)  (863 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (864 264)  (864 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (868 264)  (868 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (12 11)  (828 267)  (828 267)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_v_t_45


LogicTile_17_16

 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (47 0)  (921 256)  (921 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (887 257)  (887 257)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_r_2
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.sp4_h_r_2 <X> T_17_16.lc_trk_g0_2
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 14)  (899 270)  (899 270)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


RAM_Tile_25_16

 (3 5)  (1309 261)  (1309 261)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_h_r_0


LogicTile_28_16

 (3 5)  (1459 261)  (1459 261)  routing T_28_16.sp12_h_l_23 <X> T_28_16.sp12_h_r_0


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (6 9)  (1732 265)  (1732 265)  routing T_33_16.span12_horz_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 268)  (1730 268)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g1_4
 (5 13)  (1731 269)  (1731 269)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (6 14)  (1732 270)  (1732 270)  routing T_33_16.span12_horz_15 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (9 2)  (189 242)  (189 242)  routing T_4_15.sp4_h_r_10 <X> T_4_15.sp4_h_l_36
 (10 2)  (190 242)  (190 242)  routing T_4_15.sp4_h_r_10 <X> T_4_15.sp4_h_l_36
 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 13)  (188 253)  (188 253)  routing T_4_15.sp4_h_r_10 <X> T_4_15.sp4_v_b_10
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_15

 (3 14)  (237 254)  (237 254)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22
 (3 15)  (237 255)  (237 255)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


RAM_Tile_8_15

 (19 0)  (415 240)  (415 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (8 14)  (404 254)  (404 254)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_h_l_47
 (19 15)  (415 255)  (415 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_15

 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (40 2)  (532 242)  (532 242)  LC_1 Logic Functioning bit
 (42 2)  (534 242)  (534 242)  LC_1 Logic Functioning bit
 (47 2)  (539 242)  (539 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (543 242)  (543 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (544 242)  (544 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (47 3)  (539 243)  (539 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (510 249)  (510 249)  routing T_10_15.sp4_r_v_b_33 <X> T_10_15.lc_trk_g2_1


LogicTile_11_15

 (13 4)  (559 244)  (559 244)  routing T_11_15.sp4_v_t_40 <X> T_11_15.sp4_v_b_5
 (4 12)  (550 252)  (550 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (6 12)  (552 252)  (552 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9


LogicTile_12_15

 (19 0)  (619 240)  (619 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_15

 (8 3)  (662 243)  (662 243)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_36
 (9 3)  (663 243)  (663 243)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_36


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_h_l_23
 (19 13)  (727 253)  (727 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_15

 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 4)  (830 244)  (830 244)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (51 5)  (867 245)  (867 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_r_v_b_38 <X> T_16_15.lc_trk_g2_6


LogicTile_17_15

 (13 1)  (887 241)  (887 241)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_r_2


LogicTile_21_15

 (11 1)  (1101 241)  (1101 241)  routing T_21_15.sp4_h_l_39 <X> T_21_15.sp4_h_r_2


RAM_Tile_25_15

 (11 1)  (1317 241)  (1317 241)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_h_r_2


LogicTile_26_15

 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_h_l_23
 (3 6)  (1351 246)  (1351 246)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23
 (3 7)  (1351 247)  (1351 247)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_29_15

 (12 4)  (1522 244)  (1522 244)  routing T_29_15.sp4_h_l_39 <X> T_29_15.sp4_h_r_5
 (13 5)  (1523 245)  (1523 245)  routing T_29_15.sp4_h_l_39 <X> T_29_15.sp4_h_r_5


IO_Tile_33_15

 (4 0)  (1730 240)  (1730 240)  routing T_33_15.span4_horz_40 <X> T_33_15.lc_trk_g0_0
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (4 1)  (1730 241)  (1730 241)  routing T_33_15.span4_horz_40 <X> T_33_15.lc_trk_g0_0
 (5 1)  (1731 241)  (1731 241)  routing T_33_15.span4_horz_40 <X> T_33_15.lc_trk_g0_0
 (6 1)  (1732 241)  (1732 241)  routing T_33_15.span4_horz_40 <X> T_33_15.lc_trk_g0_0
 (7 1)  (1733 241)  (1733 241)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (14 1)  (1740 241)  (1740 241)  routing T_33_15.span4_vert_t_12 <X> T_33_15.span4_vert_b_0
 (5 2)  (1731 242)  (1731 242)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g0_3
 (7 2)  (1733 242)  (1733 242)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 242)  (1734 242)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g0_3
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (14 3)  (1740 243)  (1740 243)  routing T_33_15.span4_vert_t_13 <X> T_33_15.span4_vert_b_1
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_3 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_13_14

 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_5
 (13 4)  (667 228)  (667 228)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_5
 (6 6)  (660 230)  (660 230)  routing T_13_14.sp4_v_b_0 <X> T_13_14.sp4_v_t_38
 (5 7)  (659 231)  (659 231)  routing T_13_14.sp4_v_b_0 <X> T_13_14.sp4_v_t_38


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (13 2)  (721 226)  (721 226)  routing T_14_14.sp4_v_b_2 <X> T_14_14.sp4_v_t_39
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 6)  (711 230)  (711 230)  routing T_14_14.sp12_v_b_0 <X> T_14_14.sp12_v_t_23
 (3 8)  (711 232)  (711 232)  routing T_14_14.sp12_v_t_22 <X> T_14_14.sp12_v_b_1


LogicTile_15_14

 (4 8)  (766 232)  (766 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6


LogicTile_17_14

 (4 6)  (878 230)  (878 230)  routing T_17_14.sp4_v_b_3 <X> T_17_14.sp4_v_t_38
 (9 9)  (883 233)  (883 233)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_v_b_7


LogicTile_18_14

 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23


LogicTile_19_14

 (8 11)  (990 235)  (990 235)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_t_42
 (9 11)  (991 235)  (991 235)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_t_42
 (10 11)  (992 235)  (992 235)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_t_42


LogicTile_20_14

 (19 13)  (1055 237)  (1055 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


LogicTile_32_14

 (3 3)  (1675 227)  (1675 227)  routing T_32_14.sp12_v_b_0 <X> T_32_14.sp12_h_l_23


IO_Tile_33_14

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (4 5)  (1730 229)  (1730 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (5 5)  (1731 229)  (1731 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (7 5)  (1733 229)  (1733 229)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 229)  (1734 229)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g0_4 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_11_13

 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (47 0)  (593 208)  (593 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (564 210)  (564 210)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g0_5
 (2 4)  (548 212)  (548 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (52 8)  (598 216)  (598 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (564 219)  (564 219)  routing T_11_13.sp4_r_v_b_37 <X> T_11_13.lc_trk_g2_5
 (16 14)  (562 222)  (562 222)  routing T_11_13.sp4_v_t_16 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 222)  (564 222)  routing T_11_13.sp4_v_t_16 <X> T_11_13.lc_trk_g3_5
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 223)  (569 223)  routing T_11_13.sp4_v_b_46 <X> T_11_13.lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.sp4_v_b_46 <X> T_11_13.lc_trk_g3_6


LogicTile_14_13

 (19 2)  (727 210)  (727 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_7
 (9 9)  (717 217)  (717 217)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_b_7


LogicTile_17_13

 (8 3)  (882 211)  (882 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (9 3)  (883 211)  (883 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36


LogicTile_18_13

 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_13

 (3 5)  (985 213)  (985 213)  routing T_19_13.sp12_h_l_23 <X> T_19_13.sp12_h_r_0


LogicTile_28_13

 (3 6)  (1459 214)  (1459 214)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_v_t_23


LogicTile_30_13

 (3 3)  (1567 211)  (1567 211)  routing T_30_13.sp12_v_b_0 <X> T_30_13.sp12_h_l_23


LogicTile_31_13

 (3 1)  (1621 209)  (1621 209)  routing T_31_13.sp12_h_l_23 <X> T_31_13.sp12_v_b_0


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 196)  (9 196)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


RAM_Tile_8_12

 (2 8)  (398 200)  (398 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 204)  (398 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_12

 (3 10)  (495 202)  (495 202)  routing T_10_12.sp12_v_t_22 <X> T_10_12.sp12_h_l_22


LogicTile_11_12

 (5 15)  (551 207)  (551 207)  routing T_11_12.sp4_h_l_44 <X> T_11_12.sp4_v_t_44
 (12 15)  (558 207)  (558 207)  routing T_11_12.sp4_h_l_46 <X> T_11_12.sp4_v_t_46


LogicTile_13_12

 (4 0)  (658 192)  (658 192)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_v_b_0
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (51 2)  (705 194)  (705 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (675 206)  (675 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7


LogicTile_15_12

 (11 2)  (773 194)  (773 194)  routing T_15_12.sp4_v_b_6 <X> T_15_12.sp4_v_t_39
 (13 2)  (775 194)  (775 194)  routing T_15_12.sp4_v_b_6 <X> T_15_12.sp4_v_t_39


LogicTile_17_12

 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 196)  (902 196)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (52 4)  (926 196)  (926 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (900 197)  (900 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (21 8)  (895 200)  (895 200)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g2_3
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 200)  (897 200)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g2_3
 (21 14)  (895 206)  (895 206)  routing T_17_12.sp4_v_t_18 <X> T_17_12.lc_trk_g3_7
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 206)  (897 206)  routing T_17_12.sp4_v_t_18 <X> T_17_12.lc_trk_g3_7
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 207)  (897 207)  routing T_17_12.sp4_v_b_46 <X> T_17_12.lc_trk_g3_6
 (24 15)  (898 207)  (898 207)  routing T_17_12.sp4_v_b_46 <X> T_17_12.lc_trk_g3_6


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (4 2)  (13 178)  (13 178)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g0_2
 (4 3)  (13 179)  (13 179)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g0_2
 (6 3)  (11 179)  (11 179)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g0_2
 (7 3)  (10 179)  (10 179)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (11 4)  (6 180)  (6 180)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (4 10)  (13 186)  (13 186)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (4 11)  (13 187)  (13 187)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (6 11)  (11 187)  (11 187)  routing T_0_11.span4_horz_10 <X> T_0_11.lc_trk_g1_2
 (7 11)  (10 187)  (10 187)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g0_2 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_4_11

 (8 1)  (188 177)  (188 177)  routing T_4_11.sp4_v_t_47 <X> T_4_11.sp4_v_b_1
 (10 1)  (190 177)  (190 177)  routing T_4_11.sp4_v_t_47 <X> T_4_11.sp4_v_b_1
 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0
 (8 14)  (188 190)  (188 190)  routing T_4_11.sp4_v_t_47 <X> T_4_11.sp4_h_l_47
 (9 14)  (189 190)  (189 190)  routing T_4_11.sp4_v_t_47 <X> T_4_11.sp4_h_l_47


LogicTile_10_11

 (2 8)  (494 184)  (494 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_11

 (6 0)  (552 176)  (552 176)  routing T_11_11.sp4_v_t_44 <X> T_11_11.sp4_v_b_0
 (5 1)  (551 177)  (551 177)  routing T_11_11.sp4_v_t_44 <X> T_11_11.sp4_v_b_0


LogicTile_13_11

 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39


LogicTile_14_11

 (2 12)  (710 188)  (710 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_11

 (12 15)  (886 191)  (886 191)  routing T_17_11.sp4_h_l_46 <X> T_17_11.sp4_v_t_46


LogicTile_18_11

 (19 8)  (947 184)  (947 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_11

 (14 1)  (1740 177)  (1740 177)  routing T_33_11.span4_vert_t_12 <X> T_33_11.span4_vert_b_0


IO_Tile_0_10

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


LogicTile_11_10

 (22 1)  (568 161)  (568 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 161)  (569 161)  routing T_11_10.sp4_v_b_18 <X> T_11_10.lc_trk_g0_2
 (24 1)  (570 161)  (570 161)  routing T_11_10.sp4_v_b_18 <X> T_11_10.lc_trk_g0_2
 (14 5)  (560 165)  (560 165)  routing T_11_10.sp4_h_r_0 <X> T_11_10.lc_trk_g1_0
 (15 5)  (561 165)  (561 165)  routing T_11_10.sp4_h_r_0 <X> T_11_10.lc_trk_g1_0
 (16 5)  (562 165)  (562 165)  routing T_11_10.sp4_h_r_0 <X> T_11_10.lc_trk_g1_0
 (17 5)  (563 165)  (563 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (3 6)  (549 166)  (549 166)  routing T_11_10.sp12_h_r_0 <X> T_11_10.sp12_v_t_23
 (3 7)  (549 167)  (549 167)  routing T_11_10.sp12_h_r_0 <X> T_11_10.sp12_v_t_23
 (28 8)  (574 168)  (574 168)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 168)  (575 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 168)  (576 168)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 168)  (578 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 168)  (580 168)  routing T_11_10.lc_trk_g1_0 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 168)  (582 168)  LC_4 Logic Functioning bit
 (38 8)  (584 168)  (584 168)  LC_4 Logic Functioning bit
 (41 8)  (587 168)  (587 168)  LC_4 Logic Functioning bit
 (43 8)  (589 168)  (589 168)  LC_4 Logic Functioning bit
 (46 8)  (592 168)  (592 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (593 168)  (593 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (594 168)  (594 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (597 168)  (597 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 169)  (572 169)  routing T_11_10.lc_trk_g0_2 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 169)  (575 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 169)  (583 169)  LC_4 Logic Functioning bit
 (39 9)  (585 169)  (585 169)  LC_4 Logic Functioning bit
 (46 9)  (592 169)  (592 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 169)  (594 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (598 169)  (598 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (562 170)  (562 170)  routing T_11_10.sp12_v_b_21 <X> T_11_10.lc_trk_g2_5
 (17 10)  (563 170)  (563 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (564 171)  (564 171)  routing T_11_10.sp12_v_b_21 <X> T_11_10.lc_trk_g2_5


LogicTile_12_10

 (2 4)  (602 164)  (602 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_10

 (5 3)  (659 163)  (659 163)  routing T_13_10.sp4_h_l_37 <X> T_13_10.sp4_v_t_37
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_r_0
 (5 4)  (659 164)  (659 164)  routing T_13_10.sp4_h_l_37 <X> T_13_10.sp4_h_r_3
 (13 4)  (667 164)  (667 164)  routing T_13_10.sp4_v_t_40 <X> T_13_10.sp4_v_b_5
 (4 5)  (658 165)  (658 165)  routing T_13_10.sp4_h_l_37 <X> T_13_10.sp4_h_r_3
 (3 12)  (657 172)  (657 172)  routing T_13_10.sp12_v_t_22 <X> T_13_10.sp12_h_r_1


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (11 0)  (773 160)  (773 160)  routing T_15_10.sp4_h_l_45 <X> T_15_10.sp4_v_b_2
 (13 0)  (775 160)  (775 160)  routing T_15_10.sp4_h_l_45 <X> T_15_10.sp4_v_b_2
 (8 1)  (770 161)  (770 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (9 1)  (771 161)  (771 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (10 1)  (772 161)  (772 161)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_1
 (12 1)  (774 161)  (774 161)  routing T_15_10.sp4_h_l_45 <X> T_15_10.sp4_v_b_2
 (5 2)  (767 162)  (767 162)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_l_37
 (4 3)  (766 163)  (766 163)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_l_37
 (6 3)  (768 163)  (768 163)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_h_l_37
 (3 7)  (765 167)  (765 167)  routing T_15_10.sp12_h_l_23 <X> T_15_10.sp12_v_t_23


LogicTile_17_10

 (3 4)  (877 164)  (877 164)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_h_r_0
 (5 7)  (879 167)  (879 167)  routing T_17_10.sp4_h_l_38 <X> T_17_10.sp4_v_t_38


LogicTile_22_10

 (3 6)  (1147 166)  (1147 166)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (3 7)  (1147 167)  (1147 167)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23


LogicTile_23_10

 (2 12)  (1200 172)  (1200 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_10

 (3 13)  (1309 173)  (1309 173)  routing T_25_10.sp12_h_l_22 <X> T_25_10.sp12_h_r_1


LogicTile_26_10

 (12 0)  (1360 160)  (1360 160)  routing T_26_10.sp4_h_l_46 <X> T_26_10.sp4_h_r_2
 (13 1)  (1361 161)  (1361 161)  routing T_26_10.sp4_h_l_46 <X> T_26_10.sp4_h_r_2
 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_29_10

 (3 1)  (1513 161)  (1513 161)  routing T_29_10.sp12_h_l_23 <X> T_29_10.sp12_v_b_0


LogicTile_30_10

 (11 8)  (1575 168)  (1575 168)  routing T_30_10.sp4_h_l_39 <X> T_30_10.sp4_v_b_8
 (13 8)  (1577 168)  (1577 168)  routing T_30_10.sp4_h_l_39 <X> T_30_10.sp4_v_b_8
 (12 9)  (1576 169)  (1576 169)  routing T_30_10.sp4_h_l_39 <X> T_30_10.sp4_v_b_8


IO_Tile_33_10

 (4 5)  (1730 165)  (1730 165)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g0_4
 (5 5)  (1731 165)  (1731 165)  routing T_33_10.span4_vert_b_4 <X> T_33_10.lc_trk_g0_4
 (7 5)  (1733 165)  (1733 165)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g0_4 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit
 (6 15)  (1732 175)  (1732 175)  routing T_33_10.span12_horz_14 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (3 4)  (399 148)  (399 148)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0
 (3 5)  (399 149)  (399 149)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_h_r_0


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (10 12)  (556 156)  (556 156)  routing T_11_9.sp4_v_t_40 <X> T_11_9.sp4_h_r_10


LogicTile_12_9

 (17 10)  (617 154)  (617 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (618 155)  (618 155)  routing T_12_9.sp4_r_v_b_37 <X> T_12_9.lc_trk_g2_5
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (627 156)  (627 156)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 156)  (628 156)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 156)  (629 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 156)  (630 156)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 156)  (631 156)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 156)  (633 156)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 156)  (636 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (47 12)  (647 156)  (647 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (627 157)  (627 157)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 157)  (628 157)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 157)  (629 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 157)  (636 157)  LC_6 Logic Functioning bit
 (37 13)  (637 157)  (637 157)  LC_6 Logic Functioning bit
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (39 13)  (639 157)  (639 157)  LC_6 Logic Functioning bit
 (40 13)  (640 157)  (640 157)  LC_6 Logic Functioning bit
 (42 13)  (642 157)  (642 157)  LC_6 Logic Functioning bit
 (14 15)  (614 159)  (614 159)  routing T_12_9.tnl_op_4 <X> T_12_9.lc_trk_g3_4
 (15 15)  (615 159)  (615 159)  routing T_12_9.tnl_op_4 <X> T_12_9.lc_trk_g3_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (9 0)  (771 144)  (771 144)  routing T_15_9.sp4_h_l_47 <X> T_15_9.sp4_h_r_1
 (10 0)  (772 144)  (772 144)  routing T_15_9.sp4_h_l_47 <X> T_15_9.sp4_h_r_1
 (22 3)  (784 147)  (784 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 147)  (785 147)  routing T_15_9.sp4_v_b_22 <X> T_15_9.lc_trk_g0_6
 (24 3)  (786 147)  (786 147)  routing T_15_9.sp4_v_b_22 <X> T_15_9.lc_trk_g0_6
 (14 6)  (776 150)  (776 150)  routing T_15_9.sp4_v_t_1 <X> T_15_9.lc_trk_g1_4
 (21 6)  (783 150)  (783 150)  routing T_15_9.sp4_v_b_15 <X> T_15_9.lc_trk_g1_7
 (22 6)  (784 150)  (784 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 150)  (785 150)  routing T_15_9.sp4_v_b_15 <X> T_15_9.lc_trk_g1_7
 (14 7)  (776 151)  (776 151)  routing T_15_9.sp4_v_t_1 <X> T_15_9.lc_trk_g1_4
 (16 7)  (778 151)  (778 151)  routing T_15_9.sp4_v_t_1 <X> T_15_9.lc_trk_g1_4
 (17 7)  (779 151)  (779 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (783 151)  (783 151)  routing T_15_9.sp4_v_b_15 <X> T_15_9.lc_trk_g1_7
 (26 14)  (788 158)  (788 158)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 158)  (789 158)  routing T_15_9.lc_trk_g1_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 158)  (791 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 158)  (792 158)  routing T_15_9.lc_trk_g1_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 158)  (793 158)  routing T_15_9.lc_trk_g0_6 <X> T_15_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 158)  (794 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 158)  (798 158)  LC_7 Logic Functioning bit
 (37 14)  (799 158)  (799 158)  LC_7 Logic Functioning bit
 (38 14)  (800 158)  (800 158)  LC_7 Logic Functioning bit
 (39 14)  (801 158)  (801 158)  LC_7 Logic Functioning bit
 (41 14)  (803 158)  (803 158)  LC_7 Logic Functioning bit
 (43 14)  (805 158)  (805 158)  LC_7 Logic Functioning bit
 (52 14)  (814 158)  (814 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (789 159)  (789 159)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 159)  (791 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 159)  (792 159)  routing T_15_9.lc_trk_g1_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 159)  (793 159)  routing T_15_9.lc_trk_g0_6 <X> T_15_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 159)  (799 159)  LC_7 Logic Functioning bit
 (39 15)  (801 159)  (801 159)  LC_7 Logic Functioning bit


LogicTile_16_9

 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_9

 (25 0)  (899 144)  (899 144)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g0_2
 (22 1)  (896 145)  (896 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 145)  (897 145)  routing T_17_9.sp4_v_b_2 <X> T_17_9.lc_trk_g0_2
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 146)  (902 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 146)  (904 146)  routing T_17_9.lc_trk_g3_5 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (41 2)  (915 146)  (915 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (52 2)  (926 146)  (926 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (902 147)  (902 147)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 147)  (905 147)  routing T_17_9.lc_trk_g0_2 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (15 8)  (889 152)  (889 152)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (16 8)  (890 152)  (890 152)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (892 153)  (892 153)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (17 14)  (891 158)  (891 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 159)  (892 159)  routing T_17_9.sp4_r_v_b_45 <X> T_17_9.lc_trk_g3_5


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9

 (3 7)  (1039 151)  (1039 151)  routing T_20_9.sp12_h_l_23 <X> T_20_9.sp12_v_t_23


LogicTile_21_9



LogicTile_22_9

 (3 5)  (1147 149)  (1147 149)  routing T_22_9.sp12_h_l_23 <X> T_22_9.sp12_h_r_0


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (2 4)  (1458 148)  (1458 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (8 9)  (1626 153)  (1626 153)  routing T_31_9.sp4_h_l_42 <X> T_31_9.sp4_v_b_7
 (9 9)  (1627 153)  (1627 153)  routing T_31_9.sp4_h_l_42 <X> T_31_9.sp4_v_b_7


LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (15 7)  (561 135)  (561 135)  routing T_11_8.sp4_v_t_9 <X> T_11_8.lc_trk_g1_4
 (16 7)  (562 135)  (562 135)  routing T_11_8.sp4_v_t_9 <X> T_11_8.lc_trk_g1_4
 (17 7)  (563 135)  (563 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (572 136)  (572 136)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 136)  (573 136)  routing T_11_8.lc_trk_g3_0 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 136)  (574 136)  routing T_11_8.lc_trk_g3_0 <X> T_11_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 136)  (575 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 136)  (577 136)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 136)  (578 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 136)  (580 136)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 136)  (582 136)  LC_4 Logic Functioning bit
 (37 8)  (583 136)  (583 136)  LC_4 Logic Functioning bit
 (38 8)  (584 136)  (584 136)  LC_4 Logic Functioning bit
 (39 8)  (585 136)  (585 136)  LC_4 Logic Functioning bit
 (41 8)  (587 136)  (587 136)  LC_4 Logic Functioning bit
 (43 8)  (589 136)  (589 136)  LC_4 Logic Functioning bit
 (47 8)  (593 136)  (593 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (573 137)  (573 137)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 137)  (574 137)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 137)  (575 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 137)  (583 137)  LC_4 Logic Functioning bit
 (39 9)  (585 137)  (585 137)  LC_4 Logic Functioning bit
 (14 12)  (560 140)  (560 140)  routing T_11_8.sp4_v_t_21 <X> T_11_8.lc_trk_g3_0
 (14 13)  (560 141)  (560 141)  routing T_11_8.sp4_v_t_21 <X> T_11_8.lc_trk_g3_0
 (16 13)  (562 141)  (562 141)  routing T_11_8.sp4_v_t_21 <X> T_11_8.lc_trk_g3_0
 (17 13)  (563 141)  (563 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (16 14)  (562 142)  (562 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (17 14)  (563 142)  (563 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 142)  (564 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (18 15)  (564 143)  (564 143)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (4 10)  (766 138)  (766 138)  routing T_15_8.sp4_v_b_10 <X> T_15_8.sp4_v_t_43
 (6 10)  (768 138)  (768 138)  routing T_15_8.sp4_v_b_10 <X> T_15_8.sp4_v_t_43


LogicTile_16_8

 (3 0)  (819 128)  (819 128)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_v_b_0


LogicTile_17_8

 (3 8)  (877 136)  (877 136)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_v_b_1


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (3 5)  (1201 133)  (1201 133)  routing T_23_8.sp12_h_l_23 <X> T_23_8.sp12_h_r_0


LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 0)  (1404 128)  (1404 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (8 0)  (1572 128)  (1572 128)  routing T_30_8.sp4_h_l_40 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_40 <X> T_30_8.sp4_h_r_1


LogicTile_31_8

 (19 4)  (1637 132)  (1637 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_32_8



IO_Tile_33_8

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0


IO_Tile_0_7

 (13 3)  (4 115)  (4 115)  routing T_0_7.span4_horz_7 <X> T_0_7.span4_vert_b_1
 (14 3)  (3 115)  (3 115)  routing T_0_7.span4_horz_7 <X> T_0_7.span4_vert_b_1


LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (12 4)  (192 116)  (192 116)  routing T_4_7.sp4_v_b_11 <X> T_4_7.sp4_h_r_5
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (11 5)  (191 117)  (191 117)  routing T_4_7.sp4_v_b_11 <X> T_4_7.sp4_h_r_5
 (13 5)  (193 117)  (193 117)  routing T_4_7.sp4_v_b_11 <X> T_4_7.sp4_h_r_5
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 10)  (188 122)  (188 122)  routing T_4_7.sp4_v_t_36 <X> T_4_7.sp4_h_l_42
 (9 10)  (189 122)  (189 122)  routing T_4_7.sp4_v_t_36 <X> T_4_7.sp4_h_l_42
 (10 10)  (190 122)  (190 122)  routing T_4_7.sp4_v_t_36 <X> T_4_7.sp4_h_l_42


LogicTile_6_7

 (12 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_5 <X> T_6_7.sp4_v_b_5


LogicTile_7_7

 (16 0)  (358 112)  (358 112)  routing T_7_7.sp12_h_r_9 <X> T_7_7.lc_trk_g0_1
 (17 0)  (359 112)  (359 112)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (32 0)  (374 112)  (374 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 112)  (375 112)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 112)  (376 112)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (39 0)  (381 112)  (381 112)  LC_0 Logic Functioning bit
 (46 0)  (388 112)  (388 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (364 113)  (364 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 113)  (365 113)  routing T_7_7.sp12_h_r_10 <X> T_7_7.lc_trk_g0_2
 (26 1)  (368 113)  (368 113)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (27 2)  (369 114)  (369 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 114)  (371 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 114)  (372 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 114)  (378 114)  LC_1 Logic Functioning bit
 (38 2)  (380 114)  (380 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (51 2)  (393 114)  (393 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (371 115)  (371 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 115)  (372 115)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 115)  (373 115)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 115)  (379 115)  LC_1 Logic Functioning bit
 (39 3)  (381 115)  (381 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (46 3)  (388 115)  (388 115)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (14 12)  (356 124)  (356 124)  routing T_7_7.sp4_h_r_40 <X> T_7_7.lc_trk_g3_0
 (14 13)  (356 125)  (356 125)  routing T_7_7.sp4_h_r_40 <X> T_7_7.lc_trk_g3_0
 (15 13)  (357 125)  (357 125)  routing T_7_7.sp4_h_r_40 <X> T_7_7.lc_trk_g3_0
 (16 13)  (358 125)  (358 125)  routing T_7_7.sp4_h_r_40 <X> T_7_7.lc_trk_g3_0
 (17 13)  (359 125)  (359 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_11_7

 (10 11)  (556 123)  (556 123)  routing T_11_7.sp4_h_l_39 <X> T_11_7.sp4_v_t_42


LogicTile_12_7

 (26 0)  (626 112)  (626 112)  routing T_12_7.lc_trk_g1_5 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 112)  (627 112)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 112)  (628 112)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 112)  (629 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 112)  (630 112)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 112)  (632 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 112)  (633 112)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 112)  (634 112)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 112)  (636 112)  LC_0 Logic Functioning bit
 (38 0)  (638 112)  (638 112)  LC_0 Logic Functioning bit
 (47 0)  (647 112)  (647 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (627 113)  (627 113)  routing T_12_7.lc_trk_g1_5 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 113)  (629 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 113)  (636 113)  LC_0 Logic Functioning bit
 (37 1)  (637 113)  (637 113)  LC_0 Logic Functioning bit
 (38 1)  (638 113)  (638 113)  LC_0 Logic Functioning bit
 (39 1)  (639 113)  (639 113)  LC_0 Logic Functioning bit
 (40 1)  (640 113)  (640 113)  LC_0 Logic Functioning bit
 (42 1)  (642 113)  (642 113)  LC_0 Logic Functioning bit
 (15 6)  (615 118)  (615 118)  routing T_12_7.sp4_v_b_21 <X> T_12_7.lc_trk_g1_5
 (16 6)  (616 118)  (616 118)  routing T_12_7.sp4_v_b_21 <X> T_12_7.lc_trk_g1_5
 (17 6)  (617 118)  (617 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 13)  (614 125)  (614 125)  routing T_12_7.sp4_r_v_b_40 <X> T_12_7.lc_trk_g3_0
 (17 13)  (617 125)  (617 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (15 15)  (615 127)  (615 127)  routing T_12_7.sp4_v_t_33 <X> T_12_7.lc_trk_g3_4
 (16 15)  (616 127)  (616 127)  routing T_12_7.sp4_v_t_33 <X> T_12_7.lc_trk_g3_4
 (17 15)  (617 127)  (617 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_14_7

 (3 10)  (711 122)  (711 122)  routing T_14_7.sp12_v_t_22 <X> T_14_7.sp12_h_l_22


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (3 10)  (765 122)  (765 122)  routing T_15_7.sp12_v_t_22 <X> T_15_7.sp12_h_l_22


LogicTile_20_7

 (3 5)  (1039 117)  (1039 117)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_h_r_0


LogicTile_29_7

 (19 2)  (1529 114)  (1529 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_32_7

 (3 1)  (1675 113)  (1675 113)  routing T_32_7.sp12_h_l_23 <X> T_32_7.sp12_v_b_0


IO_Tile_33_7

 (14 1)  (1740 113)  (1740 113)  routing T_33_7.span4_vert_t_12 <X> T_33_7.span4_vert_b_0


IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_vert_b_5 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (8 5)  (9 101)  (9 101)  routing T_0_6.span4_vert_b_5 <X> T_0_6.lc_trk_g0_5
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_vert_b_5 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 109)  (9 109)  routing T_0_6.span4_vert_b_5 <X> T_0_6.lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_10_6

 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_6

 (3 4)  (603 100)  (603 100)  routing T_12_6.sp12_v_t_23 <X> T_12_6.sp12_h_r_0
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41


LogicTile_14_6

 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (12 15)  (774 111)  (774 111)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_46


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23


LogicTile_17_6

 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


LogicTile_20_6

 (3 6)  (1039 102)  (1039 102)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23
 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23


LogicTile_24_6

 (3 5)  (1255 101)  (1255 101)  routing T_24_6.sp12_h_l_23 <X> T_24_6.sp12_h_r_0


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (2 14)  (1458 110)  (1458 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_6

 (12 8)  (1576 104)  (1576 104)  routing T_30_6.sp4_v_t_45 <X> T_30_6.sp4_h_r_8


LogicTile_31_6

 (4 9)  (1622 105)  (1622 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6
 (6 9)  (1624 105)  (1624 105)  routing T_31_6.sp4_h_l_47 <X> T_31_6.sp4_h_r_6


LogicTile_32_6

 (3 2)  (1675 98)  (1675 98)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (3 3)  (1675 99)  (1675 99)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g0_0
 (6 1)  (1732 97)  (1732 97)  routing T_33_6.span4_horz_32 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 1)  (1743 97)  (1743 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (10 4)  (1736 100)  (1736 100)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 100)  (1737 100)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 105)  (1730 105)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g1_0
 (6 9)  (1732 105)  (1732 105)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 109)  (1730 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (4 0)  (13 80)  (13 80)  routing T_0_5.span4_horz_8 <X> T_0_5.lc_trk_g0_0
 (5 0)  (12 80)  (12 80)  routing T_0_5.span4_vert_b_9 <X> T_0_5.lc_trk_g0_1
 (7 0)  (10 80)  (10 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 80)  (9 80)  routing T_0_5.span4_vert_b_9 <X> T_0_5.lc_trk_g0_1
 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (4 1)  (13 81)  (13 81)  routing T_0_5.span4_horz_8 <X> T_0_5.lc_trk_g0_0
 (6 1)  (11 81)  (11 81)  routing T_0_5.span4_horz_8 <X> T_0_5.lc_trk_g0_0
 (7 1)  (10 81)  (10 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 88)  (12 88)  routing T_0_5.span4_vert_b_9 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_vert_b_9 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (12 10)  (192 90)  (192 90)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_45
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23
 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_5

 (3 4)  (549 84)  (549 84)  routing T_11_5.sp12_v_t_23 <X> T_11_5.sp12_h_r_0
 (5 15)  (551 95)  (551 95)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_44


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_17_5

 (11 2)  (885 82)  (885 82)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_39


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_23_5

 (3 5)  (1201 85)  (1201 85)  routing T_23_5.sp12_h_l_23 <X> T_23_5.sp12_h_r_0


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 6)  (1351 86)  (1351 86)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23
 (3 7)  (1351 87)  (1351 87)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_31_5

 (4 1)  (1622 81)  (1622 81)  routing T_31_5.sp4_v_t_42 <X> T_31_5.sp4_h_r_0
 (9 4)  (1627 84)  (1627 84)  routing T_31_5.sp4_v_t_41 <X> T_31_5.sp4_h_r_4


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 2)  (1732 82)  (1732 82)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (1734 83)  (1734 83)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g0_3
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_13 <X> T_33_5.span4_vert_b_2
 (14 7)  (1740 87)  (1740 87)  routing T_33_5.span4_horz_13 <X> T_33_5.span4_vert_b_2
 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_17 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_17 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (0 9)  (17 73)  (17 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (9 76)  (9 76)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (8 13)  (9 77)  (9 77)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (4 1)  (184 65)  (184 65)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_h_r_0
 (6 1)  (186 65)  (186 65)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_h_r_0
 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0
 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23
 (11 9)  (407 73)  (407 73)  routing T_8_4.sp4_h_l_37 <X> T_8_4.sp4_h_r_8
 (13 9)  (409 73)  (409 73)  routing T_8_4.sp4_h_l_37 <X> T_8_4.sp4_h_r_8


LogicTile_10_4

 (3 10)  (495 74)  (495 74)  routing T_10_4.sp12_v_t_22 <X> T_10_4.sp12_h_l_22


LogicTile_12_4

 (2 0)  (602 64)  (602 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 11)  (612 75)  (612 75)  routing T_12_4.sp4_h_l_45 <X> T_12_4.sp4_v_t_45


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 6)  (711 70)  (711 70)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_t_23
 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_t_23
 (19 11)  (727 75)  (727 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_15_4

 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1
 (10 15)  (772 79)  (772 79)  routing T_15_4.sp4_h_l_40 <X> T_15_4.sp4_v_t_47


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (12 0)  (1522 64)  (1522 64)  routing T_29_4.sp4_v_t_39 <X> T_29_4.sp4_h_r_2
 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


LogicTile_32_4

 (19 2)  (1691 66)  (1691 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (14 1)  (1740 65)  (1740 65)  routing T_33_4.span4_vert_t_12 <X> T_33_4.span4_vert_b_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_4 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g0_7
 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 70)  (1734 70)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g0_7
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 76)  (1730 76)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g1_4
 (5 13)  (1731 77)  (1731 77)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g1_4
 (7 13)  (1733 77)  (1733 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (13 13)  (1739 77)  (1739 77)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7


IO_Tile_0_3

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (11 14)  (191 62)  (191 62)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_v_t_46
 (12 15)  (192 63)  (192 63)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_v_t_46
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (11 8)  (299 56)  (299 56)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8
 (12 9)  (300 57)  (300 57)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23


IO_Tile_33_3

 (14 0)  (1740 48)  (1740 48)  routing T_33_3.span4_vert_t_12 <X> T_33_3.span4_horz_1
 (13 1)  (1739 49)  (1739 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (6 8)  (1732 56)  (1732 56)  routing T_33_3.span4_horz_1 <X> T_33_3.lc_trk_g1_1
 (7 8)  (1733 56)  (1733 56)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 56)  (1734 56)  routing T_33_3.span4_horz_1 <X> T_33_3.lc_trk_g1_1
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_1 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 6)  (711 38)  (711 38)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23
 (3 7)  (711 39)  (711 39)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_17_2

 (19 7)  (893 39)  (893 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_32_2

 (3 6)  (1675 38)  (1675 38)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23
 (3 7)  (1675 39)  (1675 39)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 36)  (1737 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_vert_b_11 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 42)  (1734 42)  routing T_33_2.span4_vert_b_11 <X> T_33_2.lc_trk_g1_3
 (10 10)  (1736 42)  (1736 42)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_1

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_1

 (3 12)  (657 28)  (657 28)  routing T_13_1.sp12_v_t_22 <X> T_13_1.sp12_h_r_1


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (9 9)  (717 25)  (717 25)  routing T_14_1.sp4_v_t_46 <X> T_14_1.sp4_v_b_7
 (10 9)  (718 25)  (718 25)  routing T_14_1.sp4_v_t_46 <X> T_14_1.sp4_v_b_7


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


RAM_Tile_25_1

 (3 13)  (1309 29)  (1309 29)  routing T_25_1.sp12_h_l_22 <X> T_25_1.sp12_h_r_1


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


LogicTile_30_1

 (3 6)  (1567 22)  (1567 22)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23
 (3 7)  (1567 23)  (1567 23)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_v_t_23


LogicTile_32_1

 (2 6)  (1674 22)  (1674 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (10 8)  (1682 24)  (1682 24)  routing T_32_1.sp4_v_t_39 <X> T_32_1.sp4_h_r_7


IO_Tile_33_1

 (4 0)  (1730 16)  (1730 16)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g0_0
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (5 1)  (1731 17)  (1731 17)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (4 4)  (1730 20)  (1730 20)  routing T_33_1.span4_vert_b_12 <X> T_33_1.lc_trk_g0_4
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_0 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_12 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (4 8)  (1730 24)  (1730 24)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (5 9)  (1731 25)  (1731 25)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (7 9)  (1733 25)  (1733 25)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 28)  (1737 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_4_0

 (2 1)  (206 14)  (206 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (4 8)  (304 7)  (304 7)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (5 9)  (305 6)  (305 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (6 9)  (306 6)  (306 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (7 9)  (307 6)  (307 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (6 15)  (360 1)  (360 1)  routing T_7_0.span12_vert_14 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_8_0

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 5)  (401 10)  (401 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_12_0

 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_14_0

 (11 2)  (741 12)  (741 12)  routing T_14_0.span4_vert_7 <X> T_14_0.span4_horz_l_13
 (12 2)  (742 12)  (742 12)  routing T_14_0.span4_vert_7 <X> T_14_0.span4_horz_l_13


IO_Tile_15_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (6 6)  (834 8)  (834 8)  routing T_16_0.span12_vert_15 <X> T_16_0.lc_trk_g0_7
 (7 6)  (835 8)  (835 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (13 3)  (909 13)  (909 13)  routing T_17_0.span4_vert_31 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (6 7)  (892 9)  (892 9)  routing T_17_0.span12_vert_14 <X> T_17_0.lc_trk_g0_6
 (7 7)  (893 9)  (893 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6


IO_Tile_21_0

 (14 3)  (1126 13)  (1126 13)  routing T_21_0.span4_horz_l_13 <X> T_21_0.span4_horz_r_1


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1269 3)  (1269 3)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1272 3)  (1272 3)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g1_5

