#!/usr/bin/env python
# -*- coding: utf-8 -*-

import logging

from vsgb.interrupt_manager import InterruptManager, Interrupt
from vsgb.instruction_performer import InstructionPerformer
from vsgb.io_registers import IO_Registers
from vsgb.mmu import MMU
from vsgb.registers import Registers
from vsgb.stack_manager import StackManager


class CPU:

    def __init__(self,mmu: MMU, interrupt_manager: InterruptManager):
        self.mmu = mmu
        self.registers = Registers()
        self.interruptManager = interrupt_manager
        
        self.stackManager = StackManager(self.registers, self.mmu)
        self.instructionPerformer = InstructionPerformer(self)
        self.ticks = 0
        self.ime = False
        self.halted = False
        self.stop = False
        self.pending_interrupts_before_halt = 0x00
        self.last_pc = 0
        self.last_instruction = 0

    
    def step(self):
        self.ticks = 0
        if self.stop:
            return None
        self.check_halted()
        if self.ime or self.pending_interrupts_before_halt != 0:
            self.serve_interrupt()
        if self.halted:
            self.ticks += 4
        else:
            self.last_pc = self.registers.pc
            instruction = self.fetch_instruction()
            self.last_instruction = instruction
            self.perform_instruction(instruction)
        return None
    
    def check_halted(self):
        if self.halted and self.pending_interrupts_before_halt != self.mmu.read_byte(IO_Registers.IF):
            self.ticks += 4
            self.halted = False

    def serve_interrupt(self):
        interrupt = self.interruptManager.pending_interrupt()
        if interrupt == Interrupt.INTERRUPT_NONE:
            return None
        self.ime = False
        if self.halted:
            self.halted = False
        self.stackManager.push_word(self.registers.pc)
        if_register = self.mmu.read_byte(IO_Registers.IF)
        if interrupt == Interrupt.INTERRUPT_VBLANK:
            self.registers.pc = 0x40 #RST 40H
            self.mmu.write_byte(IO_Registers.IF, if_register & 0b11111110)
        if interrupt == Interrupt.INTERRUPT_LCDSTAT:
            self.registers.pc = 0x48 #RST 48H
            self.mmu.write_byte(IO_Registers.IF, if_register & 0b11111101)
        if interrupt == Interrupt.INTERRUPT_TIMER:
            self.registers.pc = 0x50 #RST 50H
            self.mmu.write_byte(IO_Registers.IF, if_register & 0b11111011)
        if interrupt == Interrupt.INTERRUPT_SERIAL:
            self.registers.pc = 0x58 #RST 58H
            self.mmu.write_byte(IO_Registers.IF, if_register & 0b11110111)
        if interrupt == Interrupt.INTERRUPT_JOYPAD:
            self.registers.pc = 0x60 #RST 60H
            self.mmu.write_byte(IO_Registers.IF, if_register & 0b11101111)
        self.ticks += 20
        return None

    def fetch_instruction(self, prefix: bool = False) -> int:
        instruction = self.mmu.read_byte(self.registers.pc)
        self.registers.pc += 1
        if instruction == 0xcb and not prefix:
            return 0xcb00 + self.fetch_instruction(True)
        return instruction

    def perform_instruction(self, instruction : int):
        self.ticks += self.instructionPerformer.perform_instruction(instruction)



