Block Name			X	Y		#Block ID
---------------------------
b_gb_stencil$ub_b_gb_stencil_BANK_0_garnet		7	16		#m35
b_gr_stencil$ub_b_gr_stencil_BANK_0_garnet		15	14		#m41
denoised_1_stencil$d_reg__U16$reg0		11	26		#r46
denoised_1_stencil$d_reg__U17$reg0		10	12		#r47
denoised_1_stencil$d_reg__U18$reg0		9	23		#r48
denoised_1_stencil$d_reg__U19$reg0		13	17		#r49
denoised_1_stencil$d_reg__U20$reg0		17	17		#r50
denoised_1_stencil$ub_denoised_1_stencil_BANK_10_garnet		11	4		#m51
denoised_1_stencil$ub_denoised_1_stencil_BANK_11_garnet		11	3		#m52
denoised_1_stencil$ub_denoised_1_stencil_BANK_12_garnet		19	3		#m53
denoised_1_stencil$ub_denoised_1_stencil_BANK_13_garnet		19	4		#m54
denoised_1_stencil$ub_denoised_1_stencil_BANK_3_garnet		19	17		#m55
denoised_1_stencil$ub_denoised_1_stencil_BANK_4_garnet		15	17		#m56
denoised_1_stencil$ub_denoised_1_stencil_BANK_5_garnet		15	18		#m57
denoised_1_stencil$ub_denoised_1_stencil_BANK_6_garnet		15	19		#m58
denoised_1_stencil$ub_denoised_1_stencil_BANK_7_garnet		15	11		#m59
denoised_1_stencil$ub_denoised_1_stencil_bank_18_garnet		11	29		#m60
denoised_1_stencil$ub_denoised_1_stencil_bank_19_garnet		11	30		#m61
denoised_1_stencil$ub_denoised_1_stencil_bank_20_garnet		11	16		#m62
denoised_1_stencil$ub_denoised_1_stencil_bank_21_garnet		7	23		#m63
denoised_1_stencil$ub_denoised_1_stencil_bank_22_garnet		11	12		#m64
g_b_stencil$d_reg__U25$reg0		6	22		#r65
g_b_stencil$ub_g_b_stencil_bank_10_garnet		7	24		#m66
g_b_stencil$ub_g_b_stencil_bank_7_garnet		11	24		#m67
g_b_stencil$ub_g_b_stencil_bank_8_garnet		15	4		#m68
g_b_stencil$ub_g_b_stencil_bank_9_garnet		11	19		#m69
g_r_stencil$d_reg__U30$reg0		17	26		#r84
g_r_stencil$ub_g_r_stencil_bank_10_garnet		15	25		#m85
g_r_stencil$ub_g_r_stencil_bank_7_garnet		11	25		#m86
g_r_stencil$ub_g_r_stencil_bank_8_garnet		11	26		#m87
g_r_stencil$ub_g_r_stencil_bank_9_garnet		11	13		#m88
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U34$reg0		10	9		#r89
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U35$reg0		9	22		#r90
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U36$reg0		9	9		#r91
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U37$reg0		8	8		#r92
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U38$reg0		15	22		#r93
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U39$reg0		16	22		#r94
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet		15	21		#m95
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet		11	22		#m96
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_4_garnet		7	10		#m97
io16_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_0		1	0		#I0
io16_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg0		12	16		#r246
io16_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_0		3	0		#I2
io16_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg2		6	12		#r248
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_0		5	0		#I4
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_0$reg4		10	21		#r250
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_0		7	0		#I6
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_0$reg6		7	13		#r252
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_0		9	0		#I8
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_0$reg8		10	15		#r254
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_0		11	0		#I10
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_0$reg10		11	12		#r256
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0		0	0		#I265
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg18		3	19		#r266
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg19		7	21		#r267
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg20		8	21		#r268
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg21		9	21		#r269
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg22		8	22		#r270
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg23		13	21		#r271
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg24		11	21		#r272
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0		2	0		#I258
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg12		4	10		#r259
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg13		5	10		#r260
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg14		5	9		#r261
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg15		7	9		#r262
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg16		8	9		#r263
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg17		8	10		#r264
io1_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_valid		1	0		#i1
io1_hw_output_global_wrapper_stencil_clkwrk_2_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg1		2	7		#r247
io1_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid		3	0		#i3
io1_hw_output_global_wrapper_stencil_clkwrk_3_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg3		22	7		#r249
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid		5	0		#i5
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid$reg5		5	20		#r251
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid		7	0		#i7
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid$reg7		21	22		#r253
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid		9	0		#i9
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid$reg9		14	7		#r255
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid		11	0		#i11
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid$reg11		4	18		#r257
op_hcompute_b_gb_stencil$inner_compute$add_denoised_1_stencil_6_denoised_1_stencil_7_467_i2602_i2231		17	18		#p12
op_hcompute_b_gb_stencil$inner_compute$add_g_b_stencil_1_g_b_stencil_2_471_i2609_i2231		6	23		#p32
op_hcompute_b_gb_stencil$inner_compute$lshr_467_468_469_i2604_i212		12	24		#p13
op_hcompute_b_gb_stencil$inner_compute$lshr_471_468_472_i2611_i212		6	24		#p33
op_hcompute_b_gb_stencil$inner_compute$sub_470_472_473_i2612_i1985		8	24		#p34
op_hcompute_b_gr_stencil$inner_compute$add_denoised_1_stencil_9_denoised_1_stencil_10_502_i2628_i2231		16	18		#p36
op_hcompute_b_gr_stencil$inner_compute$add_g_b_stencil_3_g_b_stencil_4_506_i2635_i2231		10	24		#p38
op_hcompute_b_gr_stencil$inner_compute$lshr_502_503_504_i2630_i212		14	18		#p37
op_hcompute_b_gr_stencil$inner_compute$lshr_506_503_507_i2637_i212		13	22		#p39
op_hcompute_b_gr_stencil$inner_compute$sub_505_507_508_i2638_i1985		14	17		#p40
op_hcompute_corrected_stencil$inner_compute$add_952_953_954_tree$_join_i2672_i1176		12	16		#p134
op_hcompute_corrected_stencil$inner_compute$add_952_953_954_tree$opN_1$_join_i2671_i2231		16	16		#p103
op_hcompute_corrected_stencil$inner_compute$mult_middle_943549_944_i2656_i1258		6	16		#p128
op_hcompute_corrected_stencil$inner_compute$mult_middle_946n103_947_i2662_i1258		13	16		#p133
op_hcompute_corrected_stencil$inner_compute$mult_middle_9507_951_i2669_i1258		17	16		#p102
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_941_942$min_mux_i2654_i2192		6	17		#p127
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_941_945$min_mux_i2660_i2192		14	16		#p132
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_941_949$min_mux_i2667_i2192		17	15		#p101
op_hcompute_corrected_stencil_1$inner_compute$add_1010_1011_1012_tree$_join_i2724_i1176		9	14		#p174
op_hcompute_corrected_stencil_1$inner_compute$add_1010_1011_1012_tree$opN_1$_join_i2723_i2231		6	14		#p163
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1001549_1002_i2708_i1258		13	14		#p168
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1004n103_1005_i2714_i1258		10	12		#p173
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_10087_1009_i2721_i1258		4	14		#p162
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_999_1000$min_mux_i2706_i2192		14	14		#p167
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_999_1003$min_mux_i2712_i2192		10	13		#p172
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_999_1007$min_mux_i2719_i2192		4	13		#p161
op_hcompute_corrected_stencil_2$inner_compute$add_1069_1070_1071_tree$_join_i2776_i1176		4	12		#p185
op_hcompute_corrected_stencil_2$inner_compute$add_1069_1070_1071_tree$opN_1$_join_i2775_i2231		2	12		#p180
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1060n96_1061_i2760_i1258		4	11		#p182
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1063373_1064_i2766_i1258		12	13		#p184
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_106762_1068_i2773_i1258		1	12		#p179
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1058_1059$min_mux_i2758_i2192		6	11		#p181
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1058_1062$min_mux_i2764_i2192		13	13		#p183
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1058_1066$min_mux_i2771_i2192		9	12		#p178
op_hcompute_corrected_stencil_3$inner_compute$add_1127_1128_1129_tree$_join_i2828_i1176		24	15		#p196
op_hcompute_corrected_stencil_3$inner_compute$add_1127_1128_1129_tree$opN_1$_join_i2827_i2231		16	15		#p191
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1118n96_1119_i2812_i1258		25	15		#p193
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1121373_1122_i2818_i1258		24	14		#p195
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_112562_1126_i2825_i1258		5	14		#p190
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_10_1116_1117$min_mux_i2810_i2192		21	15		#p192
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_11_1116_1120$min_mux_i2816_i2192		16	14		#p194
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_12_1116_1124$min_mux_i2823_i2192		5	13		#p189
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$_join_i2880_i1176		18	20		#p207
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$opN_1$_join_i2879_i2231		20	18		#p202
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1177n31_1178_i2864_i1258		18	13		#p204
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1180n261_1181_i2870_i1258		18	21		#p206
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1184883_1185_i2877_i1258		20	15		#p201
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_13_1175_1176$min_mux_i2862_i2192		16	13		#p203
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_14_1175_1179$min_mux_i2868_i2192		17	21		#p205
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_15_1175_1183$min_mux_i2875_i2192		18	15		#p200
op_hcompute_corrected_stencil_5$inner_compute$add_1244_1245_1246_tree$_join_i2932_i1176		10	15		#p218
op_hcompute_corrected_stencil_5$inner_compute$add_1244_1245_1246_tree$opN_1$_join_i2931_i2231		12	15		#p213
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1235n31_1236_i2916_i1258		8	16		#p215
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1238n261_1239_i2922_i1258		9	15		#p217
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1242883_1243_i2929_i1258		13	15		#p212
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_16_1233_1234$min_mux_i2914_i2192		10	16		#p214
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_17_1233_1237$min_mux_i2920_i2192		8	15		#p216
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_18_1233_1241$min_mux_i2927_i2192		5	15		#p211
op_hcompute_curved_stencil$inner_compute$i2976_i2977_i292		16	19		#p136
op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet		15	16		#m137
op_hcompute_curved_stencil$inner_compute$smax_3328_3329_3330$max_mux_i2969_i1301		12	17		#p135
op_hcompute_curved_stencil_1$inner_compute$i2998_i2999_i292		8	13		#p176
op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet		7	14		#m177
op_hcompute_curved_stencil_1$inner_compute$smax_4374_4375_4376$max_mux_i2991_i1301		8	14		#p175
op_hcompute_curved_stencil_2$inner_compute$i3020_i3021_i292		8	12		#p187
op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet		7	12		#m188
op_hcompute_curved_stencil_2$inner_compute$smax_5421_5422_5423$max_mux_i3013_i1301		5	12		#p186
op_hcompute_curved_stencil_3$inner_compute$i3042_i3043_i292		14	15		#p198
op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet		15	15		#m199
op_hcompute_curved_stencil_3$inner_compute$smax_6467_6468_6469$max_mux_i3035_i1301		22	15		#p197
op_hcompute_curved_stencil_4$inner_compute$i3064_i3065_i292		12	21		#p209
op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet		11	21		#m210
op_hcompute_curved_stencil_4$inner_compute$smax_7514_7515_7516$max_mux_i3057_i1301		16	21		#p208
op_hcompute_curved_stencil_5$inner_compute$i3086_i3087_i292		12	14		#p220
op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet		11	14		#m221
op_hcompute_curved_stencil_5$inner_compute$smax_8560_8561_8562$max_mux_i3079_i1301		10	14		#p219
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$is_pos_i3126_i2391		4	30		#p120
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$mult_i3124_i1096		6	30		#p119
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$abs$out_mux_i3127_i1784		5	30		#p121
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_21_denoised_1_stencil_22_687$sub_i3123_i134		12	30		#p118
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$is_pos_i3132_i2391		8	30		#p116
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$mult_i3130_i1096		9	29		#p115
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$abs$out_mux_i3133_i1784		8	29		#p117
op_hcompute_demosaicked_1_stencil$inner_compute$absd_denoised_1_stencil_23_denoised_1_stencil_24_688$sub_i3129_i134		12	29		#p114
op_hcompute_demosaicked_1_stencil$inner_compute$add_denoised_1_stencil_21_denoised_1_stencil_22_690_i3112_i2231		13	30		#p104
op_hcompute_demosaicked_1_stencil$inner_compute$add_denoised_1_stencil_23_denoised_1_stencil_24_697_i3099_i2231		12	28		#p109
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_r_stencil_5_g_r_stencil_6_694_i3118_i2231		10	26		#p106
op_hcompute_demosaicked_1_stencil$inner_compute$add_g_r_stencil_7_g_r_stencil_8_700_i3106_i2231		10	25		#p111
op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_684_685_i3140_i371		12	11		#p124
op_hcompute_demosaicked_1_stencil$inner_compute$eq_6850_686_i3142_i1135		13	11		#p125
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_690_691_692_i3114_i212		13	29		#p105
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_694_691_695_i3120_i212		9	27		#p107
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_697_691_698_i3101_i212		13	28		#p110
op_hcompute_demosaicked_1_stencil$inner_compute$lshr_700_691_701_i3108_i212		9	25		#p112
op_hcompute_demosaicked_1_stencil$inner_compute$mux_686_r_gr_stencil_1_703_i3143_i1784		12	12		#p126
op_hcompute_demosaicked_1_stencil$inner_compute$mux_689_696_702_i3135_i1784		10	29		#p123
op_hcompute_demosaicked_1_stencil$inner_compute$sub_693_695_696_i3121_i1985		10	27		#p108
op_hcompute_demosaicked_1_stencil$inner_compute$sub_699_701_702_i3109_i1985		10	28		#p113
op_hcompute_demosaicked_1_stencil$inner_compute$ult_687_688_689_i3134_i571		6	29		#p122
op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_755_756_i3203_i371		22	20		#p129
op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7560_757_i3205_i1135		20	19		#p130
op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_757_denoised_1_stencil_25_g_b_stencil_6_i3206_i1784		17	19		#p131
op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet		23	20		#m222
op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_773_774_i3222_i371		14	11		#p98
op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_7740_775_i3224_i1135		13	12		#p99
op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_775_b_gr_stencil_1_denoised_1_stencil_26_i3225_i1784		14	12		#p100
op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet		15	10		#m223
op_hcompute_demosaicked_1_stencil_3$inner_compute$and_demosaicked_1_s0_y_790_791_i3241_i371		14	13		#p164
op_hcompute_demosaicked_1_stencil_3$inner_compute$eq_7910_792_i3243_i1135		13	17		#p165
op_hcompute_demosaicked_1_stencil_3$inner_compute$mux_792_denoised_1_stencil_27_r_gb_stencil_1_i3244_i1784		10	17		#p166
op_hcompute_demosaicked_1_stencil_3_port_controller$op_hcompute_demosaicked_1_stencil_3_port_controller_Counter_1_garnet		15	13		#m224
op_hcompute_demosaicked_1_stencil_4$inner_compute$and_demosaicked_1_s0_y_808_809_i3260_i371		9	17		#p169
op_hcompute_demosaicked_1_stencil_4$inner_compute$eq_8090_810_i3262_i1135		9	16		#p170
op_hcompute_demosaicked_1_stencil_4$inner_compute$mux_810_g_r_stencil_9_denoised_1_stencil_28_i3263_i1784		9	13		#p171
op_hcompute_demosaicked_1_stencil_4_port_controller$op_hcompute_demosaicked_1_stencil_4_port_controller_Counter_1_garnet		11	17		#m225
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$is_pos_i3307_i2391		16	3		#p154
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$mult_i3305_i1096		17	4		#p153
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$abs$out_mux_i3308_i1784		17	3		#p155
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_29_denoised_1_stencil_30_855$sub_i3304_i134		12	3		#p152
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$is_pos_i3313_i2391		25	3		#p150
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$mult_i3311_i1096		26	4		#p149
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$abs$out_mux_i3314_i1784		26	3		#p151
op_hcompute_demosaicked_1_stencil_5$inner_compute$absd_denoised_1_stencil_31_denoised_1_stencil_32_856$sub_i3310_i134		22	3		#p148
op_hcompute_demosaicked_1_stencil_5$inner_compute$add_denoised_1_stencil_29_denoised_1_stencil_30_858_i3293_i2231		10	3		#p138
op_hcompute_demosaicked_1_stencil_5$inner_compute$add_denoised_1_stencil_31_denoised_1_stencil_32_865_i3280_i2231		21	3		#p143
op_hcompute_demosaicked_1_stencil_5$inner_compute$add_g_b_stencil_7_g_b_stencil_8_862_i3299_i2231		14	4		#p140
op_hcompute_demosaicked_1_stencil_5$inner_compute$add_g_b_stencil_9_g_b_stencil_10_868_i3287_i2231		10	19		#p145
op_hcompute_demosaicked_1_stencil_5$inner_compute$and_demosaicked_1_s0_y_852_853_i3319_i371		6	15		#p158
op_hcompute_demosaicked_1_stencil_5$inner_compute$eq_8530_854_i3321_i1135		6	13		#p159
op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_858_859_860_i3295_i212		8	3		#p139
op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_862_859_863_i3301_i212		9	4		#p141
op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_865_859_866_i3282_i212		20	3		#p144
op_hcompute_demosaicked_1_stencil_5$inner_compute$lshr_868_859_869_i3289_i212		10	18		#p146
op_hcompute_demosaicked_1_stencil_5$inner_compute$mux_854_871_b_gb_stencil_1_i3322_i1784		6	12		#p160
op_hcompute_demosaicked_1_stencil_5$inner_compute$mux_857_864_870_i3316_i1784		9	3		#p157
op_hcompute_demosaicked_1_stencil_5$inner_compute$sub_861_863_864_i3302_i1985		8	4		#p142
op_hcompute_demosaicked_1_stencil_5$inner_compute$sub_867_869_870_i3290_i1985		10	4		#p147
op_hcompute_demosaicked_1_stencil_5$inner_compute$ult_855_856_857_i3315_i571		18	3		#p156
op_hcompute_demosaicked_1_stencil_5_port_controller$op_hcompute_demosaicked_1_stencil_5_port_controller_Counter_1_garnet		7	15		#m226
op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet		11	11		#m227
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$_join$max_mux_i3386_i812		14	23		#p18
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$opN_0$_join$max_mux_i3384_i812		10	22		#p17
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_356_357_tree$opN_1$_join$max_mux_i3380_i812		16	23		#p16
op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_1_357_358$min_mux_i3389_i2192		14	22		#p19
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$_join$max_mux_i3404_i812		8	8		#p44
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$opN_0$_join$max_mux_i3402_i812		9	9		#p43
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_380_381_tree$opN_1$_join$max_mux_i3398_i812		9	8		#p42
op_hcompute_denoised_1_stencil_1$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_6_381_382$min_mux_i3407_i2192		8	9		#p45
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$is_pos_i3427_i2391		18	24		#p28
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$mult_i3425_i1096		18	23		#p27
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$abs$out_mux_i3428_i1784		17	23		#p29
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_1_denoised_1_stencil_2_419$sub_i3424_i134		17	24		#p26
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$is_pos_i3433_i2391		18	16		#p24
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$mult_i3431_i1096		17	17		#p23
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$abs$out_mux_i3434_i1784		18	17		#p25
op_hcompute_g_b_stencil$inner_compute$absd_denoised_1_stencil_3_denoised_1_stencil_4_420$sub_i3430_i134		16	17		#p22
op_hcompute_g_b_stencil$inner_compute$add_denoised_1_stencil_1_denoised_1_stencil_2_422_i3420_i2231		16	24		#p14
op_hcompute_g_b_stencil$inner_compute$add_denoised_1_stencil_3_denoised_1_stencil_4_425_i3415_i2231		14	19		#p20
op_hcompute_g_b_stencil$inner_compute$lshr_422_423_424_i3422_i212		16	25		#p15
op_hcompute_g_b_stencil$inner_compute$lshr_425_423_426_i3417_i212		14	20		#p21
op_hcompute_g_b_stencil$inner_compute$mux_421_424_426_i3436_i1784		16	22		#p31
op_hcompute_g_b_stencil$inner_compute$ult_419_420_421_i3435_i571		17	22		#p30
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$is_pos_i3484_i2391		12	19		#p80
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$mult_i3482_i1096		12	18		#p79
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$abs$out_mux_i3485_i1784		13	19		#p81
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_11_denoised_1_stencil_12_547$sub_i3481_i134		13	18		#p78
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$is_pos_i3490_i2391		14	25		#p76
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$mult_i3488_i1096		14	27		#p75
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$abs$out_mux_i3491_i1784		14	26		#p77
op_hcompute_g_r_stencil$inner_compute$absd_denoised_1_stencil_13_denoised_1_stencil_14_548$sub_i3487_i134		12	26		#p74
op_hcompute_g_r_stencil$inner_compute$add_denoised_1_stencil_11_denoised_1_stencil_12_550_i3477_i2231		13	20		#p70
op_hcompute_g_r_stencil$inner_compute$add_denoised_1_stencil_13_denoised_1_stencil_14_553_i3472_i2231		13	26		#p72
op_hcompute_g_r_stencil$inner_compute$lshr_550_551_552_i3479_i212		13	23		#p71
op_hcompute_g_r_stencil$inner_compute$lshr_553_551_554_i3474_i212		13	25		#p73
op_hcompute_g_r_stencil$inner_compute$mux_549_552_554_i3493_i1784		13	24		#p83
op_hcompute_g_r_stencil$inner_compute$ult_547_548_549_i3492_i571		14	24		#p82
op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet		23	7		#m228
op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet		7	20		#m229
op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet		23	22		#m230
op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet		15	7		#m231
op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet		3	18		#m232
op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet		3	7		#m233
op_hcompute_r_gb_stencil$inner_compute$add_denoised_1_stencil_16_denoised_1_stencil_17_595_i3562_i2231		8	23		#p234
op_hcompute_r_gb_stencil$inner_compute$add_g_r_stencil_1_g_r_stencil_2_599_i3569_i2231		12	25		#p236
op_hcompute_r_gb_stencil$inner_compute$lshr_595_596_597_i3564_i212		9	23		#p235
op_hcompute_r_gb_stencil$inner_compute$lshr_599_596_600_i3571_i212		12	23		#p237
op_hcompute_r_gb_stencil$inner_compute$sub_598_600_601_i3572_i1985		10	23		#p238
op_hcompute_r_gr_stencil$inner_compute$add_denoised_1_stencil_19_denoised_1_stencil_20_630_i3588_i2231		10	11		#p240
op_hcompute_r_gr_stencil$inner_compute$add_g_r_stencil_3_g_r_stencil_4_634_i3595_i2231		17	25		#p242
op_hcompute_r_gr_stencil$inner_compute$lshr_630_631_632_i3590_i212		16	11		#p241
op_hcompute_r_gr_stencil$inner_compute$lshr_634_631_635_i3597_i212		17	13		#p243
op_hcompute_r_gr_stencil$inner_compute$sub_633_635_636_i3598_i1985		16	12		#p244
r_gb_stencil$ub_r_gb_stencil_BANK_0_garnet		11	23		#m239
r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet		15	12		#m245
