

================================================================
== Vivado HLS Report for 'zeropad2d_cl_me_ap_fixed_ap_fixed_config50_s'
================================================================
* Date:           Wed Jul 27 22:57:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50703|    50703| 0.254 ms | 0.254 ms |  50703|  50703|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |      390|      390|         3|          -|          -|   130|    no    |
        |- PadMain         |    49920|    49920|       390|          -|          -|   128|    no    |
        | + CopyMain       |      384|      384|         3|          -|          -|   128|    no    |
        |- PadBottomWidth  |      390|      390|         3|          -|          -|   130|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str128) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 18 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str128)" [firmware/nnet_utils/nnet_padding_stream.h:111]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i37.0 ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln112 = icmp eq i8 %j_0, -126" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 22 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130, i64 130, i64 130)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%j = add i8 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %PadTop_end, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i37.0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 26 'write' <Predicate = (!icmp_ln112)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str128, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:115]   --->   Operation 27 'specregionend' 'empty_103' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 28 'br' <Predicate = (icmp_ln112)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 29 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str129) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:113]   --->   Operation 31 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:112]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.18>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 33 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln117 = icmp eq i8 %i1_0, -128" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 34 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 35 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.91ns)   --->   "%i = add i8 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 38 'write' <Predicate = (!icmp_ln117)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str134) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 39 'specloopname' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str134)" [firmware/nnet_utils/nnet_padding_stream.h:129]   --->   Operation 40 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 41 'br' <Predicate = (icmp_ln117)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 2.18>
ST_6 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 42 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 4> <Delay = 2.18>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str130) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str130)" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 44 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str131) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:118]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:119]   --->   Operation 46 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%j3_0 = phi i8 [ %j_22, %"fill_data_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config50>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 48 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln121 = icmp eq i8 %j3_0, -128" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 49 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 50 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (1.91ns)   --->   "%j_22 = add i8 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 51 'add' 'j_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %PadMain_end, label %"fill_data_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config50>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 53 'read' 'tmp_V' <Predicate = (!icmp_ln121)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_8 : Operation 54 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 54 'write' <Predicate = (!icmp_ln121)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_8 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 55 'write' <Predicate = (icmp_ln121)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_71 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 56 'read' 'tmp_V_71' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_71)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 57 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 7> <Delay = 4.37>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str132) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 58 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (2.18ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_padding_stream.h:49->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 59 'read' 'tmp_V_72' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_10 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_72)" [firmware/nnet_utils/nnet_padding_stream.h:51->firmware/nnet_utils/nnet_padding_stream.h:122]   --->   Operation 60 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:121]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.18>
ST_11 : Operation 62 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 62 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 7> <Delay = 2.18>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str133) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:124]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:125]   --->   Operation 64 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str130, i32 %tmp_6)" [firmware/nnet_utils/nnet_padding_stream.h:127]   --->   Operation 65 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:117]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.18>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%j6_0 = phi i8 [ 0, %PadBottom_begin ], [ %j_21, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 67 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln130 = icmp eq i8 %j6_0, -126" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 68 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130, i64 130, i64 130)"   --->   Operation 69 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (1.91ns)   --->   "%j_21 = add i8 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 70 'add' 'j_21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %PadBottom_end, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 72 'write' <Predicate = (!icmp_ln130)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str134, i32 %tmp_s)" [firmware/nnet_utils/nnet_padding_stream.h:133]   --->   Operation 73 'specregionend' 'empty_108' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:134]   --->   Operation 74 'ret' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 2.18>
ST_14 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 75 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 5> <Delay = 2.18>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str135) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 0)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:131]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:130]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
specloopname_ln111 (specloopname     ) [ 0000000000000000]
tmp                (specregionbegin  ) [ 0011100000000000]
br_ln112           (br               ) [ 0111100000000000]
j_0                (phi              ) [ 0010000000000000]
icmp_ln112         (icmp             ) [ 0011100000000000]
empty              (speclooptripcount) [ 0000000000000000]
j                  (add              ) [ 0111100000000000]
br_ln112           (br               ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
empty_103          (specregionend    ) [ 0000000000000000]
br_ln117           (br               ) [ 0011111111111000]
write_ln26         (write            ) [ 0000000000000000]
specloopname_ln112 (specloopname     ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
br_ln112           (br               ) [ 0111100000000000]
i1_0               (phi              ) [ 0000010000000000]
icmp_ln117         (icmp             ) [ 0000011111111000]
empty_104          (speclooptripcount) [ 0000000000000000]
i                  (add              ) [ 0010011111111000]
br_ln117           (br               ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
specloopname_ln129 (specloopname     ) [ 0000000000000000]
tmp_s              (specregionbegin  ) [ 0000000000000111]
br_ln130           (br               ) [ 0000011111111111]
write_ln26         (write            ) [ 0000000000000000]
specloopname_ln117 (specloopname     ) [ 0000000000000000]
tmp_6              (specregionbegin  ) [ 0000000011111000]
specloopname_ln118 (specloopname     ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
br_ln121           (br               ) [ 0000011111111000]
j3_0               (phi              ) [ 0000000010000000]
icmp_ln121         (icmp             ) [ 0000011111111000]
empty_105          (speclooptripcount) [ 0000000000000000]
j_22               (add              ) [ 0000011111111000]
br_ln121           (br               ) [ 0000000000000000]
tmp_V              (read             ) [ 0000000000000000]
write_ln51         (write            ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
tmp_V_71           (read             ) [ 0000000000000000]
write_ln51         (write            ) [ 0000000000000000]
specloopname_ln121 (specloopname     ) [ 0000000000000000]
tmp_V_72           (read             ) [ 0000000000000000]
write_ln51         (write            ) [ 0000000000000000]
br_ln121           (br               ) [ 0000011111111000]
write_ln26         (write            ) [ 0000000000000000]
specloopname_ln124 (specloopname     ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
empty_106          (specregionend    ) [ 0000000000000000]
br_ln117           (br               ) [ 0010011111111000]
j6_0               (phi              ) [ 0000000000000100]
icmp_ln130         (icmp             ) [ 0000000000000111]
empty_107          (speclooptripcount) [ 0000000000000000]
j_21               (add              ) [ 0000010000000111]
br_ln130           (br               ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
empty_108          (specregionend    ) [ 0000000000000000]
ret_ln134          (ret              ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
specloopname_ln130 (specloopname     ) [ 0000000000000000]
write_ln26         (write            ) [ 0000000000000000]
br_ln130           (br               ) [ 0000010000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/7 write_ln51/8 write_ln26/8 write_ln51/9 write_ln51/10 write_ln26/11 write_ln26/12 write_ln26/13 write_ln26/14 write_ln26/15 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/8 tmp_V_71/9 tmp_V_72/10 "/>
</bind>
</comp>

<comp id="71" class="1005" name="j_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="1"/>
<pin id="73" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i1_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="1"/>
<pin id="84" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i1_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j3_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="1"/>
<pin id="95" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j3_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="j6_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="j6_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln112_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln117_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln121_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_22_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_22/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln130_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_21_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_21/13 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="182" class="1005" name="j_22_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_22 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_21_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="64" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="75" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="75" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="86" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="86" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="97" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="97" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="108" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="108" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="121" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="177"><net_src comp="133" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="185"><net_src comp="145" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="193"><net_src comp="157" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: zeropad2d_cl_me<ap_fixed,ap_fixed,config50> : data_V_V | {8 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln112 : 1
		j : 1
		br_ln112 : 2
	State 3
	State 4
	State 5
		icmp_ln117 : 1
		i : 1
		br_ln117 : 2
	State 6
	State 7
	State 8
		icmp_ln121 : 1
		j_22 : 1
		br_ln121 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln130 : 1
		j_21 : 1
		br_ln130 : 2
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |      j_fu_121     |    0    |    15   |
|    add   |      i_fu_133     |    0    |    15   |
|          |    j_22_fu_145    |    0    |    15   |
|          |    j_21_fu_157    |    0    |    15   |
|----------|-------------------|---------|---------|
|          | icmp_ln112_fu_115 |    0    |    11   |
|   icmp   | icmp_ln117_fu_127 |    0    |    11   |
|          | icmp_ln121_fu_139 |    0    |    11   |
|          | icmp_ln130_fu_151 |    0    |    11   |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_56  |    0    |    0    |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_64  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   104   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
| i1_0_reg_82|    8   |
|  i_reg_174 |    8   |
| j3_0_reg_93|    8   |
|j6_0_reg_104|    8   |
| j_0_reg_71 |    8   |
|j_21_reg_190|    8   |
|j_22_reg_182|    8   |
|  j_reg_166 |    8   |
+------------+--------+
|    Total   |   64   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   64   |   113  |
+-----------+--------+--------+--------+
