# AnTiQ
A hardware priority queue with constant response time written in SystemVerilog.
