#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr  8 22:33:29 2025
# Process ID         : 4538
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 1289.783 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 16755 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream /home/emre/Documents/finn_dev_emre} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream /home/emre/Documents/finn_dev_emre_yedek} [current_project]
update_ip_catalog
startgroup
set_property -dict [list \
  CONFIG.M00_HAS_DATA_FIFO {2} \
  CONFIG.S00_HAS_DATA_FIFO {2} \
  CONFIG.S01_HAS_DATA_FIFO {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
save_bd_design
startgroup
set_property CONFIG.S00_HAS_DATA_FIFO {2} [get_bd_cells axi_periph]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
set_property mark_debug true [get_nets [list {design_1_i/custom_fifo_0/s_axis_tdata[1]} {design_1_i/custom_fifo_0/s_axis_tdata[2]} {design_1_i/custom_fifo_0/s_axis_tdata[3]} {design_1_i/custom_fifo_0/s_axis_tdata[4]} {design_1_i/custom_fifo_0/s_axis_tdata[0]} {design_1_i/custom_fifo_0/s_axis_tdata[7]} {design_1_i/custom_fifo_0/s_axis_tdata[5]} {design_1_i/custom_fifo_0/s_axis_tdata[6]}]]
set_property mark_debug true [get_nets [list {design_1_i/custom_fifo_0/m_axis_tdata[6]} {design_1_i/custom_fifo_0/m_axis_tdata[0]} {design_1_i/custom_fifo_0/m_axis_tdata[1]} {design_1_i/custom_fifo_0/m_axis_tdata[2]} {design_1_i/custom_fifo_0/m_axis_tdata[3]} {design_1_i/custom_fifo_0/m_axis_tdata[4]} {design_1_i/custom_fifo_0/m_axis_tdata[5]} {design_1_i/custom_fifo_0/m_axis_tdata[7]}]]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tdata] [get_bd_pins StreamingDataflowPar_0/s_axis_0_tdata]
endgroup
save_bd_design
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {StreamingDataflowPar_0_m_axis_0}]
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tdata]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {custom_fifo_0_m_axis_tdata }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {processing_system7_0_M_AXI_GP0}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXI_S2MM}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXI_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Conn}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_mem_intercon_M00_AXI}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "None" AXI_W_DATA "None" AXI_W_RESPONSE "None" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] {AXI_R_ADDRESS "None" AXI_R_DATA "None" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_mem_intercon_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets Conn] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets custom_fifo_0_m_axis_tdata] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets processing_system7_0_M_AXI_GP0] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
save_bd_design
file mkdir /home/emre/projectZed/projectZed.srcs/constrs_1/new
close [ open /home/emre/projectZed/projectZed.srcs/constrs_1/new/asd.xdc w ]
add_files -fileset constrs_1 /home/emre/projectZed/projectZed.srcs/constrs_1/new/asd.xdc
set_property target_constrs_file /home/emre/projectZed/projectZed.srcs/constrs_1/new/asd.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
disconnect_hw_server localhost:3121
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_2_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXI_S2MM } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXI_S2MM] [get_bd_intf_pins system_ila_0/SLOT_1_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXI_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_dma_0_M_AXI_MM2S] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { Conn } ]
disconnect_bd_intf_net [get_bd_intf_net Conn] [get_bd_intf_pins system_ila_0/SLOT_1_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { StreamingDataflowPar_0_m_axis_0 } ]
disconnect_bd_intf_net [get_bd_intf_net StreamingDataflowPar_0_m_axis_0] [get_bd_intf_pins system_ila_0/SLOT_2_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { processing_system7_0_M_AXI_GP0 } ]
disconnect_bd_intf_net [get_bd_intf_net processing_system7_0_M_AXI_GP0] [get_bd_intf_pins system_ila_0/SLOT_1_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_mem_intercon_M00_AXI } ]
disconnect_bd_intf_net [get_bd_intf_net axi_mem_intercon_M00_AXI] [get_bd_intf_pins system_ila_0/SLOT_0_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { custom_fifo_0_m_axis_tdata } ]
endgroup
startgroup
set_property CONFIG.S00_HAS_DATA_FIFO {0} [get_bd_cells axi_periph]
endgroup
startgroup
set_property -dict [list \
  CONFIG.M00_HAS_DATA_FIFO {0} \
  CONFIG.S00_HAS_DATA_FIFO {0} \
  CONFIG.S01_HAS_DATA_FIFO {0} \
] [get_bd_cells axi_mem_intercon]
endgroup
save_bd_design
