# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work.tb_ahb_slave 
# Start time: 21:02:33 on Apr 25,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
do /home/ecegrid/a/mg56/ECE337_CDL/wave.do
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Note: $stop    : source/tb_ahb_slave.sv(524)
#    Time: 890 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at source/tb_ahb_slave.sv line 524
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_test_case_num
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_test_case
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_n_rst
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_clk
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_tx_data
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_store_tx_data
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Note: $stop    : source/tb_ahb_slave.sv(524)
#    Time: 890 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at source/tb_ahb_slave.sv line 524
add wave -position insertpoint  \
sim:/tb_ahb_slave/tb_hwrite \
sim:/tb_ahb_slave/tb_hwdata \
sim:/tb_ahb_slave/tb_hsize \
sim:/tb_ahb_slave/tb_hsel \
sim:/tb_ahb_slave/tb_hready \
sim:/tb_ahb_slave/tb_hrdata \
sim:/tb_ahb_slave/tb_haddr
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Note: $stop    : source/tb_ahb_slave.sv(524)
#    Time: 890 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at source/tb_ahb_slave.sv line 524
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:16:38 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:16:38 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:16:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:16:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Error: Incorrect 'tx_packet' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 297
# ** Info: Correct 'store_tx_data' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(601)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 601
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# Start time: 21:20:29 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 21:20:30 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:20:32 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/ahb_slave.sv 
# -- Compiling module ahb_slave
# 
# Top level modules:
# 	ahb_slave
# End time: 21:20:32 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:21:10 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:21:10 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:21:12 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:21:12 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_slave(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output  during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(601)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 601
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:22:38 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# ** Error: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(392): Number of actuals and formals does not match in task call.
# End time: 21:22:38 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /package/eda/mg/questa10.7a/questasim/linux/vlog failed.
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:22:53 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:22:53 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:22:56 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:22:57 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 284
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 292
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 300
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(600)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 600
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:29:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# ** Error (suppressible): /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(458): (vlog-13174) Illegal assignment pattern. The number of elements (1) doesn't match with the type's width (8).
# ** Error (suppressible): /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(495): (vlog-13174) Illegal assignment pattern. The number of elements (1) doesn't match with the type's width (8).
# End time: 21:29:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /package/eda/mg/questa10.7a/questasim/linux/vlog failed.
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:31:01 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:31:01 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:31:08 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:31:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(655)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 655
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:33:43 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:33:43 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:33:46 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:33:47 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Error: Incorrect 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 329
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(655)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 655
vlog -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:34:46 on Apr 25,2022
# vlog -reportprogress 300 -sv -work source_work /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:34:46 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv
# Start time: 21:34:49 on Apr 25,2022
# vlog -reportprogress 300 -nologo -work source /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv 
# -- Compiling module tb_ahb_slave
# 
# Top level modules:
# 	tb_ahb_slave
# End time: 21:34:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_ahb_slave(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_slave(fast)
run -all
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Info: Correct 'hready' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 325
# ** Info: Correct 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Info: Correct 'hready' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 325
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Info: Correct 'hready' output during Alligned Write Transfer 2 Bytes test case
#    Time: 310 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 325
# ** Info: Correct 'tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 285
# ** Info: Correct 'tx_packet' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 293
# ** Info: Correct 'store_tx_data' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 301
# ** Info: Correct 'clear' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 309
# ** Info: Correct 'hresp' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 317
# ** Info: Correct 'hready' output during Alligned Write Transfer 4 Bytes test case
#    Time: 510 ns  Scope: tb_ahb_slave.check_outputs File: /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv Line: 325
# ** Note: $stop    : /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv(655)
#    Time: 1260 ns  Iteration: 1  Instance: /tb_ahb_slave
# Break in Module tb_ahb_slave at /home/ecegrid/a/mg56/ECE337_CDL/source/tb_ahb_slave.sv line 655
