Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:16:57 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/SMM_CIF_0_1_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                    Instance                                   |                                               Module                                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                  |                                                                                              (top) |       3874 |       3529 |     300 |   45 | 1857 |      0 |     25 |         36 |
|   bd_0_i                                                                      |                                                                                               bd_0 |       3874 |       3529 |     300 |   45 | 1857 |      0 |     25 |         36 |
|     hls_inst                                                                  |                                                                                    bd_0_hls_inst_0 |       3874 |       3529 |     300 |   45 | 1857 |      0 |     25 |         36 |
|       inst                                                                    |                                                                        bd_0_hls_inst_0_SMM_CIF_0_1 |       3874 |       3529 |     300 |   45 | 1857 |      0 |     25 |         36 |
|         (inst)                                                                |                                                                        bd_0_hls_inst_0_SMM_CIF_0_1 |        208 |        208 |       0 |    0 |  868 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U                   |    bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_0 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_1 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_2 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_3 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_4 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_5 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_6 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U                   |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_7 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U                     |  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_8 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U                  |      bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U                  |    bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U                  |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U                     |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271                                 |                                             bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3 |        275 |        271 |       0 |    4 |  303 |      0 |      0 |         25 |
|           (grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271)                             |                                             bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3 |        266 |        262 |       0 |    4 |  301 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                              bd_0_hls_inst_0_SMM_CIF_0_1_flow_control_loop_pipe_sequential_init_54 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mac_muladd_16s_16s_32ns_32_4_1_U45                                  |                                         bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_82 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U46                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_55 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_81 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U47                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_56 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_80 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U49                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_57 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_79 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U50                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_58 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_78 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U51                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_59 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                              bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_77 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32ns_32_4_1_U52                                  |                                      bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_60 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1_U              |                                 bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|           mac_muladd_16s_16s_32s_32_4_1_U37                                   |                                          bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_76 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U38                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_61 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U39                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_62 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_74 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U40                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_63 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_73 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U41                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_64 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_72 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U42                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_65 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_71 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U43                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_66 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_70 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U44                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_67 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                               bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_69 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U48                                   |                                       bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_68 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          2 |
|             SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                                  bd_0_hls_inst_0_SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |          2 |
|         grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380     |                 bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        614 |        573 |       0 |   41 |  225 |      0 |      0 |          1 |
|           (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380) |                 bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        465 |        436 |       0 |   29 |  194 |      0 |      0 |          1 |
|           flow_control_loop_pipe_sequential_init_U                            |                              bd_0_hls_inst_0_SMM_CIF_0_1_flow_control_loop_pipe_sequential_init_53 |        116 |        116 |       0 |    0 |    2 |      0 |      0 |          0 |
|           urem_7ns_3ns_7_11_1_U110                                            |                                                    bd_0_hls_inst_0_SMM_CIF_0_1_urem_7ns_3ns_7_11_1 |         33 |         21 |       0 |   12 |   29 |      0 |      0 |          0 |
|             (urem_7ns_3ns_7_11_1_U110)                                        |                                                    bd_0_hls_inst_0_SMM_CIF_0_1_urem_7ns_3ns_7_11_1 |          7 |          0 |       0 |    7 |    0 |      0 |      0 |          0 |
|             SMM_CIF_0_1_urem_7ns_3ns_7_11_1_divider_u                         |                                            bd_0_hls_inst_0_SMM_CIF_0_1_urem_7ns_3ns_7_11_1_divider |         26 |         21 |       0 |    5 |   29 |      0 |      0 |          0 |
|         grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214                      |                                  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 |         96 |         96 |       0 |    0 |   30 |      0 |      0 |          0 |
|           (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214)                  |                                  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 |          0 |          0 |       0 |    0 |   28 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                              bd_0_hls_inst_0_SMM_CIF_0_1_flow_control_loop_pipe_sequential_init_52 |         96 |         96 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442                      |                                  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7 |        108 |        108 |       0 |    0 |   99 |      0 |      0 |          0 |
|           (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442)                  |                                  bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7 |          0 |          0 |       0 |    0 |   97 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |                                 bd_0_hls_inst_0_SMM_CIF_0_1_flow_control_loop_pipe_sequential_init |        108 |        108 |       0 |    0 |    2 |      0 |      0 |          0 |
|         mul_32ns_32ns_64_2_1_U148                                             |                                                   bd_0_hls_inst_0_SMM_CIF_0_1_mul_32ns_32ns_64_2_1 |         48 |         48 |       0 |    0 |   34 |      0 |      0 |          4 |
|         mul_32s_32s_32_1_1_U151                                               |                                                     bd_0_hls_inst_0_SMM_CIF_0_1_mul_32s_32s_32_1_1 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U152                                               |                                                  bd_0_hls_inst_0_SMM_CIF_0_1_mul_32s_32s_32_1_1_18 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U153                                               |                                                  bd_0_hls_inst_0_SMM_CIF_0_1_mul_32s_32s_32_1_1_19 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_2_1_U149                                               |                                                     bd_0_hls_inst_0_SMM_CIF_0_1_mul_32s_32s_32_2_1 |         79 |         79 |       0 |    0 |   17 |      0 |      0 |          3 |
|         mul_32s_32s_32_2_1_U150                                               |                                                  bd_0_hls_inst_0_SMM_CIF_0_1_mul_32s_32s_32_2_1_20 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_21 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_22 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_23 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_24 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_25 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_26 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_27 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_28 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_29 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_30 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_31 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_32 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_33 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_34 |         12 |          0 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U              | bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W_35 |         24 |         12 |      12 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_36 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_37 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_38 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_39 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_40 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_41 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_42 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_43 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_44 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_45 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_46 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_47 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_48 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_49 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U              |   bd_0_hls_inst_0_SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W_50 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         regslice_both_in_stream_a_U                                           |                                                          bd_0_hls_inst_0_SMM_CIF_0_1_regslice_both |         75 |         75 |       0 |    0 |  132 |      0 |      0 |          0 |
|         regslice_both_out_stream_U                                            |                                                       bd_0_hls_inst_0_SMM_CIF_0_1_regslice_both_51 |        157 |        157 |       0 |    0 |  132 |      0 |      0 |          0 |
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


