(peripheral
    (group-name RCC)
    (name RCC)
    (address 0x40021000)
    (description "Reset and clock control")
    (link (name EN))
    (link (name RST))
    (link (name SEL))    
    (interrupt
        (name RCC)
        (value 5)
        (description "RCC global interrupt")
    )
    (register
        (name CR)
        (offset 0x0)
        (size 0x20)
        (reset-value 0x63)
        (description "Clock control register")
        (field
            (name PLLSAI2RDY)
            (bit-offset 29)
            (bit-width 1)
            (access read-only)
            (description "SAI2 PLL clock ready flag")
        )
        (field
            (name PLLSAI2ON)
            (bit-offset 28)
            (bit-width 1)
            (access read-write)
            (description "SAI2 PLL enable")
        )
        (field
            (name PLLSAI1RDY)
            (bit-offset 27)
            (bit-width 1)
            (access read-only)
            (description "SAI1 PLL clock ready flag")
        )
        (field
            (name PLLSAI1ON)
            (bit-offset 26)
            (bit-width 1)
            (access read-write)
            (description "SAI1 PLL enable")
        )
        (field
            (name PLLRDY)
            (bit-offset 25)
            (bit-width 1)
            (access read-only)
            (description "Main PLL clock ready flag")
        )
        (field
            (name PLLON)
            (bit-offset 24)
            (bit-width 1)
            (access read-write)
            (description "Main PLL enable")
        )
        (field
            (name CSSON)
            (bit-offset 19)
            (bit-width 1)
            (access write-only)
            (description "Clock security system enable")
        )
        (field
            (name HSEBYP)
            (bit-offset 18)
            (bit-width 1)
            (access read-write)
            (description "HSE crystal oscillator bypass")
        )
        (field
            (name HSERDY)
            (bit-offset 17)
            (bit-width 1)
            (access read-only)
            (description "HSE clock ready flag")
        )
        (field
            (name HSEON)
            (bit-offset 16)
            (bit-width 1)
            (access read-write)
            (description "HSE clock enable")
        )
        (field
            (name HSIASFS)
            (bit-offset 11)
            (bit-width 1)
            (access read-write)
            (description "HSI automatic start from Stop")
        )
        (field
            (name HSIRDY)
            (bit-offset 10)
            (bit-width 1)
            (access read-only)
            (description "HSI clock ready flag")
        )
        (field
            (name HSIKERON)
            (bit-offset 9)
            (bit-width 1)
            (access read-write)
            (description "HSI always enable for peripheral kernels")
        )
        (field
            (name HSION)
            (bit-offset 8)
            (bit-width 1)
            (access read-write)
            (description "HSI clock enable")
        )
        (field
            (name MSIRANGE)
            (bit-offset 4)
            (bit-width 4)
            (access read-write)
            (description "MSI clock ranges")
        )
        (field
            (name MSIRGSEL)
            (bit-offset 3)
            (bit-width 1)
            (access write-only)
            (description "MSI clock range selection")
        )
        (field
            (name MSIPLLEN)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "MSI clock PLL enable")
        )
        (field
            (name MSIRDY)
            (bit-offset 1)
            (bit-width 1)
            (access read-only)
            (description "MSI clock ready flag")
        )
        (field
            (name MSION)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "MSI clock enable")
        )
    )
    (register
        (name ICSCR)
        (offset 0x4)
        (size 0x20)
        (reset-value 0x10000000)
        (description "Internal clock sources calibration register")
        (field
            (name HSITRIM)
            (bit-offset 24)
            (bit-width 5)
            (access read-write)
            (description "HSI clock trimming")
        )
        (field
            (name HSICAL)
            (bit-offset 16)
            (bit-width 8)
            (access read-only)
            (description "HSI clock calibration")
        )
        (field
            (name MSITRIM)
            (bit-offset 8)
            (bit-width 8)
            (access read-write)
            (description "MSI clock trimming")
        )
        (field
            (name MSICAL)
            (bit-offset 0)
            (bit-width 8)
            (access read-only)
            (description "MSI clock calibration")
        )
    )
    (register
        (name CFGR)
        (offset 0x8)
        (size 0x20)
        (reset-value 0x0)
        (description "Clock configuration register")
        (field
            (name MCOPRE)
            (bit-offset 28)
            (bit-width 3)
            (access read-only)
            (description "Microcontroller clock output prescaler")
        )
        (field
            (name MCOSEL)
            (bit-offset 24)
            (bit-width 3)
            (access read-write)
            (description "Microcontroller clock output")
        )
        (field
            (name STOPWUCK)
            (bit-offset 15)
            (bit-width 1)
            (access read-write)
            (description "Wakeup from Stop and CSS backup clock selection")
        )
        (field
            (name PPRE2)
            (bit-offset 11)
            (bit-width 3)
            (access read-write)
            (description "APB high-speed prescaler (APB2)")
        )
        (field
            (name PPRE1)
            (bit-offset 8)
            (bit-width 3)
            (access read-write)
            (description "PB low-speed prescaler (APB1)")
        )
        (field
            (name HPRE)
            (bit-offset 4)
            (bit-width 4)
            (access read-write)
            (description "AHB prescaler")
        )
        (field
            (name SWS)
            (bit-offset 2)
            (bit-width 2)
            (access read-only)
            (description "System clock switch status")
        )
        (field
            (name SW)
            (bit-offset 0)
            (bit-width 2)
            (access read-write)
            (description "System clock switch")
        )
    )
    (register
        (name PLLCFGR)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x1000)
        (description "PLL configuration register")
        (field
            (name PLLR)
            (bit-offset 25)
            (bit-width 2)
            (description "Main PLL division factor for PLLCLK (system clock)")
        )
        (field
            (name PLLREN)
            (bit-offset 24)
            (bit-width 1)
            (description "Main PLL PLLCLK output enable")
        )
        (field
            (name PLLQ)
            (bit-offset 21)
            (bit-width 2)
            (description "Main PLL division factor for PLLUSB1CLK(48 MHz clock)")
        )
        (field
            (name PLLQEN)
            (bit-offset 20)
            (bit-width 1)
            (description "Main PLL PLLUSB1CLK output enable")
        )
        (field
            (name PLLP)
            (bit-offset 17)
            (bit-width 1)
            (description "Main PLL division factor for PLLSAI3CLK (SAI1 and SAI2 clock)")
        )
        (field
            (name PLLPEN)
            (bit-offset 16)
            (bit-width 1)
            (description "Main PLL PLLSAI3CLK output enable")
        )
        (field
            (name PLLN)
            (bit-offset 8)
            (bit-width 7)
            (description "Main PLL multiplication factor for VCO")
        )
        (field
            (name PLLM)
            (bit-offset 4)
            (bit-width 3)
            (description "Division factor for the main PLL and audio PLL (PLLSAI1 and PLLSAI2) input clock")
        )
        (field
            (name PLLSRC)
            (bit-offset 0)
            (bit-width 2)
            (description "Main PLL, PLLSAI1 and PLLSAI2 entry clock source")
        )
    )
    (register
        (name PLLSAI1CFGR)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x1000)
        (description "PLLSAI1 configuration register")
        (field
            (name PLLSAI1R)
            (bit-offset 25)
            (bit-width 2)
            (description "PLLSAI1 division factor for PLLADC1CLK (ADC clock)")
        )
        (field
            (name PLLSAI1REN)
            (bit-offset 24)
            (bit-width 1)
            (description "PLLSAI1 PLLADC1CLK output enable")
        )
        (field
            (name PLLSAI1Q)
            (bit-offset 21)
            (bit-width 2)
            (description "SAI1PLL division factor for PLLUSB2CLK (48 MHz clock)")
        )
        (field
            (name PLLSAI1QEN)
            (bit-offset 20)
            (bit-width 1)
            (description "SAI1PLL PLLUSB2CLK output enable")
        )
        (field
            (name PLLSAI1P)
            (bit-offset 17)
            (bit-width 1)
            (description "SAI1PLL division factor for PLLSAI1CLK (SAI1 or SAI2 clock)")
        )
        (field
            (name PLLSAI1PEN)
            (bit-offset 16)
            (bit-width 1)
            (description "SAI1PLL PLLSAI1CLK output enable")
        )
        (field
            (name PLLSAI1N)
            (bit-offset 8)
            (bit-width 7)
            (description "SAI1PLL multiplication factor for VCO")
        )
    )
    (register
        (name PLLSAI2CFGR)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x1000)
        (description "PLLSAI2 configuration register")
        (field
            (name PLLSAI2R)
            (bit-offset 25)
            (bit-width 2)
            (description "PLLSAI2 division factor for PLLADC2CLK (ADC clock)")
        )
        (field
            (name PLLSAI2REN)
            (bit-offset 24)
            (bit-width 1)
            (description "PLLSAI2 PLLADC2CLK output enable")
        )
        (field
            (name PLLSAI2P)
            (bit-offset 17)
            (bit-width 1)
            (description "SAI1PLL division factor for PLLSAI2CLK (SAI1 or SAI2 clock)")
        )
        (field
            (name PLLSAI2PEN)
            (bit-offset 16)
            (bit-width 1)
            (description "SAI2PLL PLLSAI2CLK output enable")
        )
        (field
            (name PLLSAI2N)
            (bit-offset 8)
            (bit-width 7)
            (description "SAI2PLL multiplication factor for VCO")
        )
    )
    (register
        (name CIER)
        (offset 0x18)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "Clock interrupt enable register")
        (field
            (name LSECSSIE)
            (bit-offset 9)
            (bit-width 1)
            (description "LSE clock security system interrupt enable")
        )
        (field
            (name PLLSAI2RDYIE)
            (bit-offset 7)
            (bit-width 1)
            (description "PLLSAI2 ready interrupt enable")
        )
        (field
            (name PLLSAI1RDYIE)
            (bit-offset 6)
            (bit-width 1)
            (description "PLLSAI1 ready interrupt enable")
        )
        (field
            (name PLLRDYIE)
            (bit-offset 5)
            (bit-width 1)
            (description "PLL ready interrupt enable")
        )
        (field
            (name HSERDYIE)
            (bit-offset 4)
            (bit-width 1)
            (description "HSE ready interrupt enable")
        )
        (field
            (name HSIRDYIE)
            (bit-offset 3)
            (bit-width 1)
            (description "HSI ready interrupt enable")
        )
        (field
            (name MSIRDYIE)
            (bit-offset 2)
            (bit-width 1)
            (description "MSI ready interrupt enable")
        )
        (field
            (name LSERDYIE)
            (bit-offset 1)
            (bit-width 1)
            (description "LSE ready interrupt enable")
        )
        (field
            (name LSIRDYIE)
            (bit-offset 0)
            (bit-width 1)
            (description "LSI ready interrupt enable")
        )
    )
    (register
        (name CIFR)
        (offset 0x1c)
        (size 0x20)
        (access read-only)
        (reset-value 0x0)
        (description "Clock interrupt flag register")
        (field
            (name LSECSSF)
            (bit-offset 9)
            (bit-width 1)
            (description "LSE Clock security system interrupt flag")
        )
        (field
            (name CSSF)
            (bit-offset 8)
            (bit-width 1)
            (description "Clock security system interrupt flag")
        )
        (field
            (name PLLSAI2RDYF)
            (bit-offset 7)
            (bit-width 1)
            (description "PLLSAI2 ready interrupt flag")
        )
        (field
            (name PLLSAI1RDYF)
            (bit-offset 6)
            (bit-width 1)
            (description "PLLSAI1 ready interrupt flag")
        )
        (field
            (name PLLRDYF)
            (bit-offset 5)
            (bit-width 1)
            (description "PLL ready interrupt flag")
        )
        (field
            (name HSERDYF)
            (bit-offset 4)
            (bit-width 1)
            (description "HSE ready interrupt flag")
        )
        (field
            (name HSIRDYF)
            (bit-offset 3)
            (bit-width 1)
            (description "HSI ready interrupt flag")
        )
        (field
            (name MSIRDYF)
            (bit-offset 2)
            (bit-width 1)
            (description "MSI ready interrupt flag")
        )
        (field
            (name LSERDYF)
            (bit-offset 1)
            (bit-width 1)
            (description "LSE ready interrupt flag")
        )
        (field
            (name LSIRDYF)
            (bit-offset 0)
            (bit-width 1)
            (description "LSI ready interrupt flag")
        )
    )
    (register
        (name CICR)
        (offset 0x20)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (description "Clock interrupt clear register")
        (field
            (name LSECSSC)
            (bit-offset 9)
            (bit-width 1)
            (description "LSE Clock security system interrupt clear")
        )
        (field
            (name CSSC)
            (bit-offset 8)
            (bit-width 1)
            (description "Clock security system interrupt clear")
        )
        (field
            (name PLLSAI2RDYC)
            (bit-offset 7)
            (bit-width 1)
            (description "PLLSAI2 ready interrupt clear")
        )
        (field
            (name PLLSAI1RDYC)
            (bit-offset 6)
            (bit-width 1)
            (description "PLLSAI1 ready interrupt clear")
        )
        (field
            (name PLLRDYC)
            (bit-offset 5)
            (bit-width 1)
            (description "PLL ready interrupt clear")
        )
        (field
            (name HSERDYC)
            (bit-offset 4)
            (bit-width 1)
            (description "HSE ready interrupt clear")
        )
        (field
            (name HSIRDYC)
            (bit-offset 3)
            (bit-width 1)
            (description "HSI ready interrupt clear")
        )
        (field
            (name MSIRDYC)
            (bit-offset 2)
            (bit-width 1)
            (description "MSI ready interrupt clear")
        )
        (field
            (name LSERDYC)
            (bit-offset 1)
            (bit-width 1)
            (description "LSE ready interrupt clear")
        )
        (field
            (name LSIRDYC)
            (bit-offset 0)
            (bit-width 1)
            (description "LSI ready interrupt clear")
        )
    )
    (register
        (name AHB1RSTR)
        (offset 0x28)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB1 peripheral reset register")
        (field
            (name TSCRST)
            (bit-offset 16)
            (bit-width 1)
            (description "Touch Sensing Controller reset")
        )
        (field
            (name CRCRST)
            (bit-offset 11)
            (bit-width 1)
            (description "Reserved")
        )
        (field
            (name FLASHRST)
            (bit-offset 8)
            (bit-width 1)
            (description "Flash memory interface reset")
        )
        (field
            (name DMA2RST)
            (bit-offset 1)
            (bit-width 1)
            (description "DMA2 reset")
        )
        (field
            (name DMA1RST)
            (bit-offset 0)
            (bit-width 1)
            (description "DMA1 reset")
        )
    )
    (register
        (name AHB2RSTR)
        (offset 0x2c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB2 peripheral reset register")
        (field
            (name RNGRST)
            (bit-offset 18)
            (bit-width 1)
            (description "Random number generator reset")
        )
        (field
            (name AESRST)
            (bit-offset 16)
            (bit-width 1)
            (description "AES hardware accelerator reset")
        )
        (field
            (name ADCRST)
            (bit-offset 13)
            (bit-width 1)
            (description "ADC reset")
        )
        (field
            (name OTGFSRST)
            (bit-offset 12)
            (bit-width 1)
            (description "USB OTG FS reset")
        )
        (field
            (name GPIOHRST)
            (bit-offset 7)
            (bit-width 1)
            (description "IO port H reset")
        )
        (field
            (name GPIOGRST)
            (bit-offset 6)
            (bit-width 1)
            (description "IO port G reset")
        )
        (field
            (name GPIOFRST)
            (bit-offset 5)
            (bit-width 1)
            (description "IO port F reset")
        )
        (field
            (name GPIOERST)
            (bit-offset 4)
            (bit-width 1)
            (description "IO port E reset")
        )
        (field
            (name GPIODRST)
            (bit-offset 3)
            (bit-width 1)
            (description "IO port D reset")
        )
        (field
            (name GPIOCRST)
            (bit-offset 2)
            (bit-width 1)
            (description "IO port C reset")
        )
        (field
            (name GPIOBRST)
            (bit-offset 1)
            (bit-width 1)
            (description "IO port B reset")
        )
        (field
            (name GPIOARST)
            (bit-offset 0)
            (bit-width 1)
            (description "IO port A reset")
        )
    )
    (register
        (name AHB3RSTR)
        (offset 0x30)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB3 peripheral reset register")
        (field
            (name QSPIRST)
            (bit-offset 8)
            (bit-width 1)
            (description "Quad SPI memory interface reset")
        )
        (field
            (name FMCRST)
            (bit-offset 0)
            (bit-width 1)
            (description "Flexible memory controller reset")
        )
    )
    (register
        (name APB1RSTR1)
        (offset 0x38)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB1 peripheral reset register 1")
        (field
            (name LPTIM1RST)
            (bit-offset 31)
            (bit-width 1)
            (description "Low Power Timer 1 reset")
        )
        (field
            (name OPAMPRST)
            (bit-offset 30)
            (bit-width 1)
            (description "OPAMP interface reset")
        )
        (field
            (name DAC1RST)
            (bit-offset 29)
            (bit-width 1)
            (description "DAC1 interface reset")
        )
        (field
            (name PWRRST)
            (bit-offset 28)
            (bit-width 1)
            (description "Power interface reset")
        )
        (field
            (name CAN1RST)
            (bit-offset 25)
            (bit-width 1)
            (description "CAN1 reset")
        )
        (field
            (name I2C3RST)
            (bit-offset 23)
            (bit-width 1)
            (description "I2C3 reset")
        )
        (field
            (name I2C2RST)
            (bit-offset 22)
            (bit-width 1)
            (description "I2C2 reset")
        )
        (field
            (name I2C1RST)
            (bit-offset 21)
            (bit-width 1)
            (description "I2C1 reset")
        )
        (field
            (name UART5RST)
            (bit-offset 20)
            (bit-width 1)
            (description "UART5 reset")
        )
        (field
            (name UART4RST)
            (bit-offset 19)
            (bit-width 1)
            (description "UART4 reset")
        )
        (field
            (name USART3RST)
            (bit-offset 18)
            (bit-width 1)
            (description "USART3 reset")
        )
        (field
            (name USART2RST)
            (bit-offset 17)
            (bit-width 1)
            (description "USART2 reset")
        )
        (field
            (name SPI3RST)
            (bit-offset 15)
            (bit-width 1)
            (description "SPI3 reset")
        )
        (field
            (name SPI2RST)
            (bit-offset 14)
            (bit-width 1)
            (description "SPI2 reset")
        )
        (field
            (name LCDRST)
            (bit-offset 9)
            (bit-width 1)
            (description "LCD interface reset")
        )
        (field
            (name TIM7RST)
            (bit-offset 5)
            (bit-width 1)
            (description "TIM7 timer reset")
        )
        (field
            (name TIM6RST)
            (bit-offset 4)
            (bit-width 1)
            (description "TIM6 timer reset")
        )
        (field
            (name TIM5RST)
            (bit-offset 3)
            (bit-width 1)
            (description "TIM5 timer reset")
        )
        (field
            (name TIM4RST)
            (bit-offset 2)
            (bit-width 1)
            (description "TIM3 timer reset")
        )
        (field
            (name TIM3RST)
            (bit-offset 1)
            (bit-width 1)
            (description "TIM3 timer reset")
        )
        (field
            (name TIM2RST)
            (bit-offset 0)
            (bit-width 1)
            (description "TIM2 timer reset")
        )
    )
    (register
        (name APB1RSTR2)
        (offset 0x3c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB1 peripheral reset register 2")
        (field
            (name LPTIM2RST)
            (bit-offset 5)
            (bit-width 1)
            (description "Low-power timer 2 reset")
        )
        (field
            (name SWPMI1RST)
            (bit-offset 2)
            (bit-width 1)
            (description "Single wire protocol reset")
        )
        (field
            (name LPUART1RST)
            (bit-offset 0)
            (bit-width 1)
            (description "Low-power UART 1 reset")
        )
    )
    (register
        (name APB2RSTR)
        (offset 0x40)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB2 peripheral reset register")
        (field
            (name DFSDMRST)
            (bit-offset 24)
            (bit-width 1)
            (description "Digital filters for sigma-delata modulators (DFSDM) reset")
        )
        (field
            (name SAI2RST)
            (bit-offset 22)
            (bit-width 1)
            (description "Serial audio interface 2 (SAI2) reset")
        )
        (field
            (name SAI1RST)
            (bit-offset 21)
            (bit-width 1)
            (description "Serial audio interface 1 (SAI1) reset")
        )
        (field
            (name TIM17RST)
            (bit-offset 18)
            (bit-width 1)
            (description "TIM17 timer reset")
        )
        (field
            (name TIM16RST)
            (bit-offset 17)
            (bit-width 1)
            (description "TIM16 timer reset")
        )
        (field
            (name TIM15RST)
            (bit-offset 16)
            (bit-width 1)
            (description "TIM15 timer reset")
        )
        (field
            (name USART1RST)
            (bit-offset 14)
            (bit-width 1)
            (description "USART1 reset")
        )
        (field
            (name TIM8RST)
            (bit-offset 13)
            (bit-width 1)
            (description "TIM8 timer reset")
        )
        (field
            (name SPI1RST)
            (bit-offset 12)
            (bit-width 1)
            (description "SPI1 reset")
        )
        (field
            (name TIM1RST)
            (bit-offset 11)
            (bit-width 1)
            (description "TIM1 timer reset")
        )
        (field
            (name SDMMCRST)
            (bit-offset 10)
            (bit-width 1)
            (description "SDMMC reset")
        )
        (field
            (name SYSCFGRST)
            (bit-offset 0)
            (bit-width 1)
            (description "System configuration (SYSCFG) reset")
        )
    )
    (register
        (name AHB1ENR)
        (offset 0x48)
        (size 0x20)
        (access read-write)
        (reset-value 0x100)
        (description "AHB1 peripheral clock enable register")
        (field
            (name TSCEN)
            (bit-offset 16)
            (bit-width 1)
            (description "Touch Sensing Controller clock enable")
        )
        (field
            (name CRCEN)
            (bit-offset 11)
            (bit-width 1)
            (description "Reserved")
        )
        (field
            (name FLASHEN)
            (bit-offset 8)
            (bit-width 1)
            (description "Flash memory interface clock enable")
        )
        (field
            (name DMA2EN)
            (bit-offset 1)
            (bit-width 1)
            (description "DMA2 clock enable")
            (link (name EN) (peripheral-group DMA) (peripheral DMA2))
        )
        (field
            (name DMA1EN)
            (bit-offset 0)
            (bit-width 1)
            (description "DMA1 clock enable")
            (link (name EN) (peripheral-group DMA) (peripheral DMA1))
        )
    )
    (register
        (name AHB2ENR)
        (offset 0x4c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB2 peripheral clock enable register")
        (field
            (name RNGEN)
            (bit-offset 18)
            (bit-width 1)
            (description "Random Number Generator clock enable")
            (link (name EN) (peripheral-group RNG) (peripheral RNG))            
        )
        (field
            (name AESEN)
            (bit-offset 16)
            (bit-width 1)
            (description "AES accelerator clock enable")
            ; (link (name EN) (peripheral-group AES) (peripheral AES))
        )
        (field
            (name ADCEN)
            (bit-offset 13)
            (bit-width 1)
            (description "ADC clock enable")
            (link (name EN) (peripheral-group ADC) (peripheral ADC1))
        )
        (field
            (name OTGFSEN)
            (bit-offset 12)
            (bit-width 1)
            (description "OTG full speed clock enable")
        )
        (field
            (name GPIOHEN)
            (bit-offset 7)
            (bit-width 1)
            (description "IO port H clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOH))
        )
        (field
            (name GPIOGEN)
            (bit-offset 6)
            (bit-width 1)
            (description "IO port G clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOG))
        )
        (field
            (name GPIOFEN)
            (bit-offset 5)
            (bit-width 1)
            (description "IO port F clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOF))
        )
        (field
            (name GPIOEEN)
            (bit-offset 4)
            (bit-width 1)
            (description "IO port E clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOE))
        )
        (field
            (name GPIODEN)
            (bit-offset 3)
            (bit-width 1)
            (description "IO port D clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOD))
        )
        (field
            (name GPIOCEN)
            (bit-offset 2)
            (bit-width 1)
            (description "IO port C clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOC))
        )
        (field
            (name GPIOBEN)
            (bit-offset 1)
            (bit-width 1)
            (description "IO port B clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOB))
        )
        (field
            (name GPIOAEN)
            (bit-offset 0)
            (bit-width 1)
            (description "IO port A clock enable")
            (link (name EN) (peripheral-group GPIO) (peripheral GPIOA))
        )
    )
    (register
        (name AHB3ENR)
        (offset 0x50)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "AHB3 peripheral clock enable register")
        (field
            (name QSPIEN)
            (bit-offset 8)
            (bit-width 1)
            (description "QSPIEN")
        )
        (field
            (name FMCEN)
            (bit-offset 0)
            (bit-width 1)
            (description "Flexible memory controller clock enable")
        )
    )
    (register
        (name APB1ENR1)
        (offset 0x58)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB1ENR1")
        (field
            (name LPTIM1EN)
            (bit-offset 31)
            (bit-width 1)
            (description "Low power timer 1 clock enable")
            (link (name EN) (peripheral-group LPTIM) (peripheral LPTIM1))
        )
        (field
            (name OPAMPEN)
            (bit-offset 30)
            (bit-width 1)
            (description "OPAMP interface clock enable")
        )
        (field
            (name DAC1EN)
            (bit-offset 29)
            (bit-width 1)
            (description "DAC1 interface clock enable")
        )
        (field
            (name PWREN)
            (bit-offset 28)
            (bit-width 1)
            (description "Power interface clock enable")
            (link (name EN) (peripheral-group PWR) (peripheral PWR))
        )
        (field
            (name CAN1EN)
            (bit-offset 25)
            (bit-width 1)
            (description "CAN1 clock enable")
        )
        (field
            (name I2C3EN)
            (bit-offset 23)
            (bit-width 1)
            (description "I2C3 clock enable")
            (link (name EN) (peripheral-group I2C) (peripheral I2C3))
        )
        (field
            (name I2C2EN)
            (bit-offset 22)
            (bit-width 1)
            (description "I2C2 clock enable")
            (link (name EN) (peripheral-group I2C) (peripheral I2C2))
        )
        (field
            (name I2C1EN)
            (bit-offset 21)
            (bit-width 1)
            (description "I2C1 clock enable")
            (link (name EN) (peripheral-group I2C) (peripheral I2C1))
        )
        (field
            (name UART5EN)
            (bit-offset 20)
            (bit-width 1)
            (description "UART5 clock enable")
            (link (name EN) (peripheral-group USART) (peripheral UART5))
        )
        (field
            (name UART4EN)
            (bit-offset 19)
            (bit-width 1)
            (description "UART4 clock enable")
            (link (name EN) (peripheral-group USART) (peripheral UART4))
        )
        (field
            (name USART3EN)
            (bit-offset 18)
            (bit-width 1)
            (description "USART3 clock enable")
            (link (name EN) (peripheral-group USART) (peripheral USART3))
        )
        (field
            (name USART2EN)
            (bit-offset 17)
            (bit-width 1)
            (description "USART2 clock enable")
            (link (name EN) (peripheral-group USART) (peripheral USART2))
        )
        (field
            (name SPI3EN)
            (bit-offset 15)
            (bit-width 1)
            (description "SPI3 clock enable")
            (link (name EN) (peripheral-group SPI) (peripheral SPI3))
        )
        (field
            (name SPI2EN)
            (bit-offset 14)
            (bit-width 1)
            (description "SPI2 clock enable")
            (link (name EN) (peripheral-group SPI) (peripheral SPI2))
        )
        (field
            (name WWDGEN)
            (bit-offset 11)
            (bit-width 1)
            (description "Window watchdog clock enable")
            (link (name EN) (peripheral-group WWDG) (peripheral WWDG))
        )
        (field
            (name LCDEN)
            (bit-offset 9)
            (bit-width 1)
            (description "LCD clock enable")
        )
        (field
            (name TIM7EN)
            (bit-offset 5)
            (bit-width 1)
            (description "TIM7 timer clock enable")
            (link (name EN) (peripheral-group TIM_BAS) (peripheral TIM7))
        )
        (field
            (name TIM6EN)
            (bit-offset 4)
            (bit-width 1)
            (description "TIM6 timer clock enable")
            (link (name EN) (peripheral-group TIM_BAS) (peripheral TIM6))
        )
        (field
            (name TIM5EN)
            (bit-offset 3)
            (bit-width 1)
            (description "Reserved")
        )
        (field
            (name TIM4EN)
            (bit-offset 2)
            (bit-width 1)
            (description "TIM4 timer clock enable")
        )
        (field
            (name TIM3EN)
            (bit-offset 1)
            (bit-width 1)
            (description "TIM3 timer clock enable")
            (link (name EN) (peripheral-group TIM_GEN) (peripheral TIM3))
        )
        (field
            (name TIM2EN)
            (bit-offset 0)
            (bit-width 1)
            (description "TIM2 timer clock enable")
            (link (name EN) (peripheral-group TIM_GEN) (peripheral TIM2))
        )
    )
    (register
        (name APB1ENR2)
        (offset 0x5c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB1 peripheral clock enable register 2")
        (field
            (name LPTIM2EN)
            (bit-offset 5)
            (bit-width 1)
            (description "LPTIM2EN")
            (link (name EN) (peripheral-group LPTIM) (peripheral LPTIM2))
        )
        (field
            (name SWPMI1EN)
            (bit-offset 2)
            (bit-width 1)
            (description "Single wire protocol clock enable")
        )
        (field
            (name LPUART1EN)
            (bit-offset 0)
            (bit-width 1)
            (description "Low power UART 1 clock enable")
            (link (name EN) (peripheral-group LPUART) (peripheral LPUART1))
        )
    )
    (register
        (name APB2ENR)
        (offset 0x60)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "APB2ENR")
        (field
            (name DFSDMEN)
            (bit-offset 24)
            (bit-width 1)
            (description "DFSDM timer clock enable")
        )
        (field
            (name SAI2EN)
            (bit-offset 22)
            (bit-width 1)
            (description "SAI2 clock enable")
        )
        (field
            (name SAI1EN)
            (bit-offset 21)
            (bit-width 1)
            (description "SAI1 clock enable")
        )
        (field
            (name TIM17EN)
            (bit-offset 18)
            (bit-width 1)
            (description "TIM17 timer clock enable")
        )
        (field
            (name TIM16EN)
            (bit-offset 17)
            (bit-width 1)
            (description "TIM16 timer clock enable")
            (link (name EN) (peripheral-group TIM_GEN) (peripheral TIM16))
        )
        (field
            (name TIM15EN)
            (bit-offset 16)
            (bit-width 1)
            (description "TIM15 timer clock enable")
            (link (name EN) (peripheral-group TIM_GEN) (peripheral TIM15))
        )
        (field
            (name USART1EN)
            (bit-offset 14)
            (bit-width 1)
            (description "USART1clock enable")
            (link (name EN) (peripheral-group USART) (peripheral USART1))
        )
        (field
            (name TIM8EN)
            (bit-offset 13)
            (bit-width 1)
            (description "TIM8 timer clock enable")
            (link (name EN) (peripheral-group TIM_ADV) (peripheral TIM8))
        )
        (field
            (name SPI1EN)
            (bit-offset 12)
            (bit-width 1)
            (description "SPI1 clock enable")
            (link (name EN) (peripheral-group SPI) (peripheral SPI1))
        )
        (field
            (name TIM1EN)
            (bit-offset 11)
            (bit-width 1)
            (description "TIM1 timer clock enable")
            (link (name EN) (peripheral-group TIM_ADV) (peripheral TIM1))
        )
        (field
            (name SDMMCEN)
            (bit-offset 10)
            (bit-width 1)
            (description "SDMMC clock enable")
        )
        (field
            (name FIREWALLEN)
            (bit-offset 7)
            (bit-width 1)
            (description "Firewall clock enable")
        )
        (field
            (name SYSCFGEN)
            (bit-offset 0)
            (bit-width 1)
            (description "SYSCFG clock enable")
            (link (name EN) (peripheral-group SYSCFG) (peripheral SYSCFG))
        )
    )
    (register
        (name AHB1SMENR)
        (offset 0x68)
        (size 0x20)
        (access read-write)
        (reset-value 0x11303)
        (description "AHB1 peripheral clocks enable in Sleep and Stop modes register")
        (field
            (name TSCSMEN)
            (bit-offset 16)
            (bit-width 1)
            (description "Touch Sensing Controller clocks enable during Sleep and Stop modes")
        )
        (field
            (name CRCSMEN)
            (bit-offset 11)
            (bit-width 1)
            (description "CRCSMEN")
        )
        (field
            (name SRAM1SMEN)
            (bit-offset 9)
            (bit-width 1)
            (description "SRAM1 interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name FLASHSMEN)
            (bit-offset 8)
            (bit-width 1)
            (description "Flash memory interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name DMA2SMEN)
            (bit-offset 1)
            (bit-width 1)
            (description "DMA2 clocks enable during Sleep and Stop modes")
        )
        (field
            (name DMA1SMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "DMA1 clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name AHB2SMENR)
        (offset 0x6c)
        (size 0x20)
        (access read-write)
        (reset-value 0x532ff)
        (description "AHB2 peripheral clocks enable in Sleep and Stop modes register")
        (field
            (name RNGSMEN)
            (bit-offset 18)
            (bit-width 1)
            (description "Random Number Generator clocks enable during Sleep and Stop modes")
        )
        (field
            (name AESSMEN)
            (bit-offset 16)
            (bit-width 1)
            (description "AES accelerator clocks enable during Sleep and Stop modes")
        )
        (field
            (name ADCFSSMEN)
            (bit-offset 13)
            (bit-width 1)
            (description "ADC clocks enable during Sleep and Stop modes")
        )
        (field
            (name OTGFSSMEN)
            (bit-offset 12)
            (bit-width 1)
            (description "OTG full speed clocks enable during Sleep and Stop modes")
        )
        (field
            (name SRAM2SMEN)
            (bit-offset 9)
            (bit-width 1)
            (description "SRAM2 interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOHSMEN)
            (bit-offset 7)
            (bit-width 1)
            (description "IO port H clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOGSMEN)
            (bit-offset 6)
            (bit-width 1)
            (description "IO port G clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOFSMEN)
            (bit-offset 5)
            (bit-width 1)
            (description "IO port F clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOESMEN)
            (bit-offset 4)
            (bit-width 1)
            (description "IO port E clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIODSMEN)
            (bit-offset 3)
            (bit-width 1)
            (description "IO port D clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOCSMEN)
            (bit-offset 2)
            (bit-width 1)
            (description "IO port C clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOBSMEN)
            (bit-offset 1)
            (bit-width 1)
            (description "IO port B clocks enable during Sleep and Stop modes")
        )
        (field
            (name GPIOASMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "IO port A clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name AHB3SMENR)
        (offset 0x70)
        (size 0x20)
        (access read-write)
        (reset-value 0x101)
        (description "AHB3 peripheral clocks enable in Sleep and Stop modes register")
        (field
            (name QSPISMEN)
            (bit-offset 8)
            (bit-width 1)
            (description "QSPISMEN")
        )
        (field
            (name FMCSMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "Flexible memory controller clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name APB1SMENR1)
        (offset 0x78)
        (size 0x20)
        (access read-write)
        (reset-value 0xf2feca3f)
        (description "APB1SMENR1")
        (field
            (name LPTIM1SMEN)
            (bit-offset 31)
            (bit-width 1)
            (description "Low power timer 1 clocks enable during Sleep and Stop modes")
        )
        (field
            (name OPAMPSMEN)
            (bit-offset 30)
            (bit-width 1)
            (description "OPAMP interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name DAC1SMEN)
            (bit-offset 29)
            (bit-width 1)
            (description "DAC1 interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name PWRSMEN)
            (bit-offset 28)
            (bit-width 1)
            (description "Power interface clocks enable during Sleep and Stop modes")
        )
        (field
            (name CAN1SMEN)
            (bit-offset 25)
            (bit-width 1)
            (description "CAN1 clocks enable during Sleep and Stop modes")
        )
        (field
            (name I2C3SMEN)
            (bit-offset 23)
            (bit-width 1)
            (description "I2C3 clocks enable during Sleep and Stop modes")
        )
        (field
            (name I2C2SMEN)
            (bit-offset 22)
            (bit-width 1)
            (description "I2C2 clocks enable during Sleep and Stop modes")
        )
        (field
            (name I2C1SMEN)
            (bit-offset 21)
            (bit-width 1)
            (description "I2C1 clocks enable during Sleep and Stop modes")
        )
        (field
            (name UART5SMEN)
            (bit-offset 20)
            (bit-width 1)
            (description "UART5 clocks enable during Sleep and Stop modes")
        )
        (field
            (name UART4SMEN)
            (bit-offset 19)
            (bit-width 1)
            (description "UART4 clocks enable during Sleep and Stop modes")
        )
        (field
            (name USART3SMEN)
            (bit-offset 18)
            (bit-width 1)
            (description "USART3 clocks enable during Sleep and Stop modes")
        )
        (field
            (name USART2SMEN)
            (bit-offset 17)
            (bit-width 1)
            (description "USART2 clocks enable during Sleep and Stop modes")
        )
        (field
            (name SP3SMEN)
            (bit-offset 15)
            (bit-width 1)
            (description "SPI3 clocks enable during Sleep and Stop modes")
        )
        (field
            (name SPI2SMEN)
            (bit-offset 14)
            (bit-width 1)
            (description "SPI2 clocks enable during Sleep and Stop modes")
        )
        (field
            (name WWDGSMEN)
            (bit-offset 11)
            (bit-width 1)
            (description "Window watchdog clocks enable during Sleep and Stop modes")
        )
        (field
            (name LCDSMEN)
            (bit-offset 9)
            (bit-width 1)
            (description "LCD clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM7SMEN)
            (bit-offset 5)
            (bit-width 1)
            (description "TIM7 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM6SMEN)
            (bit-offset 4)
            (bit-width 1)
            (description "TIM6 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM5SMEN)
            (bit-offset 3)
            (bit-width 1)
            (description "Reserved")
        )
        (field
            (name TIM4SMEN)
            (bit-offset 2)
            (bit-width 1)
            (description "TIM4 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM3SMEN)
            (bit-offset 1)
            (bit-width 1)
            (description "TIM3 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM2SMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "TIM2 timer clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name APB1SMENR2)
        (offset 0x7c)
        (size 0x20)
        (access read-write)
        (reset-value 0x25)
        (description "APB1 peripheral clocks enable in Sleep and Stop modes register 2")
        (field
            (name LPTIM2SMEN)
            (bit-offset 5)
            (bit-width 1)
            (description "LPTIM2SMEN")
        )
        (field
            (name SWPMI1SMEN)
            (bit-offset 2)
            (bit-width 1)
            (description "Single wire protocol clocks enable during Sleep and Stop modes")
        )
        (field
            (name LPUART1SMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "Low power UART 1 clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name APB2SMENR)
        (offset 0x80)
        (size 0x20)
        (access read-write)
        (reset-value 0x1677c01)
        (description "APB2SMENR")
        (field
            (name DFSDMSMEN)
            (bit-offset 24)
            (bit-width 1)
            (description "DFSDM timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name SAI2SMEN)
            (bit-offset 22)
            (bit-width 1)
            (description "SAI2 clocks enable during Sleep and Stop modes")
        )
        (field
            (name SAI1SMEN)
            (bit-offset 21)
            (bit-width 1)
            (description "SAI1 clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM17SMEN)
            (bit-offset 18)
            (bit-width 1)
            (description "TIM17 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM16SMEN)
            (bit-offset 17)
            (bit-width 1)
            (description "TIM16 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM15SMEN)
            (bit-offset 16)
            (bit-width 1)
            (description "TIM15 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name USART1SMEN)
            (bit-offset 14)
            (bit-width 1)
            (description "USART1clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM8SMEN)
            (bit-offset 13)
            (bit-width 1)
            (description "TIM8 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name SPI1SMEN)
            (bit-offset 12)
            (bit-width 1)
            (description "SPI1 clocks enable during Sleep and Stop modes")
        )
        (field
            (name TIM1SMEN)
            (bit-offset 11)
            (bit-width 1)
            (description "TIM1 timer clocks enable during Sleep and Stop modes")
        )
        (field
            (name SDMMCSMEN)
            (bit-offset 10)
            (bit-width 1)
            (description "SDMMC clocks enable during Sleep and Stop modes")
        )
        (field
            (name SYSCFGSMEN)
            (bit-offset 0)
            (bit-width 1)
            (description "SYSCFG clocks enable during Sleep and Stop modes")
        )
    )
    (register
        (name CCIPR)
        (offset 0x88)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "CCIPR")
        (field
            (name DFSDMSEL)
            (bit-offset 31)
            (bit-width 1)
            (description "DFSDM clock source selection")
        )
        (field
            (name SWPMI1SEL)
            (bit-offset 30)
            (bit-width 1)
            (description "SWPMI1 clock source selection")
        )
        (field
            (name ADCSEL)
            (bit-offset 28)
            (bit-width 2)
            (description "ADCs clock source selection")
        )
        (field
            (name CLK48SEL)
            (bit-offset 26)
            (bit-width 2)
            (description "48 MHz clock source selection")
        )
        (field
            (name SAI2SEL)
            (bit-offset 24)
            (bit-width 2)
            (description "SAI2 clock source selection")
        )
        (field
            (name SAI1SEL)
            (bit-offset 22)
            (bit-width 2)
            (description "SAI1 clock source selection")
        )
        (field
            (name LPTIM2SEL)
            (bit-offset 20)
            (bit-width 2)
            (description "Low power timer 2 clock source selection")
        )
        (field
            (name LPTIM1SEL)
            (bit-offset 18)
            (bit-width 2)
            (description "Low power timer 1 clock source selection")
        )
        (field
            (name I2C3SEL)
            (bit-offset 16)
            (bit-width 2)
            (description "I2C3 clock source selection")
        )
        (field
            (name I2C2SEL)
            (bit-offset 14)
            (bit-width 2)
            (description "I2C2 clock source selection")
        )
        (field
            (name I2C1SEL)
            (bit-offset 12)
            (bit-width 2)
            (description "I2C1 clock source selection")
        )
        (field
            (name LPUART1SEL)
            (bit-offset 10)
            (bit-width 2)
            (description "LPUART1 clock source selection")
        )
        (field
            (name UART5SEL)
            (bit-offset 8)
            (bit-width 2)
            (description "UART5 clock source selection")
        )
        (field
            (name UART4SEL)
            (bit-offset 6)
            (bit-width 2)
            (description "UART4 clock source selection")
        )
        (field
            (name USART3SEL)
            (bit-offset 4)
            (bit-width 2)
            (description "USART3 clock source selection")
        )
        (field
            (name USART2SEL)
            (bit-offset 2)
            (bit-width 2)
            (description "USART2 clock source selection")
        )
        (field
            (name USART1SEL)
            (bit-offset 0)
            (bit-width 2)
            (description "USART1 clock source selection")
        )
    )
    (register
        (name BDCR)
        (offset 0x90)
        (size 0x20)
        (reset-value 0x0)
        (description "BDCR")
        (field
            (name LSCOSEL)
            (bit-offset 25)
            (bit-width 1)
            (access read-write)
            (description "Low speed clock output selection")
        )
        (field
            (name LSCOEN)
            (bit-offset 24)
            (bit-width 1)
            (access read-write)
            (description "Low speed clock output enable")
        )
        (field
            (name BDRST)
            (bit-offset 16)
            (bit-width 1)
            (access read-write)
            (description "Backup domain software reset")
        )
        (field
            (name RTCEN)
            (bit-offset 15)
            (bit-width 1)
            (access read-write)
            (description "RTC clock enable")
        )
        (field
            (name RTCSEL)
            (bit-offset 8)
            (bit-width 2)
            (access read-write)
            (description "RTC clock source selection")
        )
        (field
            (name LSECSSD)
            (bit-offset 6)
            (bit-width 1)
            (access read-only)
            (description "LSECSSD")
        )
        (field
            (name LSECSSON)
            (bit-offset 5)
            (bit-width 1)
            (access read-write)
            (description "LSECSSON")
        )
        (field
            (name LSEDRV)
            (bit-offset 3)
            (bit-width 2)
            (access read-write)
            (description "SE oscillator drive capability")
        )
        (field
            (name LSEBYP)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "LSE oscillator bypass")
        )
        (field
            (name LSERDY)
            (bit-offset 1)
            (bit-width 1)
            (access read-only)
            (description "LSE oscillator ready")
        )
        (field
            (name LSEON)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "LSE oscillator enable")
        )
    )
    (register
        (name CSR)
        (offset 0x94)
        (size 0x20)
        (reset-value 0xc000600)
        (description "CSR")
        (field
            (name LPWRSTF)
            (bit-offset 31)
            (bit-width 1)
            (access read-only)
            (description "Low-power reset flag")
        )
        (field
            (name WWDGRSTF)
            (bit-offset 30)
            (bit-width 1)
            (access read-only)
            (description "Window watchdog reset flag")
        )
        (field
            (name IWDGRSTF)
            (bit-offset 29)
            (bit-width 1)
            (access read-only)
            (description "Independent window watchdog reset flag")
        )
        (field
            (name SFTRSTF)
            (bit-offset 28)
            (bit-width 1)
            (access read-only)
            (description "Software reset flag")
        )
        (field
            (name BORRSTF)
            (bit-offset 27)
            (bit-width 1)
            (access read-only)
            (description "BOR flag")
        )
        (field
            (name PINRSTF)
            (bit-offset 26)
            (bit-width 1)
            (access read-only)
            (description "Pin reset flag")
        )
        (field
            (name OBLRSTF)
            (bit-offset 25)
            (bit-width 1)
            (access read-only)
            (description "Option byte loader reset flag")
        )
        (field
            (name FIREWALLRSTF)
            (bit-offset 24)
            (bit-width 1)
            (access read-only)
            (description "Firewall reset flag")
        )
        (field
            (name RMVF)
            (bit-offset 23)
            (bit-width 1)
            (access read-write)
            (description "Remove reset flag")
        )
        (field
            (name MSISRANGE)
            (bit-offset 8)
            (bit-width 4)
            (access read-write)
            (description "SI range after Standby mode")
        )
        (field
            (name LSIRDY)
            (bit-offset 1)
            (bit-width 1)
            (access read-only)
            (description "LSI oscillator ready")
        )
        (field
            (name LSION)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "LSI oscillator enable")
        )
    )
)