# Details

Date : 2021-11-10 20:57:10

Directory d:\fpga\project\PlaneWar

Total : 14 files,  932 codes, 146 comments, 104 blanks, all 1182 lines

[summary](results.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [README.md](/README.md) | Markdown | 5 | 0 | 3 | 8 |
| [src/constrs/constrs.xdc](/src/constrs/constrs.xdc) | Xilinx Design Constraints | 43 | 3 | 5 | 51 |
| [src/header/define.v](/src/header/define.v) | Verilog | 88 | 19 | 10 | 117 |
| [src/rtl/bullet.v](/src/rtl/bullet.v) | Verilog | 106 | 10 | 11 | 127 |
| [src/rtl/clk_mgr.v](/src/rtl/clk_mgr.v) | Verilog | 25 | 10 | 4 | 39 |
| [src/rtl/dff_delay.v](/src/rtl/dff_delay.v) | Verilog | 43 | 8 | 5 | 56 |
| [src/rtl/disp_ctrl.v](/src/rtl/disp_ctrl.v) | Verilog | 57 | 8 | 7 | 72 |
| [src/rtl/dri_vga.v](/src/rtl/dri_vga.v) | Verilog | 56 | 11 | 10 | 77 |
| [src/rtl/enc_btn.v](/src/rtl/enc_btn.v) | Verilog | 35 | 8 | 5 | 48 |
| [src/rtl/enemy1.v](/src/rtl/enemy1.v) | Verilog | 147 | 35 | 8 | 190 |
| [src/rtl/enemy_mgr.v](/src/rtl/enemy_mgr.v) | Verilog | 5 | 0 | 1 | 6 |
| [src/rtl/me.v](/src/rtl/me.v) | Verilog | 136 | 18 | 10 | 164 |
| [src/rtl/top.v](/src/rtl/top.v) | Verilog | 107 | 15 | 14 | 136 |
| [utils/gen_coe.py](/utils/gen_coe.py) | Python | 79 | 1 | 11 | 91 |

[summary](results.md)