
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/631.deepsjeng_s-928B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000003 cycles: 579648 (Simulation time: 0 hr 1 min 43 sec) 

Finished CPU 0 instructions: 5000000 cycles: 11386092 cumulative IPC: 0.439132 (Simulation time: 0 hr 5 min 16 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.439132 instructions: 5000000 cycles: 11386092
ITLB TOTAL     ACCESS:     806708  HIT:     806708  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     806708  HIT:     806708  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:     937213	FORWARD:          0	MERGED:     130506	TO_CACHE:     806707

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:    1241269  HIT:    1240083  MISS:       1186  HIT %:    99.9045  MISS %:  0.0955474   MPKI: 0.2372
DTLB LOAD TRANSLATION ACCESS:    1241269  HIT:    1240083  MISS:       1186  HIT %:    99.9045  MISS %:  0.0955474   MPKI: 0.2372
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 140.476 cycles
DTLB RQ	ACCESS:    1519631	FORWARD:          0	MERGED:     278267	TO_CACHE:    1241364

DTLB_Dead_block_count 1182 4
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      70171  HIT:      69360  MISS:        811  HIT %:    98.8443  MISS %:    1.15575   MPKI: 0.1622
STLB LOAD TRANSLATION ACCESS:       1186  HIT:        375  MISS:        811  HIT %:    31.6189  MISS %:    68.3811   MPKI: 0.1622
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      68985  HIT:      68985  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 192.263 cycles
STLB RQ	ACCESS:      86995	FORWARD:          0	MERGED:      16824	TO_CACHE:      70171

STLB_Dead_block_count 807 4
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1603658  HIT:    1595450  MISS:       8208  HIT %:    99.4882  MISS %:    0.51183   MPKI: 1.6416
L1D LOAD      ACCESS:     936982  HIT:     934566  MISS:       2416  HIT %:    99.7422  MISS %:   0.257849   MPKI: 0.4832
L1D RFO       ACCESS:     581117  HIT:     579791  MISS:       1326  HIT %:    99.7718  MISS %:   0.228181   MPKI: 0.2652
L1D PREFETCH  ACCESS:      85559  HIT:      81093  MISS:       4466  HIT %:    94.7802  MISS %:    5.21979   MPKI: 0.8932
L1D PREFETCH  REQUESTED:     171769  ISSUED:     171769  USEFUL:        926  USELESS:       3556
L1D USEFUL LOAD PREFETCHES:        926 PREFETCH ISSUED TO LOWER LEVEL:       4486  ACCURACY: 20.642
L1D TIMELY PREFETCHES:        926 LATE PREFETCHES: 17 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 4486 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 16526.7 cycles
L1D RQ	ACCESS:    1237833	FORWARD:          0	MERGED:     273173	TO_CACHE:     937135
L1D WQ	ACCESS:     596318	FORWARD:      27676	MERGED:      13822	TO_CACHE:     582496
L1D PQ	ACCESS:      85960	FORWARD:          0	MERGED:          0	TO_CACHE:      85809

L1D_Dead_block_count 0 2399
L1D_inaccurate_prefetch_count 3185 1301
Interactions: positive negative neutral
L1D_interactions 1548 2166 2379
L1D_positive 0 1185 363
L1D_negative 1785 0 381
L1D_neutral 752 442 0 0 1010 175
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 144178
L1D ROI Sum of L1D PQ occupancy: 1108645
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     935396  HIT:     931063  MISS:       4333  HIT %:    99.5368  MISS %:   0.463226   MPKI: 0.8666
L1I LOAD      ACCESS:     935396  HIT:     931063  MISS:       4333  HIT %:    99.5368  MISS %:   0.463226   MPKI: 0.8666
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 15.1969 cycles
L1I RQ	ACCESS:    1384987	FORWARD:          0	MERGED:     447774	TO_CACHE:     937213

L1I_Dead_block_count 4329 4
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     654377  HIT:     600437  MISS:      53940  HIT %:     91.757  MISS %:    8.24295   MPKI: 10.788
BTB BRANCH_DIRECT_JUMP	ACCESS:      45283  HIT:      45145  MISS:        138
BTB BRANCH_INDIRECT	ACCESS:       4421  HIT:       4197  MISS:        224
BTB BRANCH_CONDITIONAL	ACCESS:     409354  HIT:     408735  MISS:        619
BTB BRANCH_DIRECT_CALL	ACCESS:      97662  HIT:      97397  MISS:        265
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      97657  HIT:      44963  MISS:      52694
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:      17331  HIT:      14257  MISS:       3074  HIT %:     82.263  MISS %:     17.737   MPKI: 0.6148
L2C LOAD      ACCESS:       6732  HIT:       5460  MISS:       1272  HIT %:    81.1052  MISS %:    18.8948   MPKI: 0.2544
L2C DATA LOAD MPKI: 0.2474
L2C INSTRUCTION LOAD MPKI: 0.007
L2C RFO       ACCESS:       1323  HIT:       1252  MISS:         71  HIT %:    94.6334  MISS %:    5.36659   MPKI: 0.0142
L2C PREFETCH  ACCESS:       5407  HIT:       3999  MISS:       1408  HIT %:    73.9597  MISS %:    26.0403   MPKI: 0.2816
L2C DATA PREFETCH MPKI: 0.2816
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:       2805  HIT:       2802  MISS:          3  HIT %:     99.893  MISS %:   0.106952   MPKI: 0.0006
L2C LOAD TRANSLATION ACCESS:       1064  HIT:        744  MISS:        320  HIT %:    69.9248  MISS %:    30.0752   MPKI: 0.064
L2C PREFETCH  REQUESTED:        956  ISSUED:        956  USEFUL:        174  USELESS:        340
L2C USEFUL LOAD PREFETCHES:        174 PREFETCH ISSUED TO LOWER LEVEL:       1410  ACCURACY: 12.3404
L2C TIMELY PREFETCHES:        174 LATE PREFETCHES: 2 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 165 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 155.473 cycles
L2C RQ	ACCESS:       9119	FORWARD:          0	MERGED:          0	TO_CACHE:       9119
L2C WQ	ACCESS:       2805	FORWARD:          0	MERGED:          0	TO_CACHE:       2805
L2C PQ	ACCESS:       5442	FORWARD:          0	MERGED:         27	TO_CACHE:       5415

L2C_Dead_block_count 180 1481
L2C_inaccurate_prefetch_count 563 847
Interactions: positive negative neutral
L2C_interactions 121 989 497
L2C_positive 19 82 20
L2C_negative 920 26 43
L2C_neutral 265 46 65 45 64 12
L2C Instructions Evicting Data 7
L2C Translations Evicting Data 51
L2C Data Evicting Data 474
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 7
L2C Data Evicting Instructions 56
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 3
L2C Data Evicting Translations 28
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:        811  HIT:        811  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        811  HIT:        811  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:        811  HIT:        811  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        811  HIT:        811  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:        808  HIT:        751  MISS:         57  HIT %:    92.9455  MISS %:    7.05446   MPKI: 0.0114
PSCL3 LOAD TRANSLATION ACCESS:        808  HIT:        751  MISS:         57  HIT %:    92.9455  MISS %:    7.05446   MPKI: 0.0114
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:        811  HIT:         32  MISS:        779  HIT %:    3.94575  MISS %:    96.0543   MPKI: 0.1558
PSCL2 LOAD TRANSLATION ACCESS:        811  HIT:         32  MISS:        779  HIT %:    3.94575  MISS %:    96.0543   MPKI: 0.1558
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:       3193  HIT:        159  MISS:       3034  HIT %:    4.97964  MISS %:    95.0204   MPKI: 0.6068
LLC LOAD      ACCESS:       1270  HIT:         11  MISS:       1259  HIT %:   0.866142  MISS %:    99.1339   MPKI: 0.2518
LLC RFO       ACCESS:         71  HIT:          7  MISS:         64  HIT %:    9.85915  MISS %:    90.1408   MPKI: 0.0128
LLC PREFETCH  ACCESS:       1410  HIT:         14  MISS:       1396  HIT %:   0.992908  MISS %:    99.0071   MPKI: 0.2792
LLC WRITEBACK ACCESS:        122  HIT:        122  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:        320  HIT:          5  MISS:        315  HIT %:     1.5625  MISS %:    98.4375   MPKI: 0.063
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          9  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          9 PREFETCH ISSUED TO LOWER LEVEL:       1396  ACCURACY: 0.644699
LLC TIMELY PREFETCHES:          9 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 126.984 cycles
LLC RQ	ACCESS:       1661	FORWARD:          0	MERGED:          0	TO_CACHE:       1661
LLC WQ	ACCESS:        122	FORWARD:          0	MERGED:          0	TO_CACHE:        122
LLC PQ	ACCESS:       1410	FORWARD:          0	MERGED:          0	TO_CACHE:       1410

LLC_Dead_block_count 1611 27
LLC_inaccurate_prefetch_count 0 1396
Interactions: positive negative neutral
LLC_interactions 0 1082 314
LLC_positive 0 0 0
LLC_negative 1082 0 0
LLC_neutral 314 0 0 0 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 87421
Loads Generated: 1325254
Loads sent to L1D: 1237833
Stores Generated: 596317
Stores sent to L1D: 596318
Major fault: 0 Minor fault: 2448
Allocated PAGES: 2448

stream: 
stream:times selected: 201261
stream:pref_filled: 4313
stream:pref_useful: 997
stream:pref_late: 10
stream:misses: 251
stream:misses_by_poll: 0

CS: 
CS:times selected: 4189
CS:pref_filled: 265
CS:pref_useful: 68
CS:pref_late: 1
CS:misses: 13
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 195330
CPLX:pref_filled: 3510
CPLX:pref_useful: 460
CPLX:pref_late: 3
CPLX:misses: 1643
CPLX:misses_by_poll: 7

NL_L1: 
NL:times selected: 1258
NL:pref_filled: 33
NL:pref_useful: 15
NL:pref_late: 0
NL:misses: 29
NL:misses_by_poll: 0

total selections: 402038
total_filled: 4466
total_useful: 926
total_late: 19
total_polluted: 7
total_misses_after_warmup: 2566
conflicts: 179204
Degree Incremented Times: 0
Degree Decremented Times: 33898

L1 IP Table Write Accesses: 673383
L1 IP Table Read Accesses: 494179
L1 RST Write Accesses: 139041
L1 RST Read Accesses: 278082
L1 CSPT Write Accesses: 139041
L1 CSPT Read Accesses: 273744
L1 RR Filter Tag Write Accesses: 85960
L1 RR Filter Tag Read Accesses: 4997505
L1 IP Table Tag Write Accesses: 937132
L1 IP Table Tag Read Accesses: 937132
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1313380
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 189411
test: 59656
L2 IP Table Read Accesses: 12770
L2 IP Table Write Accesses: 11094
L2 IP Table Tag Read Accesses: 6864
L2 IP Table Tag Write Accesses: 6864

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1327  ROW_BUFFER_MISS:       1707
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 11161911
0banks busy for write cycles: 0
1banks busy for read cycles: 147634
1banks busy for write cycles: 0
2banks busy for read cycles: 57798
2banks busy for write cycles: 0
3banks busy for read cycles: 16000
3banks busy for write cycles: 0
4banks busy for read cycles: 2580
4banks busy for write cycles: 0
5banks busy for read cycles: 170
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 90.8426% MPKI: 13.6748 Average ROB Occupancy at Mispredict: 23.1078
Branch types
NOT_BRANCH: 4252982 85.0596%
BRANCH_DIRECT_JUMP: 45283 0.90566%
BRANCH_INDIRECT: 4421 0.08842%
BRANCH_CONDITIONAL: 501634 10.0327%
BRANCH_DIRECT_CALL: 97662 1.95324%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 97657 1.95314%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D       926        17      3556      4466    171769    171769
@Sumon_Early_by_class_L1D       542        53       315         0
@Sumon_Late_by_class_L1D         9         1         2         0

@Sumon_Early_by_cycle_L1D        47        43        61        21        23        80        54        58        39        63        69       368
@Sumon_Late_by_cycle_L1D        14         3         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D        34        32        48        16        19        51        25        30        17        35        40       195
@Sumon_Early_CS_L1D         2         4         3         1         1         4         6         1         3         6         4        18
@Sumon_Early_CPLX_L1D         7         4         8         4         3        24        21        25        19        22        25       153
@Sumon_Late_stream_L1D         6         3         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         1         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         2         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C       174         2       340      1408       956       956
@Sumon_Early_by_class_L2C        87         3        46         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         1         9         1         0         1         0         0         0         1         1       160
@Sumon_Late_by_cycle_L2C         1         1         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0        87
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         3
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0        46
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 2448
