set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V_data_V int 64 regular {axi_s 0 volatile  { stream_in_V_data_V Data } } {global 0}  }
	{ stream_in_V_dest_V int 8 regular {axi_s 0 volatile  { stream_in_V_dest_V Dest } } {global 0}  }
	{ stream_in_V_last_V int 1 regular {axi_s 0 volatile  { stream_in_V_last_V Last } } {global 0}  }
	{ stream_in_V_id_V int 8 regular {axi_s 0 volatile  { stream_in_V_id_V ID } } {global 0}  }
	{ stream_in_V_keep_V int 8 regular {axi_s 0 volatile  { stream_in_V_keep_V Keep } } {global 0}  }
	{ stream_in_V_user_V int 40 regular {axi_s 0 volatile  { stream_in_V_user_V User } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V_data_V int 64 regular {axi_s 1 volatile  { stream_out_V_data_V Data } } {global 1}  }
	{ stream_out_V_dest_V int 8 regular {axi_s 1 volatile  { stream_out_V_dest_V Dest } } {global 1}  }
	{ stream_out_V_last_V int 1 regular {axi_s 1 volatile  { stream_out_V_last_V Last } } {global 1}  }
	{ stream_out_V_id_V int 8 regular {axi_s 1 volatile  { stream_out_V_id_V ID } } {global 1}  }
	{ stream_out_V_keep_V int 8 regular {axi_s 1 volatile  { stream_out_V_keep_V Keep } } {global 1}  }
	{ stream_out_V_user_V int 40 regular {axi_s 1 volatile  { stream_out_V_user_V User } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V_data_V", "interface" : "axis", "bitwidth" : 64, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_dest_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_id_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_keep_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_user_V", "interface" : "axis", "bitwidth" : 40, "direction" : "READONLY", "bitSlice":[{"low":0,"up":39,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V_data_V", "interface" : "axis", "bitwidth" : 64, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_dest_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_id_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_keep_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_user_V", "interface" : "axis", "bitwidth" : 40, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":39,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 241
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_data_V_TDATA sc_in sc_lv 64 signal 17 } 
	{ stream_in_V_data_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_data_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ stream_in_V_dest_V_TDEST sc_in sc_lv 8 signal 18 } 
	{ stream_in_V_dest_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ stream_in_V_dest_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ stream_in_V_last_V_TLAST sc_in sc_lv 1 signal 19 } 
	{ stream_in_V_last_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ stream_in_V_last_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ stream_in_V_id_V_TID sc_in sc_lv 8 signal 20 } 
	{ stream_in_V_id_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ stream_in_V_id_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ stream_in_V_keep_V_TKEEP sc_in sc_lv 8 signal 21 } 
	{ stream_in_V_keep_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ stream_in_V_keep_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ stream_in_V_user_V_TUSER sc_in sc_lv 40 signal 22 } 
	{ stream_in_V_user_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ stream_in_V_user_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ int_req_num_i sc_in sc_lv 32 signal 23 } 
	{ int_req_num_o sc_out sc_lv 32 signal 23 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 23 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 24 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 24 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 25 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 25 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 25 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 25 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 25 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 26 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 26 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 26 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 26 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 27 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 27 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 27 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 27 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 28 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 28 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 28 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 28 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 29 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 29 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 29 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 29 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 30 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 30 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 30 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 31 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 31 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 32 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 32 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 32 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 32 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 32 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 33 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 33 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 33 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 33 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 33 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 34 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 34 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 34 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 34 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 34 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 35 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 35 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 35 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 35 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 35 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 36 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 36 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 36 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 36 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 36 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 37 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 37 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 37 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 38 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 38 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 39 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 39 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 39 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 39 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 39 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 40 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 40 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 40 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 40 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 40 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 41 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 41 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 41 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 41 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 41 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 42 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 42 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 42 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 42 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 42 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 43 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 43 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 43 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 43 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 43 } 
	{ stream_out_V_data_V_TDATA sc_out sc_lv 64 signal 44 } 
	{ stream_out_V_data_V_TVALID sc_out sc_logic 1 outvld 44 } 
	{ stream_out_V_data_V_TREADY sc_in sc_logic 1 outacc 44 } 
	{ stream_out_V_dest_V_TDEST sc_out sc_lv 8 signal 45 } 
	{ stream_out_V_dest_V_TVALID sc_out sc_logic 1 outvld 45 } 
	{ stream_out_V_dest_V_TREADY sc_in sc_logic 1 outacc 45 } 
	{ stream_out_V_last_V_TLAST sc_out sc_lv 1 signal 46 } 
	{ stream_out_V_last_V_TVALID sc_out sc_logic 1 outvld 46 } 
	{ stream_out_V_last_V_TREADY sc_in sc_logic 1 outacc 46 } 
	{ stream_out_V_id_V_TID sc_out sc_lv 8 signal 47 } 
	{ stream_out_V_id_V_TVALID sc_out sc_logic 1 outvld 47 } 
	{ stream_out_V_id_V_TREADY sc_in sc_logic 1 outacc 47 } 
	{ stream_out_V_keep_V_TKEEP sc_out sc_lv 8 signal 48 } 
	{ stream_out_V_keep_V_TVALID sc_out sc_logic 1 outvld 48 } 
	{ stream_out_V_keep_V_TREADY sc_in sc_logic 1 outacc 48 } 
	{ stream_out_V_user_V_TUSER sc_out sc_lv 40 signal 49 } 
	{ stream_out_V_user_V_TVALID sc_out sc_logic 1 outvld 49 } 
	{ stream_out_V_user_V_TREADY sc_in sc_logic 1 outacc 49 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_data_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "stream_in_V_data_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_data_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_data_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_data_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_data_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_dest_V_TDEST", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_dest_V", "role": "TDEST" }} , 
 	{ "name": "stream_in_V_dest_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_dest_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_dest_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_dest_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_last_V_TLAST", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V_last_V", "role": "TLAST" }} , 
 	{ "name": "stream_in_V_last_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_last_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_last_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_last_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_id_V_TID", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_id_V", "role": "TID" }} , 
 	{ "name": "stream_in_V_id_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_id_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_id_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_id_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_keep_V_TKEEP", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_keep_V", "role": "TKEEP" }} , 
 	{ "name": "stream_in_V_keep_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_keep_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_keep_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_keep_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_user_V_TUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":40, "type": "signal", "bundle":{"name": "stream_in_V_user_V", "role": "TUSER" }} , 
 	{ "name": "stream_in_V_user_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_user_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_user_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_user_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_data_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "stream_out_V_data_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_data_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_data_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_data_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_data_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_dest_V_TDEST", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_dest_V", "role": "TDEST" }} , 
 	{ "name": "stream_out_V_dest_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_dest_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_dest_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_dest_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_last_V_TLAST", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V_last_V", "role": "TLAST" }} , 
 	{ "name": "stream_out_V_last_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_last_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_last_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_last_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_id_V_TID", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_id_V", "role": "TID" }} , 
 	{ "name": "stream_out_V_id_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_id_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_id_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_id_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_keep_V_TKEEP", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_keep_V", "role": "TKEEP" }} , 
 	{ "name": "stream_out_V_keep_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_keep_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_keep_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_keep_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_user_V_TUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":40, "type": "signal", "bundle":{"name": "stream_out_V_user_V", "role": "TUSER" }} , 
 	{ "name": "stream_out_V_user_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_user_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_user_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_user_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V_data_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_data_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "stream_in_V_dest_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_last_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_id_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_keep_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_user_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V_data_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_data_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "stream_out_V_dest_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_last_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_id_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_keep_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_user_V", "Type" : "Axis", "Direction" : "O"}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V_data_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_dest_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_last_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_id_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_keep_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_user_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V_data_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_dest_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_last_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_id_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_keep_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_user_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V_data_V { axis {  { stream_in_V_data_V_TDATA in_data 0 64 }  { stream_in_V_data_V_TVALID in_vld 0 1 }  { stream_in_V_data_V_TREADY in_acc 1 1 } } }
	stream_in_V_dest_V { axis {  { stream_in_V_dest_V_TDEST in_data 0 8 }  { stream_in_V_dest_V_TVALID in_vld 0 1 }  { stream_in_V_dest_V_TREADY in_acc 1 1 } } }
	stream_in_V_last_V { axis {  { stream_in_V_last_V_TLAST in_data 0 1 }  { stream_in_V_last_V_TVALID in_vld 0 1 }  { stream_in_V_last_V_TREADY in_acc 1 1 } } }
	stream_in_V_id_V { axis {  { stream_in_V_id_V_TID in_data 0 8 }  { stream_in_V_id_V_TVALID in_vld 0 1 }  { stream_in_V_id_V_TREADY in_acc 1 1 } } }
	stream_in_V_keep_V { axis {  { stream_in_V_keep_V_TKEEP in_data 0 8 }  { stream_in_V_keep_V_TVALID in_vld 0 1 }  { stream_in_V_keep_V_TREADY in_acc 1 1 } } }
	stream_in_V_user_V { axis {  { stream_in_V_user_V_TUSER in_data 0 40 }  { stream_in_V_user_V_TVALID in_vld 0 1 }  { stream_in_V_user_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V_data_V { axis {  { stream_out_V_data_V_TDATA out_data 1 64 }  { stream_out_V_data_V_TVALID out_vld 1 1 }  { stream_out_V_data_V_TREADY out_acc 0 1 } } }
	stream_out_V_dest_V { axis {  { stream_out_V_dest_V_TDEST out_data 1 8 }  { stream_out_V_dest_V_TVALID out_vld 1 1 }  { stream_out_V_dest_V_TREADY out_acc 0 1 } } }
	stream_out_V_last_V { axis {  { stream_out_V_last_V_TLAST out_data 1 1 }  { stream_out_V_last_V_TVALID out_vld 1 1 }  { stream_out_V_last_V_TREADY out_acc 0 1 } } }
	stream_out_V_id_V { axis {  { stream_out_V_id_V_TID out_data 1 8 }  { stream_out_V_id_V_TVALID out_vld 1 1 }  { stream_out_V_id_V_TREADY out_acc 0 1 } } }
	stream_out_V_keep_V { axis {  { stream_out_V_keep_V_TKEEP out_data 1 8 }  { stream_out_V_keep_V_TVALID out_vld 1 1 }  { stream_out_V_keep_V_TREADY out_acc 0 1 } } }
	stream_out_V_user_V { axis {  { stream_out_V_user_V_TUSER out_data 1 40 }  { stream_out_V_user_V_TVALID out_vld 1 1 }  { stream_out_V_user_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 136 regular {axi_s 0 volatile  { stream_in_V Data } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 136 regular {axi_s 1 volatile  { stream_out_V Data } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "axis", "bitwidth" : 136, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "axis", "bitwidth" : 136, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 211
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_TDATA sc_in sc_lv 136 signal 17 } 
	{ stream_in_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_TDATA sc_out sc_lv 136 signal 39 } 
	{ stream_out_V_TVALID sc_out sc_logic 1 outvld 39 } 
	{ stream_out_V_TREADY sc_in sc_logic 1 outacc 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":136, "type": "signal", "bundle":{"name": "stream_in_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":136, "type": "signal", "bundle":{"name": "stream_out_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_TDATA_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { axis {  { stream_in_V_TDATA in_data 0 136 }  { stream_in_V_TVALID in_vld 0 1 }  { stream_in_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { axis {  { stream_out_V_TDATA out_data 1 136 }  { stream_out_V_TVALID out_vld 1 1 }  { stream_out_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 136 regular {axi_s 0 volatile  { stream_in_V Data } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 136 regular {axi_s 1 volatile  { stream_out_V Data } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "axis", "bitwidth" : 136, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "axis", "bitwidth" : 136, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 211
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_TDATA sc_in sc_lv 136 signal 17 } 
	{ stream_in_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_TDATA sc_out sc_lv 136 signal 39 } 
	{ stream_out_V_TVALID sc_out sc_logic 1 outvld 39 } 
	{ stream_out_V_TREADY sc_in sc_logic 1 outacc 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":136, "type": "signal", "bundle":{"name": "stream_in_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":136, "type": "signal", "bundle":{"name": "stream_out_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_TDATA_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { axis {  { stream_in_V_TDATA in_data 0 136 }  { stream_in_V_TVALID in_vld 0 1 }  { stream_in_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { axis {  { stream_out_V_TDATA out_data 1 136 }  { stream_out_V_TVALID out_vld 1 1 }  { stream_out_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V_data_V int 64 regular {axi_s 0 volatile  { stream_in_V_data_V Data } } {global 0}  }
	{ stream_in_V_keep_V int 8 regular {axi_s 0 volatile  { stream_in_V_keep_V Keep } } {global 0}  }
	{ stream_in_V_strb_V int 8 regular {axi_s 0 volatile  { stream_in_V_strb_V Strb } } {global 0}  }
	{ stream_in_V_user_V int 40 regular {axi_s 0 volatile  { stream_in_V_user_V User } } {global 0}  }
	{ stream_in_V_last_V int 1 regular {axi_s 0 volatile  { stream_in_V_last_V Last } } {global 0}  }
	{ stream_in_V_id_V int 8 regular {axi_s 0 volatile  { stream_in_V_id_V ID } } {global 0}  }
	{ stream_in_V_dest_V int 8 regular {axi_s 0 volatile  { stream_in_V_dest_V Dest } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V_data_V int 64 regular {axi_s 1 volatile  { stream_out_V_data_V Data } } {global 1}  }
	{ stream_out_V_keep_V int 8 regular {axi_s 1 volatile  { stream_out_V_keep_V Keep } } {global 1}  }
	{ stream_out_V_strb_V int 8 regular {axi_s 1 volatile  { stream_out_V_strb_V Strb } } {global 1}  }
	{ stream_out_V_user_V int 40 regular {axi_s 1 volatile  { stream_out_V_user_V User } } {global 1}  }
	{ stream_out_V_last_V int 1 regular {axi_s 1 volatile  { stream_out_V_last_V Last } } {global 1}  }
	{ stream_out_V_id_V int 8 regular {axi_s 1 volatile  { stream_out_V_id_V ID } } {global 1}  }
	{ stream_out_V_dest_V int 8 regular {axi_s 1 volatile  { stream_out_V_dest_V Dest } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V_data_V", "interface" : "axis", "bitwidth" : 64, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_keep_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_strb_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_user_V", "interface" : "axis", "bitwidth" : 40, "direction" : "READONLY", "bitSlice":[{"low":0,"up":39,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "READONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_id_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_in_V_dest_V", "interface" : "axis", "bitwidth" : 8, "direction" : "READONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V_data_V", "interface" : "axis", "bitwidth" : 64, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_keep_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_strb_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_user_V", "interface" : "axis", "bitwidth" : 40, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":39,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":0,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_id_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "stream_out_V_dest_V", "interface" : "axis", "bitwidth" : 8, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":7,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 247
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_data_V_TDATA sc_in sc_lv 64 signal 17 } 
	{ stream_in_V_data_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_data_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ stream_in_V_keep_V_TKEEP sc_in sc_lv 8 signal 18 } 
	{ stream_in_V_keep_V_TVALID sc_in sc_logic 1 invld 18 } 
	{ stream_in_V_keep_V_TREADY sc_out sc_logic 1 inacc 18 } 
	{ stream_in_V_strb_V_TSTRB sc_in sc_lv 8 signal 19 } 
	{ stream_in_V_strb_V_TVALID sc_in sc_logic 1 invld 19 } 
	{ stream_in_V_strb_V_TREADY sc_out sc_logic 1 inacc 19 } 
	{ stream_in_V_user_V_TUSER sc_in sc_lv 40 signal 20 } 
	{ stream_in_V_user_V_TVALID sc_in sc_logic 1 invld 20 } 
	{ stream_in_V_user_V_TREADY sc_out sc_logic 1 inacc 20 } 
	{ stream_in_V_last_V_TLAST sc_in sc_lv 1 signal 21 } 
	{ stream_in_V_last_V_TVALID sc_in sc_logic 1 invld 21 } 
	{ stream_in_V_last_V_TREADY sc_out sc_logic 1 inacc 21 } 
	{ stream_in_V_id_V_TID sc_in sc_lv 8 signal 22 } 
	{ stream_in_V_id_V_TVALID sc_in sc_logic 1 invld 22 } 
	{ stream_in_V_id_V_TREADY sc_out sc_logic 1 inacc 22 } 
	{ stream_in_V_dest_V_TDEST sc_in sc_lv 8 signal 23 } 
	{ stream_in_V_dest_V_TVALID sc_in sc_logic 1 invld 23 } 
	{ stream_in_V_dest_V_TREADY sc_out sc_logic 1 inacc 23 } 
	{ int_req_num_i sc_in sc_lv 32 signal 24 } 
	{ int_req_num_o sc_out sc_lv 32 signal 24 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 24 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 25 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 25 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 25 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 25 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 25 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 26 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 26 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 26 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 26 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 27 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 27 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 27 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 27 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 28 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 28 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 28 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 28 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 29 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 29 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 29 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 29 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 30 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 30 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 31 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 31 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 31 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 32 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 32 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 32 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 32 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 32 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 33 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 33 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 33 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 33 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 33 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 34 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 34 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 34 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 34 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 34 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 35 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 35 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 35 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 35 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 35 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 36 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 36 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 36 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 36 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 36 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 37 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 37 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 37 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 37 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 37 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 38 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 38 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 38 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 39 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 39 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 39 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 39 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 39 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 40 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 40 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 40 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 40 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 40 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 41 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 41 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 41 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 41 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 41 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 42 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 42 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 42 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 42 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 42 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 43 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 43 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 43 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 43 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 43 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 44 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 44 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 44 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 44 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 44 } 
	{ stream_out_V_data_V_TDATA sc_out sc_lv 64 signal 45 } 
	{ stream_out_V_data_V_TVALID sc_out sc_logic 1 outvld 45 } 
	{ stream_out_V_data_V_TREADY sc_in sc_logic 1 outacc 45 } 
	{ stream_out_V_keep_V_TKEEP sc_out sc_lv 8 signal 46 } 
	{ stream_out_V_keep_V_TVALID sc_out sc_logic 1 outvld 46 } 
	{ stream_out_V_keep_V_TREADY sc_in sc_logic 1 outacc 46 } 
	{ stream_out_V_strb_V_TSTRB sc_out sc_lv 8 signal 47 } 
	{ stream_out_V_strb_V_TVALID sc_out sc_logic 1 outvld 47 } 
	{ stream_out_V_strb_V_TREADY sc_in sc_logic 1 outacc 47 } 
	{ stream_out_V_user_V_TUSER sc_out sc_lv 40 signal 48 } 
	{ stream_out_V_user_V_TVALID sc_out sc_logic 1 outvld 48 } 
	{ stream_out_V_user_V_TREADY sc_in sc_logic 1 outacc 48 } 
	{ stream_out_V_last_V_TLAST sc_out sc_lv 1 signal 49 } 
	{ stream_out_V_last_V_TVALID sc_out sc_logic 1 outvld 49 } 
	{ stream_out_V_last_V_TREADY sc_in sc_logic 1 outacc 49 } 
	{ stream_out_V_id_V_TID sc_out sc_lv 8 signal 50 } 
	{ stream_out_V_id_V_TVALID sc_out sc_logic 1 outvld 50 } 
	{ stream_out_V_id_V_TREADY sc_in sc_logic 1 outacc 50 } 
	{ stream_out_V_dest_V_TDEST sc_out sc_lv 8 signal 51 } 
	{ stream_out_V_dest_V_TVALID sc_out sc_logic 1 outvld 51 } 
	{ stream_out_V_dest_V_TREADY sc_in sc_logic 1 outacc 51 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_data_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "stream_in_V_data_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_data_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_data_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_data_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_data_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_keep_V_TKEEP", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_keep_V", "role": "TKEEP" }} , 
 	{ "name": "stream_in_V_keep_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_keep_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_keep_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_keep_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_strb_V_TSTRB", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_strb_V", "role": "TSTRB" }} , 
 	{ "name": "stream_in_V_strb_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_strb_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_strb_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_strb_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_user_V_TUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":40, "type": "signal", "bundle":{"name": "stream_in_V_user_V", "role": "TUSER" }} , 
 	{ "name": "stream_in_V_user_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_user_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_user_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_user_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_last_V_TLAST", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V_last_V", "role": "TLAST" }} , 
 	{ "name": "stream_in_V_last_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_last_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_last_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_last_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_id_V_TID", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_id_V", "role": "TID" }} , 
 	{ "name": "stream_in_V_id_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_id_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_id_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_id_V", "role": "TREADY" }} , 
 	{ "name": "stream_in_V_dest_V_TDEST", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_in_V_dest_V", "role": "TDEST" }} , 
 	{ "name": "stream_in_V_dest_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V_dest_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_dest_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V_dest_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_data_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "stream_out_V_data_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_data_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_data_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_data_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_data_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_keep_V_TKEEP", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_keep_V", "role": "TKEEP" }} , 
 	{ "name": "stream_out_V_keep_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_keep_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_keep_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_keep_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_strb_V_TSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_strb_V", "role": "TSTRB" }} , 
 	{ "name": "stream_out_V_strb_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_strb_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_strb_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_strb_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_user_V_TUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":40, "type": "signal", "bundle":{"name": "stream_out_V_user_V", "role": "TUSER" }} , 
 	{ "name": "stream_out_V_user_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_user_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_user_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_user_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_last_V_TLAST", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V_last_V", "role": "TLAST" }} , 
 	{ "name": "stream_out_V_last_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_last_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_last_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_last_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_id_V_TID", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_id_V", "role": "TID" }} , 
 	{ "name": "stream_out_V_id_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_id_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_id_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_id_V", "role": "TREADY" }} , 
 	{ "name": "stream_out_V_dest_V_TDEST", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "stream_out_V_dest_V", "role": "TDEST" }} , 
 	{ "name": "stream_out_V_dest_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V_dest_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_dest_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V_dest_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V_data_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_data_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "stream_in_V_keep_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_strb_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_user_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_last_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_id_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "stream_in_V_dest_V", "Type" : "Axis", "Direction" : "I"},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V_data_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_data_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "stream_out_V_keep_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_strb_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_user_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_last_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_id_V", "Type" : "Axis", "Direction" : "O"},
			{"Name" : "stream_out_V_dest_V", "Type" : "Axis", "Direction" : "O"}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V_data_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_keep_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_strb_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_user_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_last_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_id_V {Type I LastRead 2 FirstWrite -1}
		stream_in_V_dest_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V_data_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_keep_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_strb_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_user_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_last_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_id_V {Type O LastRead -1 FirstWrite 0}
		stream_out_V_dest_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V_data_V { axis {  { stream_in_V_data_V_TDATA in_data 0 64 }  { stream_in_V_data_V_TVALID in_vld 0 1 }  { stream_in_V_data_V_TREADY in_acc 1 1 } } }
	stream_in_V_keep_V { axis {  { stream_in_V_keep_V_TKEEP in_data 0 8 }  { stream_in_V_keep_V_TVALID in_vld 0 1 }  { stream_in_V_keep_V_TREADY in_acc 1 1 } } }
	stream_in_V_strb_V { axis {  { stream_in_V_strb_V_TSTRB in_data 0 8 }  { stream_in_V_strb_V_TVALID in_vld 0 1 }  { stream_in_V_strb_V_TREADY in_acc 1 1 } } }
	stream_in_V_user_V { axis {  { stream_in_V_user_V_TUSER in_data 0 40 }  { stream_in_V_user_V_TVALID in_vld 0 1 }  { stream_in_V_user_V_TREADY in_acc 1 1 } } }
	stream_in_V_last_V { axis {  { stream_in_V_last_V_TLAST in_data 0 1 }  { stream_in_V_last_V_TVALID in_vld 0 1 }  { stream_in_V_last_V_TREADY in_acc 1 1 } } }
	stream_in_V_id_V { axis {  { stream_in_V_id_V_TID in_data 0 8 }  { stream_in_V_id_V_TVALID in_vld 0 1 }  { stream_in_V_id_V_TREADY in_acc 1 1 } } }
	stream_in_V_dest_V { axis {  { stream_in_V_dest_V_TDEST in_data 0 8 }  { stream_in_V_dest_V_TVALID in_vld 0 1 }  { stream_in_V_dest_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V_data_V { axis {  { stream_out_V_data_V_TDATA out_data 1 64 }  { stream_out_V_data_V_TVALID out_vld 1 1 }  { stream_out_V_data_V_TREADY out_acc 0 1 } } }
	stream_out_V_keep_V { axis {  { stream_out_V_keep_V_TKEEP out_data 1 8 }  { stream_out_V_keep_V_TVALID out_vld 1 1 }  { stream_out_V_keep_V_TREADY out_acc 0 1 } } }
	stream_out_V_strb_V { axis {  { stream_out_V_strb_V_TSTRB out_data 1 8 }  { stream_out_V_strb_V_TVALID out_vld 1 1 }  { stream_out_V_strb_V_TREADY out_acc 0 1 } } }
	stream_out_V_user_V { axis {  { stream_out_V_user_V_TUSER out_data 1 40 }  { stream_out_V_user_V_TVALID out_vld 1 1 }  { stream_out_V_user_V_TREADY out_acc 0 1 } } }
	stream_out_V_last_V { axis {  { stream_out_V_last_V_TLAST out_data 1 1 }  { stream_out_V_last_V_TVALID out_vld 1 1 }  { stream_out_V_last_V_TREADY out_acc 0 1 } } }
	stream_out_V_id_V { axis {  { stream_out_V_id_V_TID out_data 1 8 }  { stream_out_V_id_V_TVALID out_vld 1 1 }  { stream_out_V_id_V_TREADY out_acc 0 1 } } }
	stream_out_V_dest_V { axis {  { stream_out_V_dest_V_TDEST out_data 1 8 }  { stream_out_V_dest_V_TVALID out_vld 1 1 }  { stream_out_V_dest_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 144 regular {axi_s 0 volatile  { stream_in_V Data } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 144 regular {axi_s 1 volatile  { stream_out_V Data } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "axis", "bitwidth" : 144, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":79,"cElement": [{"cName": "stream_in.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":80,"up":119,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":120,"up":120,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":121,"up":128,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":129,"up":136,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "axis", "bitwidth" : 144, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":79,"cElement": [{"cName": "stream_out.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":80,"up":119,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":120,"up":120,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":121,"up":128,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":129,"up":136,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 211
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_TDATA sc_in sc_lv 144 signal 17 } 
	{ stream_in_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_TDATA sc_out sc_lv 144 signal 39 } 
	{ stream_out_V_TVALID sc_out sc_logic 1 outvld 39 } 
	{ stream_out_V_TREADY sc_in sc_logic 1 outacc 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":144, "type": "signal", "bundle":{"name": "stream_in_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":144, "type": "signal", "bundle":{"name": "stream_out_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_TDATA_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { axis {  { stream_in_V_TDATA in_data 0 144 }  { stream_in_V_TVALID in_vld 0 1 }  { stream_in_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { axis {  { stream_out_V_TDATA out_data 1 144 }  { stream_out_V_TVALID out_vld 1 1 }  { stream_out_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {axi_master 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 144 regular {axi_s 0 volatile  { stream_in_V Data } } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 144 regular {axi_s 1 volatile  { stream_out_V Data } } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "axis", "bitwidth" : 144, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":79,"cElement": [{"cName": "stream_in.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":80,"up":119,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":120,"up":120,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":121,"up":128,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":129,"up":136,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "axis", "bitwidth" : 144, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "int64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":79,"cElement": [{"cName": "stream_out.V.strb.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":80,"up":119,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":120,"up":120,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":121,"up":128,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":129,"up":136,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 211
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_buf_r_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_buf_r_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_buf_r_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_buf_r_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_buf_r_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_buf_r_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_buf_r_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_buf_r_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_buf_r_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_buf_r_BUSER sc_in sc_lv 1 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_TDATA sc_in sc_lv 144 signal 17 } 
	{ stream_in_V_TVALID sc_in sc_logic 1 invld 17 } 
	{ stream_in_V_TREADY sc_out sc_logic 1 inacc 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_TDATA sc_out sc_lv 144 signal 39 } 
	{ stream_out_V_TVALID sc_out sc_logic 1 outvld 39 } 
	{ stream_out_V_TREADY sc_in sc_logic 1 outacc 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_buf_r_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWVALID" }} , 
 	{ "name": "m_axi_buf_r_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREADY" }} , 
 	{ "name": "m_axi_buf_r_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "AWADDR" }} , 
 	{ "name": "m_axi_buf_r_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWID" }} , 
 	{ "name": "m_axi_buf_r_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLEN" }} , 
 	{ "name": "m_axi_buf_r_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_buf_r_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWBURST" }} , 
 	{ "name": "m_axi_buf_r_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_buf_r_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_buf_r_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "AWPROT" }} , 
 	{ "name": "m_axi_buf_r_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWQOS" }} , 
 	{ "name": "m_axi_buf_r_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "AWREGION" }} , 
 	{ "name": "m_axi_buf_r_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "AWUSER" }} , 
 	{ "name": "m_axi_buf_r_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WVALID" }} , 
 	{ "name": "m_axi_buf_r_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WREADY" }} , 
 	{ "name": "m_axi_buf_r_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "WDATA" }} , 
 	{ "name": "m_axi_buf_r_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "WSTRB" }} , 
 	{ "name": "m_axi_buf_r_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WLAST" }} , 
 	{ "name": "m_axi_buf_r_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WID" }} , 
 	{ "name": "m_axi_buf_r_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "WUSER" }} , 
 	{ "name": "m_axi_buf_r_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARVALID" }} , 
 	{ "name": "m_axi_buf_r_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREADY" }} , 
 	{ "name": "m_axi_buf_r_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_r", "role": "ARADDR" }} , 
 	{ "name": "m_axi_buf_r_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARID" }} , 
 	{ "name": "m_axi_buf_r_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLEN" }} , 
 	{ "name": "m_axi_buf_r_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_buf_r_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARBURST" }} , 
 	{ "name": "m_axi_buf_r_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_buf_r_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_buf_r_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "buf_r", "role": "ARPROT" }} , 
 	{ "name": "m_axi_buf_r_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARQOS" }} , 
 	{ "name": "m_axi_buf_r_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "buf_r", "role": "ARREGION" }} , 
 	{ "name": "m_axi_buf_r_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "ARUSER" }} , 
 	{ "name": "m_axi_buf_r_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RVALID" }} , 
 	{ "name": "m_axi_buf_r_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RREADY" }} , 
 	{ "name": "m_axi_buf_r_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "RDATA" }} , 
 	{ "name": "m_axi_buf_r_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RLAST" }} , 
 	{ "name": "m_axi_buf_r_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RID" }} , 
 	{ "name": "m_axi_buf_r_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "RUSER" }} , 
 	{ "name": "m_axi_buf_r_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "RRESP" }} , 
 	{ "name": "m_axi_buf_r_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BVALID" }} , 
 	{ "name": "m_axi_buf_r_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BREADY" }} , 
 	{ "name": "m_axi_buf_r_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "buf_r", "role": "BRESP" }} , 
 	{ "name": "m_axi_buf_r_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BID" }} , 
 	{ "name": "m_axi_buf_r_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "BUSER" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":144, "type": "signal", "bundle":{"name": "stream_in_V", "role": "TDATA" }} , 
 	{ "name": "stream_in_V_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "stream_in_V", "role": "TVALID" }} , 
 	{ "name": "stream_in_V_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "stream_in_V", "role": "TREADY" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":144, "type": "signal", "bundle":{"name": "stream_out_V", "role": "TDATA" }} , 
 	{ "name": "stream_out_V_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "stream_out_V", "role": "TVALID" }} , 
 	{ "name": "stream_out_V_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "stream_out_V", "role": "TREADY" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "MAXI", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "buf_r_blk_n_AW", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_W", "Type" : "RtlSignal"},
					{"Name" : "buf_r_blk_n_B", "Type" : "RtlSignal"}]},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Axis", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_TDATA_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 6 FirstWrite 3}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { m_axi {  { m_axi_buf_r_AWVALID VALID 1 1 }  { m_axi_buf_r_AWREADY READY 0 1 }  { m_axi_buf_r_AWADDR ADDR 1 64 }  { m_axi_buf_r_AWID ID 1 1 }  { m_axi_buf_r_AWLEN LEN 1 32 }  { m_axi_buf_r_AWSIZE SIZE 1 3 }  { m_axi_buf_r_AWBURST BURST 1 2 }  { m_axi_buf_r_AWLOCK LOCK 1 2 }  { m_axi_buf_r_AWCACHE CACHE 1 4 }  { m_axi_buf_r_AWPROT PROT 1 3 }  { m_axi_buf_r_AWQOS QOS 1 4 }  { m_axi_buf_r_AWREGION REGION 1 4 }  { m_axi_buf_r_AWUSER USER 1 1 }  { m_axi_buf_r_WVALID VALID 1 1 }  { m_axi_buf_r_WREADY READY 0 1 }  { m_axi_buf_r_WDATA DATA 1 32 }  { m_axi_buf_r_WSTRB STRB 1 4 }  { m_axi_buf_r_WLAST LAST 1 1 }  { m_axi_buf_r_WID ID 1 1 }  { m_axi_buf_r_WUSER USER 1 1 }  { m_axi_buf_r_ARVALID VALID 1 1 }  { m_axi_buf_r_ARREADY READY 0 1 }  { m_axi_buf_r_ARADDR ADDR 1 64 }  { m_axi_buf_r_ARID ID 1 1 }  { m_axi_buf_r_ARLEN LEN 1 32 }  { m_axi_buf_r_ARSIZE SIZE 1 3 }  { m_axi_buf_r_ARBURST BURST 1 2 }  { m_axi_buf_r_ARLOCK LOCK 1 2 }  { m_axi_buf_r_ARCACHE CACHE 1 4 }  { m_axi_buf_r_ARPROT PROT 1 3 }  { m_axi_buf_r_ARQOS QOS 1 4 }  { m_axi_buf_r_ARREGION REGION 1 4 }  { m_axi_buf_r_ARUSER USER 1 1 }  { m_axi_buf_r_RVALID VALID 0 1 }  { m_axi_buf_r_RREADY READY 1 1 }  { m_axi_buf_r_RDATA DATA 0 32 }  { m_axi_buf_r_RLAST LAST 0 1 }  { m_axi_buf_r_RID ID 0 1 }  { m_axi_buf_r_RUSER USER 0 1 }  { m_axi_buf_r_RRESP RESP 0 2 }  { m_axi_buf_r_BVALID VALID 0 1 }  { m_axi_buf_r_BREADY READY 1 1 }  { m_axi_buf_r_BRESP RESP 0 2 }  { m_axi_buf_r_BID ID 0 1 }  { m_axi_buf_r_BUSER USER 0 1 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { axis {  { stream_in_V_TDATA in_data 0 144 }  { stream_in_V_TVALID in_vld 0 1 }  { stream_in_V_TREADY in_acc 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { axis {  { stream_out_V_TDATA out_data 1 144 }  { stream_out_V_TVALID out_vld 1 1 }  { stream_out_V_TREADY out_acc 0 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
set moduleName MPI_Recv_1_2
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set C_modelName {MPI_Recv.1.2}
set C_modelType { int 1 }
set C_modelArgList {
	{ buf_r float 32 regular {bus 1}  }
	{ buf_offset int 64 regular  }
	{ count int 30 regular  }
	{ source int 18 regular  }
	{ state_1 int 2 regular {pointer 2} {global 2}  }
	{ envlp_SRC_V_1 int 8 regular {pointer 2} {global 2}  }
	{ float_req_num int 32 regular {pointer 2} {global 2}  }
	{ id_in_V int 16 regular {pointer 0} {global 0}  }
	{ float_request_array_4 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_DEST_V int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ envlp_MSG_SIZE_V_1 int 16 regular {pointer 2} {global 2}  }
	{ float_request_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_7 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_request_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_in_V int 129 regular {fifo 0 volatile } {global 0}  }
	{ int_req_num int 32 regular {pointer 2} {global 2}  }
	{ int_request_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_request_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr_num int 32 regular {pointer 2} {global 2}  }
	{ int_clr2snd_array_SR int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DE int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_PK int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_MS int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_TA int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ int_clr2snd_array_DA int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr_num int 32 regular {pointer 2} {global 2}  }
	{ float_clr2snd_array_5 int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_1 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_4 int 1 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_3 int 16 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_s int 8 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ float_clr2snd_array_6 int 4 regular {array 512 { 2 3 } 1 1 } {global 2}  }
	{ stream_out_V int 129 regular {fifo 1 volatile } {global 1}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "buf_r", "interface" : "bus", "bitwidth" : 32, "direction" : "WRITEONLY"} , 
 	{ "Name" : "buf_offset", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "count", "interface" : "wire", "bitwidth" : 30, "direction" : "READONLY"} , 
 	{ "Name" : "source", "interface" : "wire", "bitwidth" : 18, "direction" : "READONLY"} , 
 	{ "Name" : "state_1", "interface" : "wire", "bitwidth" : 2, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_SRC_V_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "id_in_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "bitSlice":[{"low":0,"up":15,"cElement": [{"cName": "id_in.V","cData": "uint16","bit_use": { "low": 0,"up": 15},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 1} , 
 	{ "Name" : "float_request_array_4", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_DEST_V", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "envlp_MSG_SIZE_V_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_7", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_request_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_in_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "READONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_in.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_in.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_in.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_in.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_in.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_in.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "int_req_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_request_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_SR", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DE", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_PK", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_MS", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_TA", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "int_clr2snd_array_DA", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr_num", "interface" : "wire", "bitwidth" : 32, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_5", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_4", "interface" : "memory", "bitwidth" : 1, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_s", "interface" : "memory", "bitwidth" : 8, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "float_clr2snd_array_6", "interface" : "memory", "bitwidth" : 4, "direction" : "READWRITE", "extern" : 0} , 
 	{ "Name" : "stream_out_V", "interface" : "fifo", "bitwidth" : 129, "direction" : "WRITEONLY", "bitSlice":[{"low":0,"up":63,"cElement": [{"cName": "stream_out.V.data.V","cData": "uint64","bit_use": { "low": 0,"up": 63},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":64,"up":71,"cElement": [{"cName": "stream_out.V.dest.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":72,"up":72,"cElement": [{"cName": "stream_out.V.last.V","cData": "uint1","bit_use": { "low": 0,"up": 0},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":73,"up":80,"cElement": [{"cName": "stream_out.V.id.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":81,"up":88,"cElement": [{"cName": "stream_out.V.keep.V","cData": "uint8","bit_use": { "low": 0,"up": 7},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]},{"low":89,"up":128,"cElement": [{"cName": "stream_out.V.user.V","cData": "uint40","bit_use": { "low": 0,"up": 39},"cArray": [{"low" : 0,"up" : 0,"step" : 1}]}]}], "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 1} ]}
# RTL Port declarations: 
set portNum 175
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ buf_r_req_din sc_out sc_logic 1 signal 0 } 
	{ buf_r_req_full_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_req_write sc_out sc_logic 1 signal 0 } 
	{ buf_r_rsp_empty_n sc_in sc_logic 1 signal 0 } 
	{ buf_r_rsp_read sc_out sc_logic 1 signal 0 } 
	{ buf_r_address sc_out sc_lv 32 signal 0 } 
	{ buf_r_datain sc_in sc_lv 32 signal 0 } 
	{ buf_r_dataout sc_out sc_lv 32 signal 0 } 
	{ buf_r_size sc_out sc_lv 32 signal 0 } 
	{ buf_offset sc_in sc_lv 64 signal 1 } 
	{ count sc_in sc_lv 30 signal 2 } 
	{ source sc_in sc_lv 18 signal 3 } 
	{ state_1_i sc_in sc_lv 2 signal 4 } 
	{ state_1_o sc_out sc_lv 2 signal 4 } 
	{ state_1_o_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ envlp_SRC_V_1_i sc_in sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o sc_out sc_lv 8 signal 5 } 
	{ envlp_SRC_V_1_o_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ float_req_num_i sc_in sc_lv 32 signal 6 } 
	{ float_req_num_o sc_out sc_lv 32 signal 6 } 
	{ float_req_num_o_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ id_in_V sc_in sc_lv 16 signal 7 } 
	{ float_request_array_4_address0 sc_out sc_lv 9 signal 8 } 
	{ float_request_array_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_we0 sc_out sc_logic 1 signal 8 } 
	{ float_request_array_4_d0 sc_out sc_lv 8 signal 8 } 
	{ float_request_array_4_q0 sc_in sc_lv 8 signal 8 } 
	{ float_request_array_1_address0 sc_out sc_lv 9 signal 9 } 
	{ float_request_array_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_we0 sc_out sc_logic 1 signal 9 } 
	{ float_request_array_1_d0 sc_out sc_lv 16 signal 9 } 
	{ float_request_array_1_q0 sc_in sc_lv 16 signal 9 } 
	{ float_request_array_5_address0 sc_out sc_lv 9 signal 10 } 
	{ float_request_array_5_ce0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_we0 sc_out sc_logic 1 signal 10 } 
	{ float_request_array_5_d0 sc_out sc_lv 8 signal 10 } 
	{ float_request_array_5_q0 sc_in sc_lv 8 signal 10 } 
	{ envlp_DEST_V_i sc_in sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o sc_out sc_lv 16 signal 11 } 
	{ envlp_DEST_V_o_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ float_request_array_3_address0 sc_out sc_lv 9 signal 12 } 
	{ float_request_array_3_ce0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_we0 sc_out sc_logic 1 signal 12 } 
	{ float_request_array_3_d0 sc_out sc_lv 16 signal 12 } 
	{ float_request_array_3_q0 sc_in sc_lv 16 signal 12 } 
	{ envlp_MSG_SIZE_V_1_i sc_in sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o sc_out sc_lv 16 signal 13 } 
	{ envlp_MSG_SIZE_V_1_o_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ float_request_array_s_address0 sc_out sc_lv 9 signal 14 } 
	{ float_request_array_s_ce0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_we0 sc_out sc_logic 1 signal 14 } 
	{ float_request_array_s_d0 sc_out sc_lv 8 signal 14 } 
	{ float_request_array_s_q0 sc_in sc_lv 8 signal 14 } 
	{ float_request_array_7_address0 sc_out sc_lv 9 signal 15 } 
	{ float_request_array_7_ce0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_we0 sc_out sc_logic 1 signal 15 } 
	{ float_request_array_7_d0 sc_out sc_lv 4 signal 15 } 
	{ float_request_array_7_q0 sc_in sc_lv 4 signal 15 } 
	{ float_request_array_6_address0 sc_out sc_lv 9 signal 16 } 
	{ float_request_array_6_ce0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_we0 sc_out sc_logic 1 signal 16 } 
	{ float_request_array_6_d0 sc_out sc_lv 4 signal 16 } 
	{ float_request_array_6_q0 sc_in sc_lv 4 signal 16 } 
	{ stream_in_V_dout sc_in sc_lv 129 signal 17 } 
	{ stream_in_V_empty_n sc_in sc_logic 1 signal 17 } 
	{ stream_in_V_read sc_out sc_logic 1 signal 17 } 
	{ int_req_num_i sc_in sc_lv 32 signal 18 } 
	{ int_req_num_o sc_out sc_lv 32 signal 18 } 
	{ int_req_num_o_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ int_request_array_SR_address0 sc_out sc_lv 9 signal 19 } 
	{ int_request_array_SR_ce0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_we0 sc_out sc_logic 1 signal 19 } 
	{ int_request_array_SR_d0 sc_out sc_lv 8 signal 19 } 
	{ int_request_array_SR_q0 sc_in sc_lv 8 signal 19 } 
	{ int_request_array_DE_address0 sc_out sc_lv 9 signal 20 } 
	{ int_request_array_DE_ce0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_we0 sc_out sc_logic 1 signal 20 } 
	{ int_request_array_DE_d0 sc_out sc_lv 16 signal 20 } 
	{ int_request_array_DE_q0 sc_in sc_lv 16 signal 20 } 
	{ int_request_array_PK_address0 sc_out sc_lv 9 signal 21 } 
	{ int_request_array_PK_ce0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_we0 sc_out sc_logic 1 signal 21 } 
	{ int_request_array_PK_d0 sc_out sc_lv 1 signal 21 } 
	{ int_request_array_PK_q0 sc_in sc_lv 1 signal 21 } 
	{ int_request_array_MS_address0 sc_out sc_lv 9 signal 22 } 
	{ int_request_array_MS_ce0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_we0 sc_out sc_logic 1 signal 22 } 
	{ int_request_array_MS_d0 sc_out sc_lv 16 signal 22 } 
	{ int_request_array_MS_q0 sc_in sc_lv 16 signal 22 } 
	{ int_request_array_TA_address0 sc_out sc_lv 9 signal 23 } 
	{ int_request_array_TA_ce0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_we0 sc_out sc_logic 1 signal 23 } 
	{ int_request_array_TA_d0 sc_out sc_lv 8 signal 23 } 
	{ int_request_array_TA_q0 sc_in sc_lv 8 signal 23 } 
	{ int_request_array_DA_address0 sc_out sc_lv 9 signal 24 } 
	{ int_request_array_DA_ce0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_we0 sc_out sc_logic 1 signal 24 } 
	{ int_request_array_DA_d0 sc_out sc_lv 4 signal 24 } 
	{ int_request_array_DA_q0 sc_in sc_lv 4 signal 24 } 
	{ int_clr_num_i sc_in sc_lv 32 signal 25 } 
	{ int_clr_num_o sc_out sc_lv 32 signal 25 } 
	{ int_clr_num_o_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ int_clr2snd_array_SR_address0 sc_out sc_lv 9 signal 26 } 
	{ int_clr2snd_array_SR_ce0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_we0 sc_out sc_logic 1 signal 26 } 
	{ int_clr2snd_array_SR_d0 sc_out sc_lv 8 signal 26 } 
	{ int_clr2snd_array_SR_q0 sc_in sc_lv 8 signal 26 } 
	{ int_clr2snd_array_DE_address0 sc_out sc_lv 9 signal 27 } 
	{ int_clr2snd_array_DE_ce0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_we0 sc_out sc_logic 1 signal 27 } 
	{ int_clr2snd_array_DE_d0 sc_out sc_lv 16 signal 27 } 
	{ int_clr2snd_array_DE_q0 sc_in sc_lv 16 signal 27 } 
	{ int_clr2snd_array_PK_address0 sc_out sc_lv 9 signal 28 } 
	{ int_clr2snd_array_PK_ce0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_we0 sc_out sc_logic 1 signal 28 } 
	{ int_clr2snd_array_PK_d0 sc_out sc_lv 1 signal 28 } 
	{ int_clr2snd_array_PK_q0 sc_in sc_lv 1 signal 28 } 
	{ int_clr2snd_array_MS_address0 sc_out sc_lv 9 signal 29 } 
	{ int_clr2snd_array_MS_ce0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_we0 sc_out sc_logic 1 signal 29 } 
	{ int_clr2snd_array_MS_d0 sc_out sc_lv 16 signal 29 } 
	{ int_clr2snd_array_MS_q0 sc_in sc_lv 16 signal 29 } 
	{ int_clr2snd_array_TA_address0 sc_out sc_lv 9 signal 30 } 
	{ int_clr2snd_array_TA_ce0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_we0 sc_out sc_logic 1 signal 30 } 
	{ int_clr2snd_array_TA_d0 sc_out sc_lv 8 signal 30 } 
	{ int_clr2snd_array_TA_q0 sc_in sc_lv 8 signal 30 } 
	{ int_clr2snd_array_DA_address0 sc_out sc_lv 9 signal 31 } 
	{ int_clr2snd_array_DA_ce0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_we0 sc_out sc_logic 1 signal 31 } 
	{ int_clr2snd_array_DA_d0 sc_out sc_lv 4 signal 31 } 
	{ int_clr2snd_array_DA_q0 sc_in sc_lv 4 signal 31 } 
	{ float_clr_num_i sc_in sc_lv 32 signal 32 } 
	{ float_clr_num_o sc_out sc_lv 32 signal 32 } 
	{ float_clr_num_o_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ float_clr2snd_array_5_address0 sc_out sc_lv 9 signal 33 } 
	{ float_clr2snd_array_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_we0 sc_out sc_logic 1 signal 33 } 
	{ float_clr2snd_array_5_d0 sc_out sc_lv 8 signal 33 } 
	{ float_clr2snd_array_5_q0 sc_in sc_lv 8 signal 33 } 
	{ float_clr2snd_array_1_address0 sc_out sc_lv 9 signal 34 } 
	{ float_clr2snd_array_1_ce0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_we0 sc_out sc_logic 1 signal 34 } 
	{ float_clr2snd_array_1_d0 sc_out sc_lv 16 signal 34 } 
	{ float_clr2snd_array_1_q0 sc_in sc_lv 16 signal 34 } 
	{ float_clr2snd_array_4_address0 sc_out sc_lv 9 signal 35 } 
	{ float_clr2snd_array_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_we0 sc_out sc_logic 1 signal 35 } 
	{ float_clr2snd_array_4_d0 sc_out sc_lv 1 signal 35 } 
	{ float_clr2snd_array_4_q0 sc_in sc_lv 1 signal 35 } 
	{ float_clr2snd_array_3_address0 sc_out sc_lv 9 signal 36 } 
	{ float_clr2snd_array_3_ce0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_we0 sc_out sc_logic 1 signal 36 } 
	{ float_clr2snd_array_3_d0 sc_out sc_lv 16 signal 36 } 
	{ float_clr2snd_array_3_q0 sc_in sc_lv 16 signal 36 } 
	{ float_clr2snd_array_s_address0 sc_out sc_lv 9 signal 37 } 
	{ float_clr2snd_array_s_ce0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_we0 sc_out sc_logic 1 signal 37 } 
	{ float_clr2snd_array_s_d0 sc_out sc_lv 8 signal 37 } 
	{ float_clr2snd_array_s_q0 sc_in sc_lv 8 signal 37 } 
	{ float_clr2snd_array_6_address0 sc_out sc_lv 9 signal 38 } 
	{ float_clr2snd_array_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_we0 sc_out sc_logic 1 signal 38 } 
	{ float_clr2snd_array_6_d0 sc_out sc_lv 4 signal 38 } 
	{ float_clr2snd_array_6_q0 sc_in sc_lv 4 signal 38 } 
	{ stream_out_V_din sc_out sc_lv 129 signal 39 } 
	{ stream_out_V_full_n sc_in sc_logic 1 signal 39 } 
	{ stream_out_V_write sc_out sc_logic 1 signal 39 } 
	{ ap_return sc_out sc_lv 1 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "buf_r_req_din", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_din" }} , 
 	{ "name": "buf_r_req_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_full_n" }} , 
 	{ "name": "buf_r_req_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "req_write" }} , 
 	{ "name": "buf_r_rsp_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_empty_n" }} , 
 	{ "name": "buf_r_rsp_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "buf_r", "role": "rsp_read" }} , 
 	{ "name": "buf_r_address", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "address" }} , 
 	{ "name": "buf_r_datain", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "datain" }} , 
 	{ "name": "buf_r_dataout", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "dataout" }} , 
 	{ "name": "buf_r_size", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "buf_r", "role": "size" }} , 
 	{ "name": "buf_offset", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "buf_offset", "role": "default" }} , 
 	{ "name": "count", "direction": "in", "datatype": "sc_lv", "bitwidth":30, "type": "signal", "bundle":{"name": "count", "role": "default" }} , 
 	{ "name": "source", "direction": "in", "datatype": "sc_lv", "bitwidth":18, "type": "signal", "bundle":{"name": "source", "role": "default" }} , 
 	{ "name": "state_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "i" }} , 
 	{ "name": "state_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "state_1", "role": "o" }} , 
 	{ "name": "state_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "state_1", "role": "o_ap_vld" }} , 
 	{ "name": "envlp_SRC_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "i" }} , 
 	{ "name": "envlp_SRC_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "envlp_SRC_V_1", "role": "o" }} , 
 	{ "name": "envlp_SRC_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_SRC_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "i" }} , 
 	{ "name": "float_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_req_num", "role": "o" }} , 
 	{ "name": "float_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "id_in_V", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "id_in_V", "role": "default" }} , 
 	{ "name": "float_request_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "address0" }} , 
 	{ "name": "float_request_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "ce0" }} , 
 	{ "name": "float_request_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "we0" }} , 
 	{ "name": "float_request_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "d0" }} , 
 	{ "name": "float_request_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_4", "role": "q0" }} , 
 	{ "name": "float_request_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "address0" }} , 
 	{ "name": "float_request_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "ce0" }} , 
 	{ "name": "float_request_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "we0" }} , 
 	{ "name": "float_request_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "d0" }} , 
 	{ "name": "float_request_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_1", "role": "q0" }} , 
 	{ "name": "float_request_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "address0" }} , 
 	{ "name": "float_request_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "ce0" }} , 
 	{ "name": "float_request_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "we0" }} , 
 	{ "name": "float_request_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "d0" }} , 
 	{ "name": "float_request_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_5", "role": "q0" }} , 
 	{ "name": "envlp_DEST_V_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "i" }} , 
 	{ "name": "envlp_DEST_V_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_DEST_V", "role": "o" }} , 
 	{ "name": "envlp_DEST_V_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_DEST_V", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "address0" }} , 
 	{ "name": "float_request_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "ce0" }} , 
 	{ "name": "float_request_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "we0" }} , 
 	{ "name": "float_request_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "d0" }} , 
 	{ "name": "float_request_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_request_array_3", "role": "q0" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_i", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "i" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o" }} , 
 	{ "name": "envlp_MSG_SIZE_V_1_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "envlp_MSG_SIZE_V_1", "role": "o_ap_vld" }} , 
 	{ "name": "float_request_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "address0" }} , 
 	{ "name": "float_request_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "ce0" }} , 
 	{ "name": "float_request_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "we0" }} , 
 	{ "name": "float_request_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "d0" }} , 
 	{ "name": "float_request_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_request_array_s", "role": "q0" }} , 
 	{ "name": "float_request_array_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "address0" }} , 
 	{ "name": "float_request_array_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "ce0" }} , 
 	{ "name": "float_request_array_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "we0" }} , 
 	{ "name": "float_request_array_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "d0" }} , 
 	{ "name": "float_request_array_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_7", "role": "q0" }} , 
 	{ "name": "float_request_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "address0" }} , 
 	{ "name": "float_request_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "ce0" }} , 
 	{ "name": "float_request_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "we0" }} , 
 	{ "name": "float_request_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "d0" }} , 
 	{ "name": "float_request_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_request_array_6", "role": "q0" }} , 
 	{ "name": "stream_in_V_dout", "direction": "in", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_in_V", "role": "dout" }} , 
 	{ "name": "stream_in_V_empty_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "empty_n" }} , 
 	{ "name": "stream_in_V_read", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_in_V", "role": "read" }} , 
 	{ "name": "int_req_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "i" }} , 
 	{ "name": "int_req_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_req_num", "role": "o" }} , 
 	{ "name": "int_req_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_req_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_request_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "address0" }} , 
 	{ "name": "int_request_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "ce0" }} , 
 	{ "name": "int_request_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "we0" }} , 
 	{ "name": "int_request_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "d0" }} , 
 	{ "name": "int_request_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_SR", "role": "q0" }} , 
 	{ "name": "int_request_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "address0" }} , 
 	{ "name": "int_request_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "ce0" }} , 
 	{ "name": "int_request_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "we0" }} , 
 	{ "name": "int_request_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "d0" }} , 
 	{ "name": "int_request_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_DE", "role": "q0" }} , 
 	{ "name": "int_request_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "address0" }} , 
 	{ "name": "int_request_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "ce0" }} , 
 	{ "name": "int_request_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "we0" }} , 
 	{ "name": "int_request_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "d0" }} , 
 	{ "name": "int_request_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_PK", "role": "q0" }} , 
 	{ "name": "int_request_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "address0" }} , 
 	{ "name": "int_request_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "ce0" }} , 
 	{ "name": "int_request_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "we0" }} , 
 	{ "name": "int_request_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "d0" }} , 
 	{ "name": "int_request_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_request_array_MS", "role": "q0" }} , 
 	{ "name": "int_request_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "address0" }} , 
 	{ "name": "int_request_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "ce0" }} , 
 	{ "name": "int_request_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "we0" }} , 
 	{ "name": "int_request_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "d0" }} , 
 	{ "name": "int_request_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_request_array_TA", "role": "q0" }} , 
 	{ "name": "int_request_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "address0" }} , 
 	{ "name": "int_request_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "ce0" }} , 
 	{ "name": "int_request_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "we0" }} , 
 	{ "name": "int_request_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "d0" }} , 
 	{ "name": "int_request_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_request_array_DA", "role": "q0" }} , 
 	{ "name": "int_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "i" }} , 
 	{ "name": "int_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "int_clr_num", "role": "o" }} , 
 	{ "name": "int_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "int_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "int_clr2snd_array_SR_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_SR_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_SR_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_SR_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_SR_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_SR", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DE_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DE_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DE_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DE_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DE_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_DE", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_PK_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_PK_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_PK_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_PK_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_PK_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_PK", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_MS_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_MS_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_MS_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_MS_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_MS_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "int_clr2snd_array_MS", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_TA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_TA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_TA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_TA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_TA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "int_clr2snd_array_TA", "role": "q0" }} , 
 	{ "name": "int_clr2snd_array_DA_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "address0" }} , 
 	{ "name": "int_clr2snd_array_DA_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "ce0" }} , 
 	{ "name": "int_clr2snd_array_DA_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "we0" }} , 
 	{ "name": "int_clr2snd_array_DA_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "d0" }} , 
 	{ "name": "int_clr2snd_array_DA_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "int_clr2snd_array_DA", "role": "q0" }} , 
 	{ "name": "float_clr_num_i", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "i" }} , 
 	{ "name": "float_clr_num_o", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "float_clr_num", "role": "o" }} , 
 	{ "name": "float_clr_num_o_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "float_clr_num", "role": "o_ap_vld" }} , 
 	{ "name": "float_clr2snd_array_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_5", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_1", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_4", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "float_clr2snd_array_3", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_s_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_s_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_s_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_s_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_s_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "float_clr2snd_array_s", "role": "q0" }} , 
 	{ "name": "float_clr2snd_array_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "address0" }} , 
 	{ "name": "float_clr2snd_array_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "ce0" }} , 
 	{ "name": "float_clr2snd_array_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "we0" }} , 
 	{ "name": "float_clr2snd_array_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "d0" }} , 
 	{ "name": "float_clr2snd_array_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "float_clr2snd_array_6", "role": "q0" }} , 
 	{ "name": "stream_out_V_din", "direction": "out", "datatype": "sc_lv", "bitwidth":129, "type": "signal", "bundle":{"name": "stream_out_V", "role": "din" }} , 
 	{ "name": "stream_out_V_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "full_n" }} , 
 	{ "name": "stream_out_V_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "stream_out_V", "role": "write" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "MPI_Recv_1_2",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"InDataflowNetwork" : "0",
		"Port" : [
			{"Name" : "buf_r", "Type" : "Bus", "Direction" : "O"},
			{"Name" : "buf_offset", "Type" : "None", "Direction" : "I"},
			{"Name" : "count", "Type" : "None", "Direction" : "I"},
			{"Name" : "source", "Type" : "None", "Direction" : "I"},
			{"Name" : "state_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "envlp_SRC_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "id_in_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "float_request_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_DEST_V", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "envlp_MSG_SIZE_V_1", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_request_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_7", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_request_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_in_V", "Type" : "Fifo", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "stream_in_V_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "int_req_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_request_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_request_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_SR", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DE", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_PK", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_MS", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_TA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "int_clr2snd_array_DA", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr_num", "Type" : "OVld", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_s", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "float_clr2snd_array_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "stream_out_V", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "stream_out_V_blk_n", "Type" : "RtlSignal"}]}]}]}


set ArgLastReadFirstWriteLatency {
	MPI_Recv_1_2 {
		buf_r {Type O LastRead 3 FirstWrite 2}
		buf_offset {Type I LastRead 0 FirstWrite -1}
		count {Type I LastRead 0 FirstWrite -1}
		source {Type I LastRead 0 FirstWrite -1}
		state_1 {Type IO LastRead 0 FirstWrite 0}
		envlp_SRC_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_req_num {Type IO LastRead 1 FirstWrite 1}
		id_in_V {Type I LastRead 0 FirstWrite -1}
		float_request_array_4 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_1 {Type IO LastRead 6 FirstWrite 1}
		float_request_array_5 {Type IO LastRead 6 FirstWrite 1}
		envlp_DEST_V {Type IO LastRead 0 FirstWrite 2}
		float_request_array_3 {Type IO LastRead 7 FirstWrite 1}
		envlp_MSG_SIZE_V_1 {Type IO LastRead 0 FirstWrite 2}
		float_request_array_s {Type IO LastRead 7 FirstWrite 1}
		float_request_array_7 {Type IO LastRead 9 FirstWrite 1}
		float_request_array_6 {Type IO LastRead 6 FirstWrite 7}
		stream_in_V {Type I LastRead 2 FirstWrite -1}
		int_req_num {Type IO LastRead 2 FirstWrite 1}
		int_request_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_request_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_request_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_request_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_request_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_request_array_DA {Type IO LastRead 9 FirstWrite 1}
		int_clr_num {Type IO LastRead 2 FirstWrite 1}
		int_clr2snd_array_SR {Type IO LastRead 3 FirstWrite 1}
		int_clr2snd_array_DE {Type IO LastRead 4 FirstWrite 1}
		int_clr2snd_array_PK {Type IO LastRead 5 FirstWrite 1}
		int_clr2snd_array_MS {Type IO LastRead 6 FirstWrite 1}
		int_clr2snd_array_TA {Type IO LastRead 7 FirstWrite 1}
		int_clr2snd_array_DA {Type IO LastRead 9 FirstWrite 1}
		float_clr_num {Type IO LastRead 2 FirstWrite 1}
		float_clr2snd_array_5 {Type IO LastRead 3 FirstWrite 1}
		float_clr2snd_array_1 {Type IO LastRead 4 FirstWrite 1}
		float_clr2snd_array_4 {Type IO LastRead 5 FirstWrite 1}
		float_clr2snd_array_3 {Type IO LastRead 6 FirstWrite 1}
		float_clr2snd_array_s {Type IO LastRead 7 FirstWrite 1}
		float_clr2snd_array_6 {Type IO LastRead 8 FirstWrite 1}
		stream_out_V {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	buf_r { ap_bus {  { buf_r_req_din fifo_data 1 1 }  { buf_r_req_full_n fifo_status 0 1 }  { buf_r_req_write fifo_update 1 1 }  { buf_r_rsp_empty_n fifo_status 0 1 }  { buf_r_rsp_read fifo_update 1 1 }  { buf_r_address unknown 1 32 }  { buf_r_datain unknown 0 32 }  { buf_r_dataout unknown 1 32 }  { buf_r_size unknown 1 32 } } }
	buf_offset { ap_none {  { buf_offset in_data 0 64 } } }
	count { ap_none {  { count in_data 0 30 } } }
	source { ap_none {  { source in_data 0 18 } } }
	state_1 { ap_ovld {  { state_1_i in_data 0 2 }  { state_1_o out_data 1 2 }  { state_1_o_ap_vld out_vld 1 1 } } }
	envlp_SRC_V_1 { ap_ovld {  { envlp_SRC_V_1_i in_data 0 8 }  { envlp_SRC_V_1_o out_data 1 8 }  { envlp_SRC_V_1_o_ap_vld out_vld 1 1 } } }
	float_req_num { ap_ovld {  { float_req_num_i in_data 0 32 }  { float_req_num_o out_data 1 32 }  { float_req_num_o_ap_vld out_vld 1 1 } } }
	id_in_V { ap_none {  { id_in_V in_data 0 16 } } }
	float_request_array_4 { ap_memory {  { float_request_array_4_address0 mem_address 1 9 }  { float_request_array_4_ce0 mem_ce 1 1 }  { float_request_array_4_we0 mem_we 1 1 }  { float_request_array_4_d0 mem_din 1 8 }  { float_request_array_4_q0 mem_dout 0 8 } } }
	float_request_array_1 { ap_memory {  { float_request_array_1_address0 mem_address 1 9 }  { float_request_array_1_ce0 mem_ce 1 1 }  { float_request_array_1_we0 mem_we 1 1 }  { float_request_array_1_d0 mem_din 1 16 }  { float_request_array_1_q0 mem_dout 0 16 } } }
	float_request_array_5 { ap_memory {  { float_request_array_5_address0 mem_address 1 9 }  { float_request_array_5_ce0 mem_ce 1 1 }  { float_request_array_5_we0 mem_we 1 1 }  { float_request_array_5_d0 mem_din 1 8 }  { float_request_array_5_q0 mem_dout 0 8 } } }
	envlp_DEST_V { ap_ovld {  { envlp_DEST_V_i in_data 0 16 }  { envlp_DEST_V_o out_data 1 16 }  { envlp_DEST_V_o_ap_vld out_vld 1 1 } } }
	float_request_array_3 { ap_memory {  { float_request_array_3_address0 mem_address 1 9 }  { float_request_array_3_ce0 mem_ce 1 1 }  { float_request_array_3_we0 mem_we 1 1 }  { float_request_array_3_d0 mem_din 1 16 }  { float_request_array_3_q0 mem_dout 0 16 } } }
	envlp_MSG_SIZE_V_1 { ap_ovld {  { envlp_MSG_SIZE_V_1_i in_data 0 16 }  { envlp_MSG_SIZE_V_1_o out_data 1 16 }  { envlp_MSG_SIZE_V_1_o_ap_vld out_vld 1 1 } } }
	float_request_array_s { ap_memory {  { float_request_array_s_address0 mem_address 1 9 }  { float_request_array_s_ce0 mem_ce 1 1 }  { float_request_array_s_we0 mem_we 1 1 }  { float_request_array_s_d0 mem_din 1 8 }  { float_request_array_s_q0 mem_dout 0 8 } } }
	float_request_array_7 { ap_memory {  { float_request_array_7_address0 mem_address 1 9 }  { float_request_array_7_ce0 mem_ce 1 1 }  { float_request_array_7_we0 mem_we 1 1 }  { float_request_array_7_d0 mem_din 1 4 }  { float_request_array_7_q0 mem_dout 0 4 } } }
	float_request_array_6 { ap_memory {  { float_request_array_6_address0 mem_address 1 9 }  { float_request_array_6_ce0 mem_ce 1 1 }  { float_request_array_6_we0 mem_we 1 1 }  { float_request_array_6_d0 mem_din 1 4 }  { float_request_array_6_q0 mem_dout 0 4 } } }
	stream_in_V { ap_fifo {  { stream_in_V_dout fifo_data 0 129 }  { stream_in_V_empty_n fifo_status 0 1 }  { stream_in_V_read fifo_update 1 1 } } }
	int_req_num { ap_ovld {  { int_req_num_i in_data 0 32 }  { int_req_num_o out_data 1 32 }  { int_req_num_o_ap_vld out_vld 1 1 } } }
	int_request_array_SR { ap_memory {  { int_request_array_SR_address0 mem_address 1 9 }  { int_request_array_SR_ce0 mem_ce 1 1 }  { int_request_array_SR_we0 mem_we 1 1 }  { int_request_array_SR_d0 mem_din 1 8 }  { int_request_array_SR_q0 mem_dout 0 8 } } }
	int_request_array_DE { ap_memory {  { int_request_array_DE_address0 mem_address 1 9 }  { int_request_array_DE_ce0 mem_ce 1 1 }  { int_request_array_DE_we0 mem_we 1 1 }  { int_request_array_DE_d0 mem_din 1 16 }  { int_request_array_DE_q0 mem_dout 0 16 } } }
	int_request_array_PK { ap_memory {  { int_request_array_PK_address0 mem_address 1 9 }  { int_request_array_PK_ce0 mem_ce 1 1 }  { int_request_array_PK_we0 mem_we 1 1 }  { int_request_array_PK_d0 mem_din 1 1 }  { int_request_array_PK_q0 mem_dout 0 1 } } }
	int_request_array_MS { ap_memory {  { int_request_array_MS_address0 mem_address 1 9 }  { int_request_array_MS_ce0 mem_ce 1 1 }  { int_request_array_MS_we0 mem_we 1 1 }  { int_request_array_MS_d0 mem_din 1 16 }  { int_request_array_MS_q0 mem_dout 0 16 } } }
	int_request_array_TA { ap_memory {  { int_request_array_TA_address0 mem_address 1 9 }  { int_request_array_TA_ce0 mem_ce 1 1 }  { int_request_array_TA_we0 mem_we 1 1 }  { int_request_array_TA_d0 mem_din 1 8 }  { int_request_array_TA_q0 mem_dout 0 8 } } }
	int_request_array_DA { ap_memory {  { int_request_array_DA_address0 mem_address 1 9 }  { int_request_array_DA_ce0 mem_ce 1 1 }  { int_request_array_DA_we0 mem_we 1 1 }  { int_request_array_DA_d0 mem_din 1 4 }  { int_request_array_DA_q0 mem_dout 0 4 } } }
	int_clr_num { ap_ovld {  { int_clr_num_i in_data 0 32 }  { int_clr_num_o out_data 1 32 }  { int_clr_num_o_ap_vld out_vld 1 1 } } }
	int_clr2snd_array_SR { ap_memory {  { int_clr2snd_array_SR_address0 mem_address 1 9 }  { int_clr2snd_array_SR_ce0 mem_ce 1 1 }  { int_clr2snd_array_SR_we0 mem_we 1 1 }  { int_clr2snd_array_SR_d0 mem_din 1 8 }  { int_clr2snd_array_SR_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DE { ap_memory {  { int_clr2snd_array_DE_address0 mem_address 1 9 }  { int_clr2snd_array_DE_ce0 mem_ce 1 1 }  { int_clr2snd_array_DE_we0 mem_we 1 1 }  { int_clr2snd_array_DE_d0 mem_din 1 16 }  { int_clr2snd_array_DE_q0 mem_dout 0 16 } } }
	int_clr2snd_array_PK { ap_memory {  { int_clr2snd_array_PK_address0 mem_address 1 9 }  { int_clr2snd_array_PK_ce0 mem_ce 1 1 }  { int_clr2snd_array_PK_we0 mem_we 1 1 }  { int_clr2snd_array_PK_d0 mem_din 1 1 }  { int_clr2snd_array_PK_q0 mem_dout 0 1 } } }
	int_clr2snd_array_MS { ap_memory {  { int_clr2snd_array_MS_address0 mem_address 1 9 }  { int_clr2snd_array_MS_ce0 mem_ce 1 1 }  { int_clr2snd_array_MS_we0 mem_we 1 1 }  { int_clr2snd_array_MS_d0 mem_din 1 16 }  { int_clr2snd_array_MS_q0 mem_dout 0 16 } } }
	int_clr2snd_array_TA { ap_memory {  { int_clr2snd_array_TA_address0 mem_address 1 9 }  { int_clr2snd_array_TA_ce0 mem_ce 1 1 }  { int_clr2snd_array_TA_we0 mem_we 1 1 }  { int_clr2snd_array_TA_d0 mem_din 1 8 }  { int_clr2snd_array_TA_q0 mem_dout 0 8 } } }
	int_clr2snd_array_DA { ap_memory {  { int_clr2snd_array_DA_address0 mem_address 1 9 }  { int_clr2snd_array_DA_ce0 mem_ce 1 1 }  { int_clr2snd_array_DA_we0 mem_we 1 1 }  { int_clr2snd_array_DA_d0 mem_din 1 4 }  { int_clr2snd_array_DA_q0 mem_dout 0 4 } } }
	float_clr_num { ap_ovld {  { float_clr_num_i in_data 0 32 }  { float_clr_num_o out_data 1 32 }  { float_clr_num_o_ap_vld out_vld 1 1 } } }
	float_clr2snd_array_5 { ap_memory {  { float_clr2snd_array_5_address0 mem_address 1 9 }  { float_clr2snd_array_5_ce0 mem_ce 1 1 }  { float_clr2snd_array_5_we0 mem_we 1 1 }  { float_clr2snd_array_5_d0 mem_din 1 8 }  { float_clr2snd_array_5_q0 mem_dout 0 8 } } }
	float_clr2snd_array_1 { ap_memory {  { float_clr2snd_array_1_address0 mem_address 1 9 }  { float_clr2snd_array_1_ce0 mem_ce 1 1 }  { float_clr2snd_array_1_we0 mem_we 1 1 }  { float_clr2snd_array_1_d0 mem_din 1 16 }  { float_clr2snd_array_1_q0 mem_dout 0 16 } } }
	float_clr2snd_array_4 { ap_memory {  { float_clr2snd_array_4_address0 mem_address 1 9 }  { float_clr2snd_array_4_ce0 mem_ce 1 1 }  { float_clr2snd_array_4_we0 mem_we 1 1 }  { float_clr2snd_array_4_d0 mem_din 1 1 }  { float_clr2snd_array_4_q0 mem_dout 0 1 } } }
	float_clr2snd_array_3 { ap_memory {  { float_clr2snd_array_3_address0 mem_address 1 9 }  { float_clr2snd_array_3_ce0 mem_ce 1 1 }  { float_clr2snd_array_3_we0 mem_we 1 1 }  { float_clr2snd_array_3_d0 mem_din 1 16 }  { float_clr2snd_array_3_q0 mem_dout 0 16 } } }
	float_clr2snd_array_s { ap_memory {  { float_clr2snd_array_s_address0 mem_address 1 9 }  { float_clr2snd_array_s_ce0 mem_ce 1 1 }  { float_clr2snd_array_s_we0 mem_we 1 1 }  { float_clr2snd_array_s_d0 mem_din 1 8 }  { float_clr2snd_array_s_q0 mem_dout 0 8 } } }
	float_clr2snd_array_6 { ap_memory {  { float_clr2snd_array_6_address0 mem_address 1 9 }  { float_clr2snd_array_6_ce0 mem_ce 1 1 }  { float_clr2snd_array_6_we0 mem_we 1 1 }  { float_clr2snd_array_6_d0 mem_din 1 4 }  { float_clr2snd_array_6_q0 mem_dout 0 4 } } }
	stream_out_V { ap_fifo {  { stream_out_V_din fifo_data 1 129 }  { stream_out_V_full_n fifo_status 0 1 }  { stream_out_V_write fifo_update 1 1 } } }
}
