# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/components/constants.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling package constants
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/components/FF.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ff
# -- Compiling architecture behavioural of ff
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/components/reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/components/reg_mul.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity reg_mul
# -- Compiling architecture behavioural of reg_mul
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/src/FIR_cu.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity fir_cu
# -- Compiling architecture behavioural of fir_cu
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/src/FIR_Filter_dp_unfolded.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity fir_filter_dp_unfolded
# -- Compiling architecture behavioural of fir_filter_dp_unfolded
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/src/FIR_Filter_unfolded.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity fir_filter_unfolded
# -- Compiling architecture behavioural of fir_filter_unfolded
vlog -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# 
# Top level modules:
# 	tb_fir
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(30): near ")": expecting: END
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(30): near ")": expecting: END
vlog -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# 
# Top level modules:
# 	tb_fir
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(38): Symbol "vout" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(38): Symbol "vin" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "dout0" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "dout1" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "dout2" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "din0" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "din1" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(39): Symbol "din2" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(40): Symbol "clk" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(40): Symbol "rst_n" has already been declared in this region.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(159): (vcom-1141) Identifier "fir_filter_unfolded" does not identify a component declaration.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(164): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(75): Illegal target for signal assignment.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(75): (vcom-1136) Unknown identifier "initialized".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(96): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(96): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(103): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(126): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(126): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(129): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(129): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(131): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(136): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(136): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(140): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(140): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(144): Cannot read output "rst_n".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(155): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(155): Cannot read output "clk".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(158): (vcom-1141) Identifier "fir_filter_unfolded" does not identify a component declaration.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(163): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(79): Illegal target for signal assignment.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(79): (vcom-1136) Unknown identifier "initialized".
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(162): (vcom-1141) Identifier "fir_filter_unfolded" does not identify a component declaration.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(167): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(162): (vcom-1141) Identifier "fir_filter_unfolded" does not identify a component declaration.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(167): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(164): near ";": syntax error
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(179): Cannot drive signal 'vout' of mode IN.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(180): Cannot drive signal 'dout0' of mode IN.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(181): Cannot drive signal 'dout1' of mode IN.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(182): Cannot drive signal 'dout2' of mode IN.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(184): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(179): Cannot drive signal 'vout' of mode IN.
# ** Error: /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd(182): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir_all.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_fir_all
# -- Compiling architecture behavioural of tb_fir_all
vlog -reportprogress 300 -work work /home/isa07_2021_2022/Desktop/Lab1_group07_NOTO/Lab1/VHDL_code/2.4/unfolded_pipelined/tb/tb_verilog/tb_fir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# 
# Top level modules:
# 	tb_fir
vsim work.tb_fir_all
# vsim work.tb_fir_all 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.tb_fir_all(behavioural)
add wave sim:/tb_fir_all/*
run 5000 ns
quit
