library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity puck_move is
	port(
		clk : in std_logic; -- A 50MHz clock
		slowclock : in std_logic;
		p1_goalie_sw : in std_logic;
		p1_goalie_coord : out std_logic_vector(6 downto 0);
		
		p1_goalie_boundary : in std_logic
	);  
end puck_move;


architecture behavioural of puck_move is
begin
	process(clk)
	
	variable p1_goalie_y : unsigned(6 downto 0);
	
	begin
		if(rising_edge(clk)) then
			if(slowclock = '1') then
				if(p1_goalie_boundary = '0') then 				-- boundary is not met
					if (p1_goalie_sw = '0') then					-- if sw is down
						p1_goalie_y := p1_goalie_y - 1;
					else
						p1_goalie_y := p1_goalie_y + 1;
					end if;
				end if;															-- do not do anything
			end if;
				
		end if;
	end process;
end behavioural;