{
	"author": ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/MehrotraSBCVN00",
	"doi": "10.1145/337292.337370",
	"ee": "http://doi.acm.org/10.1145/337292.337370",
	"pages": "172-175",
	"publisher": "ACM",
	"stemmed": ["a", "methodolog", "for", "model", "the", "effect", "of", "systemat", "within", "die", "interconnect", "and", "devic", "variat", "on", "circuit", "perform"],
	"tag": ["modelling", "performance"],
	"title": "A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance",
	"type": "inproceedings",
	"year": 2000
}