
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005698                       # Number of seconds simulated
sim_ticks                                  5698453000                       # Number of ticks simulated
final_tick                                 5698453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29521                       # Simulator instruction rate (inst/s)
host_op_rate                                    50848                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68989044                       # Simulator tick rate (ticks/s)
host_mem_usage                                8668000                       # Number of bytes of host memory used
host_seconds                                    82.60                       # Real time elapsed on the host
sim_insts                                     2438392                       # Number of instructions simulated
sim_ops                                       4199989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         5188672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3202624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8391296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5188672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5188672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       553216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          553216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            81073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            50041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8644                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          910540457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          562016393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1472556850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     910540457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        910540457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        97081787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97081787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        97081787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         910540457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         562016393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1569638637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      131115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    143645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6765376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2427904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4268416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8391360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5711808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  37936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22532                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              138                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5698447500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                  3648                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  3362                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  7358                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                129277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    525.874446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   348.754470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.021867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3369     16.06%     16.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3802     18.12%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2336     11.13%     45.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1671      7.97%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1534      7.31%     60.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      3.22%     63.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          542      2.58%     66.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          474      2.26%     68.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6576     31.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.093310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.227361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.573628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4046     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4051                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.463589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.431327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3265     80.60%     80.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              233      5.75%     86.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              209      5.16%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      4.37%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      3.63%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.39%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4051                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1733166500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3715210250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  528545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16395.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35145.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1187.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1472.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1002.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    90547                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      25859.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                102294780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 54344400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               634260480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              239472720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         449916480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1183386690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13045920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1369003770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24746880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1197240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4071669360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.521788                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3069140750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6070250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     190332000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      2687000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     64485250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2432910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3001968500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 47595240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25270905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               120494640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108669960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         411194160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            775280940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10568160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1425062130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       105070560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        143906280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3173112975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            556.837541                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3970757750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8554000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     174012000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    571997250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    273677500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1545018250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3125194000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  726966                       # Number of BP lookups
system.cpu.branchPred.condPredicted            726966                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             56728                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               661428                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31906                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5163                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          661428                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             280864                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           380564                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        48507                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                 1089                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11396907                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2300614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3694630                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      726966                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             312770                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3669536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  113901                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         43                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           953                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          401                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    529615                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            6028929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.083179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.534389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4937321     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75817      1.26%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    80530      1.34%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    95109      1.58%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    68813      1.14%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    83137      1.38%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    72543      1.20%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    43260      0.72%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   572399      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6028929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063786                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.324178                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2177043                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2813843                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    875867                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                105226                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  56950                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6209273                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  56950                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2229668                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2234997                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          22933                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    915544                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                568837                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6005743                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24019                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 198696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 329442                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6881689                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15755873                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9057104                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            638073                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4853122                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2028567                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1458                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1453                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    503999                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               710440                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              520924                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38391                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            34688                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5652910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1897                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5314144                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1454818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1847766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            748                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6028929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.881441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.746569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4327306     71.78%     71.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              471476      7.82%     79.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              327237      5.43%     85.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              253338      4.20%     89.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              216976      3.60%     92.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              177392      2.94%     95.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              150082      2.49%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               68152      1.13%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36970      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6028929                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43745     58.75%     58.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     58.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     58.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    19      0.03%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8979     12.06%     70.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13218     17.75%     88.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5819      7.82%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2678      3.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11315      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3937581     74.10%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7590      0.14%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   324      0.01%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              172605      3.25%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  63      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               619544     11.66%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              408456      7.69%     97.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           94587      1.78%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          62079      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5314144                       # Type of FU issued
system.cpu.iq.rate                           0.466279                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       74458                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014011                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15941132                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6754180                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4760030                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              798336                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             355615                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       353335                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4973889                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  403398                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            50063                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       212254                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1202                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       116264                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         49824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  56950                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1120767                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                221140                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5654807                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2380                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                710440                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               520924                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1606                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  17537                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                187916                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            180                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          15624                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        52475                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68099                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5209549                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                689005                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            104595                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1147473                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   525011                       # Number of branches executed
system.cpu.iew.exec_stores                     458468                       # Number of stores executed
system.cpu.iew.exec_rate                     0.457102                       # Inst execution rate
system.cpu.iew.wb_sent                        5133872                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5113365                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3598348                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5948932                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.448663                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.604873                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1454876                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             56807                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5802669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.723803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.767828                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4525957     78.00%     78.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       401545      6.92%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       210766      3.63%     88.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230611      3.97%     92.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       118785      2.05%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53995      0.93%     95.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60553      1.04%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        27010      0.47%     97.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       173447      2.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5802669                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2438392                       # Number of instructions committed
system.cpu.commit.committedOps                4199989                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         902846                       # Number of memory references committed
system.cpu.commit.loads                        498186                       # Number of loads committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                     430727                       # Number of branches committed
system.cpu.commit.fp_insts                     352873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3961697                       # Number of committed integer instructions.
system.cpu.commit.function_calls                20838                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2387      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3115711     74.18%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6325      0.15%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              316      0.01%     74.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         172372      4.10%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          444902     10.59%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         343014      8.17%     97.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        53284      1.27%     98.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        61646      1.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4199989                       # Class of committed instruction
system.cpu.commit.bw_lim_events                173447                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11284087                       # The number of ROB reads
system.cpu.rob.rob_writes                    11537671                       # The number of ROB writes
system.cpu.timesIdled                           65077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5367978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2438392                       # Number of Instructions Simulated
system.cpu.committedOps                       4199989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.673944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.673944                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.213952                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.213952                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7619244                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3855525                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    635293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   305709                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2758207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1682228                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2256824                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               246                       # number of replacements
system.cpu.dcache.tags.tagsinuse           435.946146                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              943575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1032                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            914.316860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   435.946146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.425729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.425729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3196305                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3196305                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       540370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          540370                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       403201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         403201                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        943571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           943571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       943571                       # number of overall hits
system.cpu.dcache.overall_hits::total          943571                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        55742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         55742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8792                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        64534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        64534                       # number of overall misses
system.cpu.dcache.overall_misses::total         64534                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5273261500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5273261500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    306735983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    306735983                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5579997483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5579997483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5579997483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5579997483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       596112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       596112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       411993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       411993                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1008105                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1008105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1008105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1008105                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.093509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093509                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021340                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064015                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 94601.225288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94601.225288                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34888.078139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34888.078139                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86466.009902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86466.009902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86466.009902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86466.009902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       675231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.177605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8644                       # number of writebacks
system.cpu.dcache.writebacks::total              8644                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        30254                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30254                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        30288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        30288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30288                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        25488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25488                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8758                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        34246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3791207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3791207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    297335983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    297335983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4088542983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4088542983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4088542983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4088542983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033971                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 148744.781858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 148744.781858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33950.215003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33950.215003                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 119387.460813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119387.460813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 119387.460813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119387.460813                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses          36199                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallColumnMisses        28335                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallRowHits           939138                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallColumnHits          4433                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallRowAccesses       975337                       # number of overall accesses with row preference
system.cpu.dcache.MJL_overallColumnAccesses        32768                       # number of overall accesses with column preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             38533                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.055055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              445301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             39000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.417974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.055055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.888779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2489239                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2489239                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       445301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          445301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        445301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           445301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       445301                       # number of overall hits
system.cpu.icache.overall_hits::total          445301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        84309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         84309                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        84309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          84309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        84309                       # number of overall misses
system.cpu.icache.overall_misses::total         84309                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4646426491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4646426491                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4646426491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4646426491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4646426491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4646426491                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       529610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       529610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       529610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       529610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       529610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       529610                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.159191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.159191                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.159191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.159191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.159191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.159191                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55111.868140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55111.868140                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55111.868140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55111.868140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55111.868140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55111.868140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6330                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               140                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        80607                       # number of writebacks
system.cpu.icache.writebacks::total             80607                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7202                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7202                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7202                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7202                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7202                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7202                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        77107                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77107                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        77107                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77107                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        77107                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77107                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4411642993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4411642993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4411642993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4411642993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4411642993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4411642993                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.145592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.145592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.145592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.145592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.145592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.145592                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57214.558899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57214.558899                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57214.558899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57214.558899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57214.558899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57214.558899                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses          84309                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits           445301                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses       529610                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        260983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       129866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5698453000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             122316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8644                       # Transaction distribution
system.membus.trans_dist::WritebackClean        80607                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40611                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8800                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8800                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          81076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41241                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       242756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       242756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       149341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       149341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 392097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     10347520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     10347520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14103360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131121                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000069                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008285                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131112     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              131121                       # Request fanout histogram
system.membus.reqLayer2.occupancy           632300000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          420762683                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          259619192                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
