module top_v (
  input [9:0] A,
  input START,
  input EQUAL,
  input Addn_Sub,
  output [4:0] result,
  output [3:0] S,
  output Cout
  //output wire [6:0] seg1,
  //output reg [6:0] seg10,
  );

  wire w_nand_A_1;
  wire w_nand_A_2;
  wire w_nand_A_3;
  wire w_click;
  nand_4in_v nand_4in_v_A_1(
    .A(A[9:6]),
    .Z(w_nand_A_1)
    );

  nand_4in_v nand_4in_v_A_2(
    .A(A[5:2]),
    .Z(w_nand_A_2)
    );

  nand_3in_v nand_3in_v_A_3(
    .A(A[2:0]),
    .Z(w_nand_A_3)
    );

  or_3in_v or_3in_v_1(
    .A({w_nand_A_1, w_nand_A_2, w_nand_A_3}),
    .Z(w_click)
    );

  ttl74147_v ttl74147_v(
    .An(A[9:1]),
    .Zn(w_A_BCD)
    );

  wire [3:0] w_A;
  not_1in_v not_1in_v_1(
    .A(w_A_BCD[0]),
    .Z(w_A[0])
    );

  not_1in_v not_1in_v_2(
    .A(w_A_BCD[1]),
    .Z(w_A[1])
    );

  not_1in_v not_1in_v_3(
    .A(w_A_BCD[2]),
    .Z(w_A[2])
    );

  not_1in_v not_1in_v_4(
    .A(w_A_BCD[3]),
    .Z(w_A[3])
    );

  wire [5:0] w_A_reg;
  wire [5:0] w_B_reg;
  ttl74174_v ttl74174_v_1(
    .D({2'b0, w_A[3:0]}),
    .Q(w_A_reg),
    .CLK(w_click),
    .CLRb(START)
    );

  ttl74174_v ttl74174_v_2(
    .D({2'b0, w_A_reg[3:0]}),
    .Q(w_B_reg),
    .CLK(w_shift_en),
    .CLRb(START)
    );

  // Addn_Sub = 1'b0 <= add
  // Addn_Sub = 1'b1 <= sub
  wire [3:0] w_B_in_1;
  xor_2in_v xor_2in_v_1(
    .A({w_B_reg[0], Addn_Sub}),
    .Z(w_B_in_1[0])
    );

  xor_2in_v xor_2in_v_2(
    .A({w_B_reg[1], Addn_Sub}),
    .Z(w_B_in_1[1])
    );

  xor_2in_v xor_2in_v_3(
    .A({w_B_reg[2], Addn_Sub}),
    .Z(w_B_in_1[2])
    );

  xor_2in_v xor_2in_v_4(
    .A({w_B_reg[3], Addn_Sub}),
    .Z(w_B_in_1[3])
    );


  wire [3:0] w_S_1;
  wire w_Cout_1;
  ttl74283_v ttl74283_v_1(
    .A(w_A),
    .B(w_B_in_1),
    .Cin(Addn_Sub),
    .S(w_S_1),
    .Cout(w_Cout_1)
    );

  wire w_comp;
  and_2in_v and_2in_v(
    .A({Addn_Sub, w_Cout_1}),
    .Z(w_comp)
    );

  wire w_sel_nor_1;
  nor_2in_v nor_2in_v(
    .A({w_Cout_1, w_S_1[3]}),
    .Z(w_sel_nor_1)
    );

  wire w_sel_nor_2;
  nor_3in_v nor_3in_v(
    .A({w_Cout_1, w_S_1[2], w_S_1[1]}),
    .Z(w_sel_nor_2)
    );

  wire w_sel;
  and_3in_v and_3in_v(
    .A({Addn_Sub, w_sel_nor_1, w_sel_nor_2}),
    .Z(w_sel)
    );

  wire w_aux;
  ttl74157_v ttl74157_v_1(
    .A(4'b0000),
    .B(4'b0110),
    .SEL(w_sel),
    .GN(),
    .Y(w_aux)
    );

  wire w_B_in_2;
  xor_2in_v xor_2in_v_5(
    .A({w_S[0], w_comp}),
    .Z(w_B_in_2[0])
    );

  xor_2in_v xor_2in_v_6(
    .A({w_S[1], w_comp}),
    .Z(w_B_in_2[1])
    );

  xor_2in_v xor_2in_v_7(
    .A({w_S[2], w_comp}),
    .Z(w_B_in_2[2])
    );

  xor_2in_v xor_2in_v_8(
    .A({w_S[3], w_comp}),
    .Z(w_B_in_2[3])
    );

  wire [3:0] w_S_2;
  wire w_Cout_2;
  ttl74283_v ttl74283_v_2(
    .A(w_aux),
    .B(w_B_in_2),
    .Cin(w_comp),
    .S(w_S_2),
    .Cout(w_Cout_2)
    );

  seg_decoder_v seg_decoder_v_1(
    .i_A(w_S_2),
    .o_Z(seg1)
    );

  wire [6:0] w_seg_10;
  seg_decoder_v seg_decoder_v_10(
    .i_A({3'b0, w_Cout_2}),
    .o_Z(w_seg_10)
    );

  wire [6:0] w_seg_10_not;
  not_1in_v not_1in_v_5(
    .A(w_seg_10[0]),
    .Z(w_seg_10_not[0])
    );

  not_1in_v not_1in_v_6(
    .A(w_seg_10[1]),
    .Z(w_seg_10_not[1])
    );

  not_1in_v not_1in_v_7(
    .A(w_seg_10[2]),
    .Z(w_seg_10_not[2])
    );

  not_1in_v not_1in_v_8(
    .A(w_seg_10[3]),
    .Z(w_seg_10_not[3])
    );

  not_1in_v not_1in_v_9(
    .A(w_seg_10[4]),
    .Z(w_seg_10_not[4])
    );

  not_1in_v not_1in_v_10(
    .A(w_seg_10[5]),
    .Z(w_seg_10_not[5])
    );

  not_1in_v not_1in_v_11(
    .A(w_seg_10[6]),
    .Z(w_seg_10_not[6])
    );

  wire [3:0] w_temp_seg_10_1;
  ttl74157_v ttl74157_v_2(
    .A(w_seg_10[3:0]),
    .B(w_seg_10_not[3:0]),
    .SEL(w_comp),
    .GN(),
    .Y(w_temp_seg_10_1[3:0])
    );

  wire [3:0] w_temp_seg_10_2;
  ttl74157_v ttl74157_v_3(
    .A({1'b0, w_seg[6:4]}),
    .B({1'b0, w_seg_10_not[6:4]}),
    .SEL(w_temp_seg_10_2),
    .GN(),
    .Y(w_aux)
    );

  assign seg10 = {w_temp_seg_10_2[2:0], w_temp_seg_10_1[3:0]};
endmodule // top_v
