library ieee;
use ieee.std_logic_1164.all;

entity codificador_a is
port	(a: in std_logic_vector(2 downto 0);
		 y: out std_logic_vector (7 downto 0)
		 );
end codificador_a;

architecture estructura of  codificador_a is
begin

		y<="000"	 when  "10000000" else
			"001"	 when  "01000000" else
			"010"	 when  "00100000" else
			"011"  when  "00010000" else
			"100"	 when  "00001000" else
			"101"	 when  "00000100" else
			"110"	 when  "00000010" else
		   "111"  when  "00000001" else
						
		   "ZZZZZZZZ";


end estructura;
