{"vcs1":{"timestamp_begin":1682273803.166576994, "rt":1.09, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682273804.316426338, "rt":1.33, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682273805.697840981, "rt":1.69, "ut":0.06, "st":1.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682273802.881649426}
{"VCS_COMP_START_TIME": 1682273802.881649426}
{"VCS_COMP_END_TIME": 1682273808.198534159}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340852}}
{"stitch_vcselab": {"peak_mem": 238988}}
