===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.3278 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.3661 ( 24.7%)    9.3661 ( 33.1%)  FIR Parser
   16.7506 ( 44.1%)    9.7415 ( 34.4%)  'firrtl.circuit' Pipeline
    2.3706 (  6.2%)    1.3293 (  4.7%)    'firrtl.module' Pipeline
    2.3705 (  6.2%)    1.3293 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2557 (  0.7%)    0.2557 (  0.9%)    InferWidths
    1.3523 (  3.6%)    1.3523 (  4.8%)    LowerFIRRTLTypes
   10.2956 ( 27.1%)    5.6797 ( 20.1%)    'firrtl.module' Pipeline
    3.1261 (  8.2%)    1.7021 (  6.0%)      ExpandWhens
    7.1694 ( 18.9%)    3.9776 ( 14.0%)      SimpleCanonicalizer
    1.1212 (  3.0%)    1.1212 (  4.0%)    IMConstProp
    0.0512 (  0.1%)    0.0512 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.8326 (  4.8%)    1.8326 (  6.5%)  LowerFIRRTLToHW
    1.0382 (  2.7%)    1.0382 (  3.7%)  HWMemSimImpl
    4.0229 ( 10.6%)    2.1628 (  7.6%)  'hw.module' Pipeline
    0.1353 (  0.4%)    0.0688 (  0.2%)    HWCleanup
    1.9365 (  5.1%)    1.0550 (  3.7%)    CSE
    0.0067 (  0.0%)    0.0036 (  0.0%)      (A) DominanceInfo
    1.9051 (  5.0%)    1.0167 (  3.6%)    SimpleCanonicalizer
    1.0294 (  2.7%)    1.0294 (  3.6%)  HWLegalizeNames
    1.5178 (  4.0%)    0.7855 (  2.8%)  'hw.module' Pipeline
    1.4963 (  3.9%)    0.7749 (  2.7%)    PrettifyVerilog
    2.3460 (  6.2%)    2.3460 (  8.3%)  Output
    0.0025 (  0.0%)    0.0025 (  0.0%)  Rest
   37.9824 (100.0%)   28.3278 (100.0%)  Total

{
  totalTime: 28.37,
  maxMemory: 1075437568
}
