Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 22:25:40 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.624        0.000                      0                   92        0.170        0.000                      0                   92        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.635        0.000                      0                   33        0.170        0.000                      0                   33       19.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.332        0.000                      0                   37        0.263        0.000                      0                   37        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.968        0.000                      0                   20        0.788        0.000                      0                   20  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        1.624        0.000                      0                    2        2.627        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.842ns (20.718%)  route 3.222ns (79.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.995     1.732    display_interface/vga_timing_signals/vc
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.507    37.642    
                         clock uncertainty           -0.106    37.536    
    SLICE_X64Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.367    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.367    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.842ns (20.718%)  route 3.222ns (79.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.995     1.732    display_interface/vga_timing_signals/vc
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.507    37.642    
                         clock uncertainty           -0.106    37.536    
    SLICE_X64Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.367    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.367    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.842ns (20.718%)  route 3.222ns (79.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.995     1.732    display_interface/vga_timing_signals/vc
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.507    37.642    
                         clock uncertainty           -0.106    37.536    
    SLICE_X64Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.367    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.367    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.842ns (20.718%)  route 3.222ns (79.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.995     1.732    display_interface/vga_timing_signals/vc
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.507    37.642    
                         clock uncertainty           -0.106    37.536    
    SLICE_X64Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.367    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.367    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.801ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.842ns (21.597%)  route 3.057ns (78.403%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.829     1.567    display_interface/vga_timing_signals/vc
    SLICE_X64Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X64Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.106    37.537    
    SLICE_X64Y93         FDCE (Setup_fdce_C_CE)      -0.169    37.368    display_interface/vga_timing_signals/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         37.368    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.801    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.842ns (23.498%)  route 2.741ns (76.502%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.514     1.251    display_interface/vga_timing_signals/vc
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism              0.507    37.642    
                         clock uncertainty           -0.106    37.536    
    SLICE_X63Y92         FDCE (Setup_fdce_C_CE)      -0.205    37.331    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 36.079    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.452%)  route 2.601ns (75.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.374     1.112    display_interface/vga_timing_signals/vc
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.106    37.537    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    37.332    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 36.220    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.452%)  route 2.601ns (75.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.374     1.112    display_interface/vga_timing_signals/vc
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.106    37.537    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    37.332    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 36.220    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.452%)  route 2.601ns (75.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.374     1.112    display_interface/vga_timing_signals/vc
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.106    37.537    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    37.332    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 36.220    

Slack (MET) :             36.220ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.452%)  route 2.601ns (75.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  display_interface/vga_timing_signals/hc_reg[1]/Q
                         net (fo=5, routed)           1.041    -0.872    display_interface/vga_timing_signals/hc_reg_n_0_[1]
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.299    -0.573 f  display_interface/vga_timing_signals/hc[9]_i_3/O
                         net (fo=6, routed)           1.187     0.614    display_interface/vga_timing_signals/hc[9]_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     0.738 r  display_interface/vga_timing_signals/vc[9]_i_1/O
                         net (fo=10, routed)          0.374     1.112    display_interface/vga_timing_signals/vc
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism              0.507    37.643    
                         clock uncertainty           -0.106    37.537    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    37.332    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 36.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    display_interface/vga_timing_signals/CLK
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  display_interface/vga_timing_signals/vc_reg[1]/Q
                         net (fo=11, routed)          0.121    -0.552    display_interface/vga_timing_signals/Q[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.507 r  display_interface/vga_timing_signals/vc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    display_interface/vga_timing_signals/vc[5]_i_1_n_0
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.239    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.121    -0.677    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  display_interface/vga_timing_signals/hc_reg[7]/Q
                         net (fo=6, routed)           0.086    -0.580    display_interface/vga_timing_signals/hc_reg_n_0_[7]
    SLICE_X60Y94         LUT6 (Prop_lut6_I4_O)        0.098    -0.482 r  display_interface/vga_timing_signals/hc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    display_interface/vga_timing_signals/hc[8]
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism              0.426    -0.814    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.121    -0.693    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  display_interface/vga_timing_signals/vc_reg[7]/Q
                         net (fo=6, routed)           0.088    -0.577    display_interface/vga_timing_signals/vc_reg_n_0_[7]
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.098    -0.479 r  display_interface/vga_timing_signals/vc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    display_interface/vga_timing_signals/vc[8]_i_1_n_0
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.239    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.121    -0.693    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.452%)  route 0.154ns (44.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  display_interface/vga_timing_signals/hc_reg[0]/Q
                         net (fo=6, routed)           0.154    -0.518    display_interface/vga_timing_signals/hc_reg_n_0_[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I2_O)        0.051    -0.467 r  display_interface/vga_timing_signals/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    display_interface/vga_timing_signals/hc[4]
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.102    -0.711    display_interface/vga_timing_signals/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.895%)  route 0.211ns (53.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  display_interface/vga_timing_signals/vc_reg[0]/Q
                         net (fo=8, routed)           0.211    -0.461    display_interface/vga_timing_signals/vc_reg_n_0_[0]
    SLICE_X64Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.416 r  display_interface/vga_timing_signals/vc[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.416    display_interface/vga_timing_signals/vc[9]_i_2_n_0
    SLICE_X64Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X64Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X64Y93         FDCE (Hold_fdce_C_D)         0.120    -0.677    display_interface/vga_timing_signals/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.446%)  route 0.183ns (49.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  display_interface/vga_timing_signals/vc_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.489    display_interface/vga_timing_signals/vc_reg_n_0_[0]
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.045    -0.444 r  display_interface/vga_timing_signals/vc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    display_interface/vga_timing_signals/vc[1]_i_1_n_0
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.239    display_interface/vga_timing_signals/CLK
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.091    -0.707    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  display_interface/vga_timing_signals/hc_reg[5]/Q
                         net (fo=7, routed)           0.183    -0.467    display_interface/vga_timing_signals/hc_reg_n_0_[5]
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.422 r  display_interface/vga_timing_signals/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    display_interface/vga_timing_signals/hc[5]
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
                         clock pessimism              0.426    -0.814    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.121    -0.693    display_interface/vga_timing_signals/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 r1_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r2_rstn_clk25m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r1_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r1_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.199    -0.474    r1_rstn_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.426    -0.814    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.066    -0.748    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/color_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.462    display_interface/o_top_vga_blue_OBUF[0]
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.417 r  display_interface/color_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.417    display_interface/color_state[1]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.120    -0.693    display_interface/color_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  display_interface/vga_timing_signals/vc_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.468    display_interface/vga_timing_signals/vc_reg_n_0_[0]
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.042    -0.426 r  display_interface/vga_timing_signals/vc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    display_interface/vga_timing_signals/vc[2]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X63Y93         FDCE (Hold_fdce_C_D)         0.107    -0.706    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y94     r1_rstn_clk25m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y94     r2_rstn_clk25m_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y94     display_interface/color_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y94     display_interface/color_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r1_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r1_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r2_rstn_clk25m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r2_rstn_clk25m_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r1_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r1_rstn_clk25m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r2_rstn_clk25m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y94     r2_rstn_clk25m_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y94     display_interface/color_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y95     display_interface/vga_timing_signals/hc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.528%)  route 2.288ns (76.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     6.115    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308    12.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/C
                         clock pessimism              0.185    12.911    
                         clock uncertainty           -0.035    12.875    
    SLICE_X62Y93         FDRE (Setup_fdre_C_R)       -0.429    12.446    top_btn_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.528%)  route 2.288ns (76.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     6.115    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308    12.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/C
                         clock pessimism              0.185    12.911    
                         clock uncertainty           -0.035    12.875    
    SLICE_X62Y93         FDRE (Setup_fdre_C_R)       -0.429    12.446    top_btn_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.528%)  route 2.288ns (76.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     6.115    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308    12.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[2]/C
                         clock pessimism              0.185    12.911    
                         clock uncertainty           -0.035    12.875    
    SLICE_X62Y93         FDRE (Setup_fdre_C_R)       -0.429    12.446    top_btn_db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.528%)  route 2.288ns (76.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     6.115    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308    12.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[3]/C
                         clock pessimism              0.185    12.911    
                         clock uncertainty           -0.035    12.875    
    SLICE_X62Y93         FDRE (Setup_fdre_C_R)       -0.429    12.446    top_btn_db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.690%)  route 2.147ns (75.310%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     5.974    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336    12.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[4]/C
                         clock pessimism              0.185    12.939    
                         clock uncertainty           -0.035    12.903    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    12.474    top_btn_db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.690%)  route 2.147ns (75.310%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     5.974    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336    12.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/C
                         clock pessimism              0.185    12.939    
                         clock uncertainty           -0.035    12.903    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    12.474    top_btn_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.690%)  route 2.147ns (75.310%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     5.974    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336    12.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[6]/C
                         clock pessimism              0.185    12.939    
                         clock uncertainty           -0.035    12.903    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    12.474    top_btn_db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.690%)  route 2.147ns (75.310%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     5.974    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336    12.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[7]/C
                         clock pessimism              0.185    12.939    
                         clock uncertainty           -0.035    12.903    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    12.474    top_btn_db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.507     5.864    top_btn_db/p_0_in
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.470    12.889    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/C
                         clock pessimism              0.185    13.073    
                         clock uncertainty           -0.035    13.038    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.429    12.609    top_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 top_btn_db/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.704ns (25.683%)  route 2.037ns (74.317%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.634     3.122    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.456     3.578 r  top_btn_db/counter_reg[15]/Q
                         net (fo=3, routed)           1.118     4.696    top_btn_db/counter_reg[15]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.820 r  top_btn_db/counter[0]_i_4/O
                         net (fo=1, routed)           0.412     5.232    top_btn_db/counter[0]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.507     5.864    top_btn_db/p_0_in
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.470    12.889    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/C
                         clock pessimism              0.185    13.073    
                         clock uncertainty           -0.035    13.038    
    SLICE_X62Y97         FDRE (Setup_fdre_C_R)       -0.429    12.609    top_btn_db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.683     0.939    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.168     1.249    top_btn_db/r_sample
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.000     1.294    top_btn_db/r_sample_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.786     1.230    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
                         clock pessimism             -0.291     0.939    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091     1.030    top_btn_db/r_sample_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.721     0.978    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  top_btn_db/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.252    top_btn_db/counter_reg[10]
    SLICE_X62Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.363 r  top_btn_db/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.363    top_btn_db/counter_reg[8]_i_1_n_5
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/C
                         clock pessimism             -0.301     0.978    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105     1.083    top_btn_db/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.688     0.944    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.230    top_btn_db/counter_reg[14]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.341 r  top_btn_db/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.341    top_btn_db/counter_reg[12]_i_1_n_5
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.801     1.245    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C
                         clock pessimism             -0.301     0.944    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.105     1.049    top_btn_db/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.043%)  route 0.145ns (28.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.688     0.944    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.230    top_btn_db/counter_reg[14]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.390 r  top_btn_db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.390    top_btn_db/counter_reg[12]_i_1_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.444 r  top_btn_db/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.444    top_btn_db/counter_reg[16]_i_1_n_7
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.848     1.293    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/C
                         clock pessimism             -0.246     1.047    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.105     1.152    top_btn_db/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.721     0.978    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  top_btn_db/counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.252    top_btn_db/counter_reg[10]
    SLICE_X62Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.396 r  top_btn_db/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.396    top_btn_db/counter_reg[8]_i_1_n_4
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[11]/C
                         clock pessimism             -0.301     0.978    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105     1.083    top_btn_db/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.688     0.944    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.230    top_btn_db/counter_reg[14]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.374 r  top_btn_db/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.374    top_btn_db/counter_reg[12]_i_1_n_4
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.801     1.245    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[15]/C
                         clock pessimism             -0.301     0.944    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.105     1.049    top_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.989%)  route 0.145ns (27.011%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.688     0.944    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  top_btn_db/counter_reg[14]/Q
                         net (fo=3, routed)           0.145     1.230    top_btn_db/counter_reg[14]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.390 r  top_btn_db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.390    top_btn_db/counter_reg[12]_i_1_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.480 r  top_btn_db/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.480    top_btn_db/counter_reg[16]_i_1_n_6
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.848     1.293    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/C
                         clock pessimism             -0.246     1.047    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.105     1.152    top_btn_db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.651     0.908    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  top_btn_db/counter_reg[0]/Q
                         net (fo=2, routed)           0.184     1.232    top_btn_db/counter_reg[0]
    SLICE_X62Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.277 r  top_btn_db/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.277    top_btn_db/counter[0]_i_5_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.347 r  top_btn_db/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.347    top_btn_db/counter_reg[0]_i_2_n_7
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.754     1.198    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/C
                         clock pessimism             -0.291     0.908    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105     1.013    top_btn_db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.651     0.908    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  top_btn_db/counter_reg[1]/Q
                         net (fo=2, routed)           0.191     1.240    top_btn_db/counter_reg[1]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.350 r  top_btn_db/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.350    top_btn_db/counter_reg[0]_i_2_n_6
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.754     1.198    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/C
                         clock pessimism             -0.291     0.908    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105     1.013    top_btn_db/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 top_btn_db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_btn_db/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.683     0.939    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  top_btn_db/counter_reg[5]/Q
                         net (fo=2, routed)           0.191     1.272    top_btn_db/counter_reg[5]
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.382 r  top_btn_db/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.382    top_btn_db/counter_reg[4]_i_1_n_6
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.786     1.230    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/C
                         clock pessimism             -0.291     0.939    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105     1.044    top_btn_db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93  top_btn_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y95  top_btn_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y95  top_btn_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96  top_btn_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96  top_btn_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96  top_btn_db/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96  top_btn_db/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97  top_btn_db/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97  top_btn_db/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93  top_btn_db/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93  top_btn_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93  top_btn_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93  top_btn_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93  top_btn_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95  top_btn_db/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96  top_btn_db/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.968ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.580ns (22.966%)  route 1.945ns (77.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.078     0.193    display_interface/vga_timing_signals/p_0_in
    SLICE_X64Y92         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.493    37.628    
                         clock uncertainty           -0.106    37.522    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.361    37.161    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 36.968    

Slack (MET) :             37.010ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.580ns (22.966%)  route 1.945ns (77.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.078     0.193    display_interface/vga_timing_signals/p_0_in
    SLICE_X64Y92         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism              0.493    37.628    
                         clock uncertainty           -0.106    37.522    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.319    37.203    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 37.010    

Slack (MET) :             37.010ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.580ns (22.966%)  route 1.945ns (77.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.078     0.193    display_interface/vga_timing_signals/p_0_in
    SLICE_X64Y92         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.493    37.628    
                         clock uncertainty           -0.106    37.522    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.319    37.203    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 37.010    

Slack (MET) :             37.010ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.580ns (22.966%)  route 1.945ns (77.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          1.078     0.193    display_interface/vga_timing_signals/p_0_in
    SLICE_X64Y92         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.493    37.628    
                         clock uncertainty           -0.106    37.522    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.319    37.203    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 37.010    

Slack (MET) :             37.187ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.626%)  route 1.683ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.816    -0.070    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y95         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[0]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 37.187    

Slack (MET) :             37.187ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.626%)  route 1.683ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.816    -0.070    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y95         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 37.187    

Slack (MET) :             37.187ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.626%)  route 1.683ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.816    -0.070    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y95         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 37.187    

Slack (MET) :             37.187ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.626%)  route 1.683ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.816    -0.070    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y95         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[3]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 37.187    

Slack (MET) :             37.187ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.580ns (25.626%)  route 1.683ns (74.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.816    -0.070    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y95         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                 37.187    

Slack (MET) :             37.202ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.580ns (25.792%)  route 1.669ns (74.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 37.136 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.868    -1.009    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.124    -0.885 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.801    -0.084    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y93         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.506    37.136    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.493    37.629    
                         clock uncertainty           -0.106    37.523    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    37.118    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         37.118    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                 37.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.364%)  route 0.547ns (74.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.253    -0.080    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y92         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.239    display_interface/vga_timing_signals/CLK
    SLICE_X63Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism              0.462    -0.777    
    SLICE_X63Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.869    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.094%)  route 0.555ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.261    -0.073    display_interface/vga_timing_signals/p_0_in
    SLICE_X60Y94         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.868    display_interface/vga_timing_signals/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.094%)  route 0.555ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.261    -0.073    display_interface/vga_timing_signals/p_0_in
    SLICE_X60Y94         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.868    display_interface/vga_timing_signals/hc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.094%)  route 0.555ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.261    -0.073    display_interface/vga_timing_signals/p_0_in
    SLICE_X60Y94         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[7]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.868    display_interface/vga_timing_signals/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.094%)  route 0.555ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.261    -0.073    display_interface/vga_timing_signals/p_0_in
    SLICE_X60Y94         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.868    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.094%)  route 0.555ns (74.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.261    -0.073    display_interface/vga_timing_signals/p_0_in
    SLICE_X60Y94         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    display_interface/vga_timing_signals/CLK
    SLICE_X60Y94         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X60Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.868    display_interface/vga_timing_signals/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.317    -0.016    display_interface/vga_timing_signals/p_0_in
    SLICE_X64Y93         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X64Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[9]/C
                         clock pessimism              0.462    -0.776    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.843    display_interface/vga_timing_signals/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.306    -0.027    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y93         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism              0.462    -0.776    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.868    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.306    -0.027    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y93         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism              0.462    -0.776    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.868    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.642%)  route 0.601ns (76.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.814    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  r2_rstn_clk25m_reg/Q
                         net (fo=3, routed)           0.295    -0.378    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X61Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.333 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=20, routed)          0.306    -0.027    display_interface/vga_timing_signals/p_0_in
    SLICE_X63Y93         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -1.238    display_interface/vga_timing_signals/CLK
    SLICE_X63Y93         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism              0.462    -0.776    
    SLICE_X63Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.868    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.841    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.629ns  (logic 0.606ns (37.191%)  route 1.023ns (62.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    3.036ns = ( 33.036 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.547    33.036    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    33.492 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.505    33.997    top_btn_db/r_sample
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.150    34.147 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.518    34.665    top_btn_db_n_0
    SLICE_X61Y94         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.135    
                         clock uncertainty           -0.238    36.897    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.607    36.290    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.290    
                         arrival time                         -34.665    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.629ns  (logic 0.606ns (37.191%)  route 1.023ns (62.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 37.135 - 40.000 ) 
    Source Clock Delay      (SCD):    3.036ns = ( 33.036 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.547    33.036    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    33.492 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.505    33.997    top_btn_db/r_sample
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.150    34.147 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.518    34.665    top_btn_db_n_0
    SLICE_X61Y94         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162    41.162    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    33.958 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.539    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.630 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.505    37.135    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    37.135    
                         clock uncertainty           -0.238    36.897    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.607    36.290    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         36.290    
                         arrival time                         -34.665    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.183ns (34.370%)  route 0.349ns (65.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.683     0.939    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.168     1.249    top_btn_db/r_sample
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.042     1.291 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.181     1.472    top_btn_db_n_0
    SLICE_X61Y94         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.240    
                         clock uncertainty            0.238    -1.002    
    SLICE_X61Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -1.156    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.183ns (34.370%)  route 0.349ns (65.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.683     0.939    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.168     1.249    top_btn_db/r_sample
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.042     1.291 f  top_btn_db/r1_rstn_clk25m_i_1/O
                         net (fo=2, routed)           0.181     1.472    top_btn_db_n_0
    SLICE_X61Y94         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.860    -1.240    w_clk25m
    SLICE_X61Y94         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    -1.240    
                         clock uncertainty            0.238    -1.002    
    SLICE_X61Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -1.156    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  2.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 4.460ns (46.053%)  route 5.225ns (53.947%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.623    -2.333    display_interface/vga_timing_signals/CLK
    SLICE_X64Y92         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.478    -1.855 f  display_interface/vga_timing_signals/vc_reg[7]/Q
                         net (fo=6, routed)           1.028    -0.826    display_interface/vga_timing_signals/vc_reg_n_0_[7]
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.295    -0.531 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.814     0.283    display_interface/vga_timing_signals/vc_reg[9]_0
    SLICE_X64Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.407 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.382     3.789    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.563     7.352 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.352    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.779ns  (logic 4.149ns (47.259%)  route 4.630ns (52.741%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/vga_timing_signals/CLK
    SLICE_X63Y95         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  display_interface/vga_timing_signals/hc_reg[4]/Q
                         net (fo=3, routed)           1.124    -0.752    display_interface/vga_timing_signals/hc_reg_n_0_[4]
    SLICE_X61Y94         LUT6 (Prop_lut6_I2_O)        0.124    -0.628 r  display_interface/vga_timing_signals/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.506     2.878    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     6.447 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.447    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.209ns (59.685%)  route 2.843ns (40.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.468    -1.346    display_interface/o_top_vga_green_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    -1.222 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.375     1.153    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567     4.720 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.720    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 4.203ns (60.868%)  route 2.702ns (39.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.468    -1.346    display_interface/o_top_vga_green_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    -1.222 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.234     1.012    o_top_vga_red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     4.573 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.573    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.205ns (62.237%)  route 2.551ns (37.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.468    -1.346    display_interface/o_top_vga_green_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    -1.222 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.084     0.861    o_top_vga_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.563     4.424 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.424    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 4.186ns (64.225%)  route 2.332ns (35.775%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.468    -1.346    display_interface/o_top_vga_green_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124    -1.222 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.864     0.642    o_top_vga_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.544     4.186 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.186    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 4.062ns (62.592%)  route 2.427ns (37.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           2.427     0.613    o_top_vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.544     4.157 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.157    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 4.076ns (65.519%)  route 2.145ns (34.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           2.145     0.331    o_top_vga_blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     3.889 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.889    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 4.064ns (66.791%)  route 2.021ns (33.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           2.021     0.207    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.546     3.753 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.753    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 4.076ns (67.146%)  route 1.994ns (32.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          1.624    -2.332    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.814 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           1.994     0.180    o_top_vga_blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.558     3.738 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.425ns (80.663%)  route 0.342ns (19.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.342    -0.307    o_top_vga_green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.261     0.954 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.954    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.421ns (78.270%)  route 0.395ns (21.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.395    -0.254    o_top_vga_green_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.003 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.003    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.424ns (77.792%)  route 0.407ns (22.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.407    -0.242    o_top_vga_green_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.018 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.018    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.425ns (76.697%)  route 0.433ns (23.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.433    -0.216    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.046 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.046    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.423ns (74.717%)  route 0.481ns (25.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.481    -0.167    o_top_vga_blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.259     1.091 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.091    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.411ns (73.005%)  route 0.522ns (26.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[0]/Q
                         net (fo=7, routed)           0.522    -0.127    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.120 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.120    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.423ns (72.297%)  route 0.545ns (27.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.545    -0.104    o_top_vga_blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.155 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.155    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.454ns (73.481%)  route 0.525ns (26.519%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.105    -0.543    display_interface/o_top_vga_blue_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.498 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.419    -0.079    o_top_vga_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.166 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.166    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.408ns (67.980%)  route 0.663ns (32.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.663     0.015    o_top_vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.259 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.259    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/color_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.472ns (70.634%)  route 0.612ns (29.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  clock_gen/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.813    display_interface/CLK
    SLICE_X64Y94         FDRE                                         r  display_interface/color_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  display_interface/color_state_reg[1]/Q
                         net (fo=6, routed)           0.105    -0.543    display_interface/o_top_vga_blue_OBUF[0]
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.498 r  display_interface/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.507     0.008    o_top_vga_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.263     1.272 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.272    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     5.480    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.342 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.872    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.901 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     3.713    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.603ns (22.692%)  route 5.461ns (77.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     7.064    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308     2.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.603ns (22.692%)  route 5.461ns (77.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     7.064    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308     2.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.603ns (22.692%)  route 5.461ns (77.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     7.064    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308     2.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.603ns (22.692%)  route 5.461ns (77.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.758     7.064    top_btn_db/p_0_in
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.308     2.726    top_btn_db/i_top_clk
    SLICE_X62Y93         FDRE                                         r  top_btn_db/counter_reg[3]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.603ns (23.154%)  route 5.321ns (76.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     6.924    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336     2.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.603ns (23.154%)  route 5.321ns (76.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     6.924    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336     2.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.603ns (23.154%)  route 5.321ns (76.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     6.924    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336     2.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[6]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.603ns (23.154%)  route 5.321ns (76.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.617     6.924    top_btn_db/p_0_in
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.336     2.754    top_btn_db/i_top_clk
    SLICE_X62Y94         FDRE                                         r  top_btn_db/counter_reg[7]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.603ns (23.364%)  route 5.258ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.555     6.861    top_btn_db/p_0_in
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.400     2.818    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.861ns  (logic 1.603ns (23.364%)  route 5.258ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           4.703     6.182    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124     6.306 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.555     6.861    top_btn_db/p_0_in
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          1.400     2.818    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.292ns (13.210%)  route 1.918ns (86.790%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.918     2.165    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y94         LUT5 (Prop_lut5_I0_O)        0.045     2.210 r  top_btn_db/r_sample_i_1/O
                         net (fo=1, routed)           0.000     2.210    top_btn_db/r_sample_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.786     1.230    top_btn_db/i_top_clk
    SLICE_X63Y94         FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.292ns (11.483%)  route 2.250ns (88.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.147     2.542    top_btn_db/p_0_in
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.292ns (11.483%)  route 2.250ns (88.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.147     2.542    top_btn_db/p_0_in
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.292ns (11.483%)  route 2.250ns (88.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.147     2.542    top_btn_db/p_0_in
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.292ns (11.483%)  route 2.250ns (88.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.147     2.542    top_btn_db/p_0_in
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.834     1.279    top_btn_db/i_top_clk
    SLICE_X62Y95         FDRE                                         r  top_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.591ns  (logic 0.292ns (11.266%)  route 2.299ns (88.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.196     2.591    top_btn_db/p_0_in
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.848     1.293    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.591ns  (logic 0.292ns (11.266%)  route 2.299ns (88.734%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.196     2.591    top_btn_db/p_0_in
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.848     1.293    top_btn_db/i_top_clk
    SLICE_X62Y97         FDRE                                         r  top_btn_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.292ns (11.240%)  route 2.305ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.202     2.597    top_btn_db/p_0_in
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.801     1.245    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.292ns (11.240%)  route 2.305ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.202     2.597    top_btn_db/p_0_in
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.801     1.245    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[13]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.292ns (11.240%)  route 2.305ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           2.103     2.350    top_btn_db/i_top_rst_IBUF
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.395 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.202     2.597    top_btn_db/p_0_in
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=20, routed)          0.801     1.245    top_btn_db/i_top_clk
    SLICE_X62Y96         FDRE                                         r  top_btn_db/counter_reg[14]/C





