

End Points:

   Index   Instance                                                            Pin      Type   Start Clock                                                    End Clock                                                                               Clock Delay    Req Per     Slack
   -----   --------                                                            ---      ----   -----------                                                    ---------                                                                               -----------    -------     -----
       1   ladder_fpga_nbr_rclk_echelle[0]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       2   ladder_fpga_nbr_rclk_echelle[10]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       3   ladder_fpga_nbr_rclk_echelle[11]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       4   ladder_fpga_nbr_rclk_echelle[12]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       5   ladder_fpga_nbr_rclk_echelle[13]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       6   ladder_fpga_nbr_rclk_echelle[1]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       7   ladder_fpga_nbr_rclk_echelle[2]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       8   ladder_fpga_nbr_rclk_echelle[3]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
       9   ladder_fpga_nbr_rclk_echelle[4]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      10   ladder_fpga_nbr_rclk_echelle[5]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      11   ladder_fpga_nbr_rclk_echelle[6]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      12   ladder_fpga_nbr_rclk_echelle[7]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      13   ladder_fpga_nbr_rclk_echelle[8]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      14   ladder_fpga_nbr_rclk_echelle[9]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.209
      15   ladder_fpga_fifo21_input[12]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.694
      16   ladder_fpga_fifo21_input[13]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.694
      17   ladder_fpga_fifo21_input[14]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.694
      18   ladder_fpga_fifo21_input[15]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.694
      19   ladder_fpga_fifo21_input[16]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.699
      20   ladder_fpga_fifo21_input[17]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.699
      21   ladder_fpga_fifo21_input[18]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.699
      22   ladder_fpga_fifo21_input[19]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.699
      23   ladder_fpga_fifo21_input[4]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.711
      24   ladder_fpga_fifo21_input[5]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.711
      25   ladder_fpga_fifo21_input[6]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.711
      26   ladder_fpga_fifo21_input[7]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.711
      27   ladder_fpga_fifo21_input[10]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.717
      28   ladder_fpga_fifo21_input[11]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.717
      29   ladder_fpga_fifo21_input[8]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.717
      30   ladder_fpga_fifo21_input[9]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     3.717
      31   ladder_fpga_nbr_rclk_echelle[0]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      32   ladder_fpga_nbr_rclk_echelle[10]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      33   ladder_fpga_nbr_rclk_echelle[11]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      34   ladder_fpga_nbr_rclk_echelle[12]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      35   ladder_fpga_nbr_rclk_echelle[13]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      36   ladder_fpga_nbr_rclk_echelle[1]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      37   ladder_fpga_nbr_rclk_echelle[2]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      38   ladder_fpga_nbr_rclk_echelle[3]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      39   ladder_fpga_nbr_rclk_echelle[4]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      40   ladder_fpga_nbr_rclk_echelle[5]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      41   ladder_fpga_nbr_rclk_echelle[6]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      42   ladder_fpga_nbr_rclk_echelle[7]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      43   ladder_fpga_nbr_rclk_echelle[8]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      44   ladder_fpga_nbr_rclk_echelle[9]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     3.836
      45   tokenin_pulse_duration[2]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.002
      46   tokenin_pulse_duration[3]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.241
      47   ladder_fpga_nbr_rclk_echelle[0]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.450
      48   ladder_fpga_nbr_rclk_echelle[1]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.450
      49   ladder_fpga_nbr_rclk_echelle[10]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      50   ladder_fpga_nbr_rclk_echelle[11]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      51   ladder_fpga_nbr_rclk_echelle[2]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      52   ladder_fpga_nbr_rclk_echelle[3]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      53   ladder_fpga_nbr_rclk_echelle[4]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      54   ladder_fpga_nbr_rclk_echelle[6]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      55   ladder_fpga_nbr_rclk_echelle[7]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      56   ladder_fpga_nbr_rclk_echelle[8]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      57   ladder_fpga_nbr_rclk_echelle[9]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.455
      58   ladder_fpga_event_controller_state[2]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     4.697
      59   ladder_fpga_mux_statusout[14]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.706
      60   ladder_fpga_mux_statusout[13]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     4.782
      61   tokenin_pulse_duration[1]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.862
      62   tokenin_pulse_ok                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     4.992
      63   ladder_fpga_event_controller_state[0]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.073
      64   ladder_fpga_event_controller_state[1]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.073
      65   ladder_fpga_event_controller_state[5]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.073
      66   ladder_fpga_event_controller_state[3]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.102
      67   ladder_fpga_mux_statusout[12]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000      6.250     5.136
      68   ladder_fpga_nbr_rclk_echelle[12]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.136
      69   ladder_fpga_nbr_rclk_echelle[13]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.136
      70   ladder_fpga_nbr_rclk_echelle[5]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.136
      71   tokenin_pulse_duration[0]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.250
      72   ladder_fpga_data_packer_temp[0]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.706
      73   ladder_fpga_data_packer_temp[1]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.706
      74   ladder_fpga_data_packer_temp[2]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.706
      75   ladder_fpga_data_packer_temp[3]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.706
      76   ladder_fpga_data_packer_temp[4]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.712
      77   ladder_fpga_data_packer_temp[5]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.712
      78   ladder_fpga_data_packer_temp[6]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.712
      79   ladder_fpga_data_packer_temp[7]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.712
      80   ladder_fpga_data_packer_temp[10]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.717
      81   ladder_fpga_data_packer_temp[11]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.717
      82   ladder_fpga_data_packer_temp[8]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.717
      83   ladder_fpga_data_packer_temp[9]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.717
      84   ladder_fpga_data_packer_temp[12]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.723
      85   ladder_fpga_data_packer_temp[13]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.723
      86   ladder_fpga_data_packer_temp[14]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.723
      87   ladder_fpga_data_packer_temp[15]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000      6.250     5.723
      88   ladder_fpga_event_controller_state_illegalpipe2                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000      6.250     5.729
      89   ladder_fpga_nbr_rclk_echelle[0]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      90   ladder_fpga_nbr_rclk_echelle[10]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      91   ladder_fpga_nbr_rclk_echelle[11]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      92   ladder_fpga_nbr_rclk_echelle[12]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      93   ladder_fpga_nbr_rclk_echelle[13]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      94   ladder_fpga_nbr_rclk_echelle[1]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      95   ladder_fpga_nbr_rclk_echelle[2]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      96   ladder_fpga_nbr_rclk_echelle[3]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      97   ladder_fpga_nbr_rclk_echelle[4]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      98   ladder_fpga_nbr_rclk_echelle[5]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
      99   ladder_fpga_nbr_rclk_echelle[6]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     100   ladder_fpga_nbr_rclk_echelle[7]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     101   ladder_fpga_nbr_rclk_echelle[8]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     102   ladder_fpga_nbr_rclk_echelle[9]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     8.683
     103   ladder_fpga_fifo21_input[0]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     104   ladder_fpga_fifo21_input[10]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     105   ladder_fpga_fifo21_input[11]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     106   ladder_fpga_fifo21_input[12]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     107   ladder_fpga_fifo21_input[13]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     108   ladder_fpga_fifo21_input[14]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     109   ladder_fpga_fifo21_input[15]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     110   ladder_fpga_fifo21_input[16]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     111   ladder_fpga_fifo21_input[17]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     112   ladder_fpga_fifo21_input[18]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     113   ladder_fpga_fifo21_input[19]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     114   ladder_fpga_fifo21_input[1]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     115   ladder_fpga_fifo21_input[2]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     116   ladder_fpga_fifo21_input[3]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     117   ladder_fpga_fifo21_input[4]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     118   ladder_fpga_fifo21_input[5]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     119   ladder_fpga_fifo21_input[6]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     120   ladder_fpga_fifo21_input[7]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     121   ladder_fpga_fifo21_input[8]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     122   ladder_fpga_fifo21_input[9]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500     8.739
     123   ladder_fpga_nbr_rclk_echelle[0]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     124   ladder_fpga_nbr_rclk_echelle[10]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     125   ladder_fpga_nbr_rclk_echelle[11]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     126   ladder_fpga_nbr_rclk_echelle[12]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     127   ladder_fpga_nbr_rclk_echelle[13]                                    sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     128   ladder_fpga_nbr_rclk_echelle[1]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     129   ladder_fpga_nbr_rclk_echelle[2]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     130   ladder_fpga_nbr_rclk_echelle[3]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     131   ladder_fpga_nbr_rclk_echelle[4]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     132   ladder_fpga_nbr_rclk_echelle[5]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     133   ladder_fpga_nbr_rclk_echelle[6]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     134   ladder_fpga_nbr_rclk_echelle[7]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     135   ladder_fpga_nbr_rclk_echelle[8]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     136   ladder_fpga_nbr_rclk_echelle[9]                                     sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.310
     137   ladder_fpga_nbr_rclk_echelle[0]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.924
     138   ladder_fpga_nbr_rclk_echelle[1]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.924
     139   ladder_fpga_nbr_rclk_echelle[10]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     140   ladder_fpga_nbr_rclk_echelle[11]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     141   ladder_fpga_nbr_rclk_echelle[2]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     142   ladder_fpga_nbr_rclk_echelle[3]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     143   ladder_fpga_nbr_rclk_echelle[4]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     144   ladder_fpga_nbr_rclk_echelle[6]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     145   ladder_fpga_nbr_rclk_echelle[7]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     146   ladder_fpga_nbr_rclk_echelle[8]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     147   ladder_fpga_nbr_rclk_echelle[9]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.929
     148   tokenin_pulse_duration[2]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500     9.957
     149   cnt_readout[0]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     150   cnt_readout[1]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     151   cnt_readout[2]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     152   cnt_readout[3]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     153   cnt_readout[4]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     154   cnt_readout[5]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     155   cnt_readout[6]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     156   cnt_readout[7]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     157   cnt_readout[8]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     158   cnt_readout[9]                                                      ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.144
     159   ladder_fpga_busy                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.196
     160   tokenin_pulse_duration[3]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.196
     161   ladder_fpga_data_packer_temp[0]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     162   ladder_fpga_data_packer_temp[10]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     163   ladder_fpga_data_packer_temp[11]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     164   ladder_fpga_data_packer_temp[12]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     165   ladder_fpga_data_packer_temp[13]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     166   ladder_fpga_data_packer_temp[14]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     167   ladder_fpga_data_packer_temp[15]                                    sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     168   ladder_fpga_data_packer_temp[1]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     169   ladder_fpga_data_packer_temp[2]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     170   ladder_fpga_data_packer_temp[3]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     171   ladder_fpga_data_packer_temp[4]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     172   ladder_fpga_data_packer_temp[5]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     173   ladder_fpga_data_packer_temp[6]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     174   ladder_fpga_data_packer_temp[7]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     175   ladder_fpga_data_packer_temp[8]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     176   ladder_fpga_data_packer_temp[9]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.239
     177   ladder_fpga_nbr_rclk_echelle[13]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.283
     178   ladder_fpga_nbr_rclk_echelle[12]                                    asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.341
     179   ladder_fpga_data_packer_temp[0]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     180   ladder_fpga_data_packer_temp[10]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     181   ladder_fpga_data_packer_temp[11]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     182   ladder_fpga_data_packer_temp[12]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     183   ladder_fpga_data_packer_temp[13]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     184   ladder_fpga_data_packer_temp[14]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     185   ladder_fpga_data_packer_temp[15]                                    ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     186   ladder_fpga_data_packer_temp[1]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     187   ladder_fpga_data_packer_temp[2]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     188   ladder_fpga_data_packer_temp[3]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     189   ladder_fpga_data_packer_temp[4]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     190   ladder_fpga_data_packer_temp[5]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     191   ladder_fpga_data_packer_temp[6]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     192   ladder_fpga_data_packer_temp[7]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     193   ladder_fpga_data_packer_temp[8]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     194   ladder_fpga_data_packer_temp[9]                                     ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.451
     195   ladder_fpga_fifo21_wr                                               ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.455
     196   cnt_rclk[2]                                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.511
     197   ladder_fpga_nbr_rclk_echelle[5]                                     asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.515
     198   state_readout[3]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.577
     199   ladder_fpga_fifo21_wr                                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.593
     200   ladder_fpga_fifo21_input[20]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.593
     201   state_readout[5]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.669
     202   ladder_fpga_event_controller_state_illegalpipe1                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.747
     203   cnt_rclk[3]                                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.750
     204   cnt_readout[0]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     205   cnt_readout[1]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     206   cnt_readout[2]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     207   cnt_readout[3]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     208   cnt_readout[4]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     209   cnt_readout[5]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     210   cnt_readout[6]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     211   cnt_readout[7]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     212   cnt_readout[8]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     213   cnt_readout[9]                                                      sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.766
     214   cnt_rclk[0]                                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.776
     215   cnt_rclk[1]                                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.776
     216   cnt_rclk[2]                                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.776
     217   cnt_rclk[3]                                                         ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.776
     218   tokenin_pulse_duration[1]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.817
     219   state_readout[2]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.828
     220   ladder_fpga_nbr_rclk_echelle[13]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.835
     221   cnt_readout[0]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     222   cnt_readout[1]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     223   cnt_readout[2]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     224   cnt_readout[3]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     225   cnt_readout[4]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     226   cnt_readout[5]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     227   cnt_readout[6]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     228   cnt_readout[7]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     229   cnt_readout[8]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     230   cnt_readout[9]                                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.853
     231   ladder_fpga_event_controller_state[0]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.854
     232   ladder_fpga_event_controller_state[5]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.854
     233   ladder_fpga_adc_bit_count_cs_integer[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.877
     234   ladder_fpga_adc_bit_count_cs_integer[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.877
     235   ladder_fpga_adc_bit_count_cs_integer[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.893
     236   ladder_fpga_nbr_rclk_echelle[12]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.893
     237   state_readout[0]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.913
     238   ladder_fpga_event_controller_state[3]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.936
     239   tokenin_pulse_ok                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.947
     240   ladder_fpga_nbr_rclk_echelle[11]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    10.951
     241   ladder_fpga_event_controller_state[2]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.952
     242   state_readout[1]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    10.965
     243   ladder_fpga_nbr_rclk_echelle[10]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.009
     244   ladder_fpga_mux_statusout[0]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     245   ladder_fpga_mux_statusout[10]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     246   ladder_fpga_mux_statusout[11]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     247   ladder_fpga_mux_statusout[1]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     248   ladder_fpga_mux_statusout[2]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     249   ladder_fpga_mux_statusout[3]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     250   ladder_fpga_mux_statusout[4]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     251   ladder_fpga_mux_statusout[5]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     252   ladder_fpga_mux_statusout[6]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     253   ladder_fpga_mux_statusout[7]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     254   ladder_fpga_mux_statusout[8]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     255   ladder_fpga_mux_statusout[9]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.060
     256   cnt_readout[9]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.062
     257   ladder_fpga_nbr_rclk_echelle[9]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.067
     258   cnt_readout[8]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.120
     259   ladder_fpga_nbr_rclk_echelle[8]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.125
     260   cnt_rclk[0]                                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.132
     261   ladder_fpga_adc_bit_count_cs_integer[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.132
     262   cnt_rclk[1]                                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.165
     263   cnt_readout[7]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.178
     264   ladder_fpga_nbr_rclk_echelle[7]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.183
     265   tokenin_pulse_duration[0]                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.204
     266   cnt_readout[6]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.236
     267   ladder_fpga_nbr_rclk_echelle[6]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.241
     268   adc_cnt_enable                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.290
     269   cnt_readout[5]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.294
     270   ladder_fpga_nbr_rclk_echelle[5]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.299
     271   ladder_fpga_event_controller_state[4]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.324
     272   ladder_fpga_event_controller_state[1]                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.335
     273   state_readout[4]                                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.335
     274   cnt_readout[4]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.352
     275   ladder_fpga_nbr_rclk_echelle[4]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.357
     276   cnt_readout[3]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.410
     277   ladder_fpga_nbr_rclk_echelle[3]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.415
     278   ladder_fpga_mux_dataout[0]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     279   ladder_fpga_mux_dataout[10]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     280   ladder_fpga_mux_dataout[11]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     281   ladder_fpga_mux_dataout[12]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     282   ladder_fpga_mux_dataout[13]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     283   ladder_fpga_mux_dataout[14]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     284   ladder_fpga_mux_dataout[15]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     285   ladder_fpga_mux_dataout[16]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     286   ladder_fpga_mux_dataout[17]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     287   ladder_fpga_mux_dataout[18]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     288   ladder_fpga_mux_dataout[19]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     289   ladder_fpga_mux_dataout[1]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     290   ladder_fpga_mux_dataout[20]                                         sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     291   ladder_fpga_mux_dataout[2]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     292   ladder_fpga_mux_dataout[3]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     293   ladder_fpga_mux_dataout[4]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     294   ladder_fpga_mux_dataout[5]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     295   ladder_fpga_mux_dataout[6]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     296   ladder_fpga_mux_dataout[7]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     297   ladder_fpga_mux_dataout[8]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     298   ladder_fpga_mux_dataout[9]                                          sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.427
     299   cnt_readout[2]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.468
     300   ladder_fpga_nbr_rclk_echelle[2]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.473
     301   cnt_readout[1]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.526
     302   ladder_fpga_nbr_rclk_echelle[1]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.531
     303   ladder_fpga_adc_select_n                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.553
     304   cnt_readout[0]                                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.586
     305   ladder_fpga_nbr_rclk_echelle[0]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r                                  0.000     12.500    11.591
     306   ladder_fpga_adc_bit_count_cs_integer_del[0]                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.869
     307   ladder_fpga_adc_bit_count_cs_integer_del[1]                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.923
     308   ladder_fpga_fifo21_wr_enable                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.923
     309   ladder_fpga_adc_bit_count_cs_integer_del[2]                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.934
     310   ladder_fpga_adc_bit_count_cs_integer_del[3]                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.934
     311   ladder_fpga_rclk_echelle                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.934
     312   ladder_fpga_mux_dataout[21]                                         d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.945
     313   ladder_fpga_mux_statusout[15]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     12.500    11.956
     314   tokenin_echelle_in                                                  d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.956
     315   adc_cs_n_1[0]                                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.979
     316   ladder_fpga_adc_bit_count_cs_integer_del_del[0]                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.979
     317   ladder_fpga_adc_bit_count_cs_integer_del_del[1]                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.979
     318   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.979
     319   ladder_fpga_adc_bit_count_cs_integer_del_del[3]                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    11.979
     320   cnt_readout[0]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     321   cnt_readout[1]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     322   cnt_readout[2]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     323   cnt_readout[3]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     324   cnt_readout[4]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     325   cnt_readout[5]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     326   cnt_readout[6]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     327   cnt_readout[7]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     328   cnt_readout[8]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     329   cnt_readout[9]                                                      asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f                                  0.000     12.500    12.053
     330   ladder_fpga_mux_statusout[13]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.602
     331   ladder_fpga_mux_statusout[14]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.602
     332   ladder_fpga_mux_statusout[0]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     333   ladder_fpga_mux_statusout[10]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     334   ladder_fpga_mux_statusout[11]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     335   ladder_fpga_mux_statusout[12]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     336   ladder_fpga_mux_statusout[16]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     337   ladder_fpga_mux_statusout[17]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     338   ladder_fpga_mux_statusout[1]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     339   ladder_fpga_mux_statusout[2]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     340   ladder_fpga_mux_statusout[3]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     341   ladder_fpga_mux_statusout[4]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     342   ladder_fpga_mux_statusout[5]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     343   ladder_fpga_mux_statusout[6]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     344   ladder_fpga_mux_statusout[7]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     345   ladder_fpga_mux_statusout[8]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     346   ladder_fpga_mux_statusout[9]                                        d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.854
     347   ladder_fpga_mux_statusout[0]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     348   ladder_fpga_mux_statusout[10]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     349   ladder_fpga_mux_statusout[11]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     350   ladder_fpga_mux_statusout[12]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     351   ladder_fpga_mux_statusout[16]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     352   ladder_fpga_mux_statusout[17]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     353   ladder_fpga_mux_statusout[1]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     354   ladder_fpga_mux_statusout[2]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     355   ladder_fpga_mux_statusout[3]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     356   ladder_fpga_mux_statusout[4]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     357   ladder_fpga_mux_statusout[5]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     358   ladder_fpga_mux_statusout[6]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     359   ladder_fpga_mux_statusout[7]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     360   ladder_fpga_mux_statusout[8]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     361   ladder_fpga_mux_statusout[9]                                        asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.898
     362   ladder_fpga_mux_statusout[13]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.950
     363   ladder_fpga_mux_statusout[14]                                       asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    22.950
     364   ladder_fpga_mux_status_count_integer[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.418
     365   ladder_fpga_mux_status_count_integer[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.423
     366   ladder_fpga_mux_statusout[19]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.799
     367   ladder_fpga_mux_status_count_integer[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.850
     368   ladder_fpga_mux_statusout[18]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.850
     369   ladder_fpga_mux_statusout[0]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     370   ladder_fpga_mux_statusout[10]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     371   ladder_fpga_mux_statusout[11]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     372   ladder_fpga_mux_statusout[12]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     373   ladder_fpga_mux_statusout[13]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     374   ladder_fpga_mux_statusout[14]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     375   ladder_fpga_mux_statusout[16]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     376   ladder_fpga_mux_statusout[17]                                       sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     377   ladder_fpga_mux_statusout[1]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     378   ladder_fpga_mux_statusout[2]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     379   ladder_fpga_mux_statusout[3]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     380   ladder_fpga_mux_statusout[4]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     381   ladder_fpga_mux_statusout[5]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     382   ladder_fpga_mux_statusout[6]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     383   ladder_fpga_mux_statusout[7]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     384   ladder_fpga_mux_statusout[8]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     385   ladder_fpga_mux_statusout[9]                                        sload    reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    23.927
     386   ladder_fpga_mux_statusout[12]                                       asdata   reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.293
     387   ladder_fpga_mux_statusout[20]                                       d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.445
     388   ladder_fpga_mux_dataout[0]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     389   ladder_fpga_mux_dataout[10]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     390   ladder_fpga_mux_dataout[11]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     391   ladder_fpga_mux_dataout[12]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     392   ladder_fpga_mux_dataout[13]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     393   ladder_fpga_mux_dataout[14]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     394   ladder_fpga_mux_dataout[15]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     395   ladder_fpga_mux_dataout[16]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     396   ladder_fpga_mux_dataout[17]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     397   ladder_fpga_mux_dataout[18]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     398   ladder_fpga_mux_dataout[19]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     399   ladder_fpga_mux_dataout[1]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     400   ladder_fpga_mux_dataout[20]                                         asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     401   ladder_fpga_mux_dataout[2]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     402   ladder_fpga_mux_dataout[3]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     403   ladder_fpga_mux_dataout[4]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     404   ladder_fpga_mux_dataout[5]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     405   ladder_fpga_mux_dataout[6]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     406   ladder_fpga_mux_dataout[7]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     407   ladder_fpga_mux_dataout[8]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     408   ladder_fpga_mux_dataout[9]                                          asdata   reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f   mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    24.570
     409   ladder_fpga_fifo21_empty_pipe                                       d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r                                  0.000     25.000    25.206
     410   ladder_fpga_mux_dataout[0]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     411   ladder_fpga_mux_dataout[10]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     412   ladder_fpga_mux_dataout[11]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     413   ladder_fpga_mux_dataout[12]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     414   ladder_fpga_mux_dataout[13]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     415   ladder_fpga_mux_dataout[14]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     416   ladder_fpga_mux_dataout[15]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     417   ladder_fpga_mux_dataout[16]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     418   ladder_fpga_mux_dataout[17]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     419   ladder_fpga_mux_dataout[18]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     420   ladder_fpga_mux_dataout[19]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     421   ladder_fpga_mux_dataout[1]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     422   ladder_fpga_mux_dataout[20]                                         d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     423   ladder_fpga_mux_dataout[2]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     424   ladder_fpga_mux_dataout[3]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     425   ladder_fpga_mux_dataout[4]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     426   ladder_fpga_mux_dataout[5]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     427   ladder_fpga_mux_dataout[6]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     428   ladder_fpga_mux_dataout[7]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     429   ladder_fpga_mux_dataout[8]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     430   ladder_fpga_mux_dataout[9]                                          d        reg    System                                                         mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f                                  0.000     25.000    25.212
     431   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     432   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     433   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     434   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     435   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     436   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     437   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     438   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     439   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     440   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     441   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     442   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     443   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     444   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     445   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     446   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    46.622
     447   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     448   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     449   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     450   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     451   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     452   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     453   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     454   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     455   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     456   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     457   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     458   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     459   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     460   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     461   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     462   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     463   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     464   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     465   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     466   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     467   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.610
     468   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     469   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     470   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     471   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     472   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     473   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     474   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     475   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     476   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     477   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     478   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     479   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     480   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     481   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     482   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     483   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     484   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     485   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     486   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     487   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     488   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     489   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     490   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     491   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     492   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     493   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     494   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     495   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     496   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     497   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     498   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     499   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     500   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     501   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     502   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     503   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     504   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     505   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     506   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     507   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     508   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     509   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     510   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     511   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     512   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     513   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     514   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     515   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     516   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     517   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     518   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     519   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     520   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     521   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     522   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     523   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     524   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     525   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     526   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     527   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     528   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     529   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     530   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     531   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     532   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     533   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     534   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     535   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     536   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     537   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     538   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     539   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     540   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     541   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     542   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     543   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     544   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     545   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     546   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     547   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     548   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     549   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     550   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     551   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     552   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     553   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     554   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     555   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     556   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     557   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     558   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     559   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     560   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     561   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     562   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     563   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     564   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     565   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     566   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     567   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     568   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     569   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     570   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     571   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     572   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     573   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     574   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     575   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     576   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     577   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     578   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     579   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     580   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     581   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     582   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     583   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     584   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     585   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     586   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     587   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     588   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     589   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     590   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     591   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     592   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     593   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     594   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     595   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     596   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     597   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     598   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     599   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     600   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     601   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     602   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     603   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     604   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     605   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     606   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     607   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     608   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     609   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     610   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     611   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     612   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     613   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     614   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     615   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     616   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     617   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     618   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     619   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     620   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     621   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     622   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     623   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     624   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     625   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     626   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     627   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     628   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     629   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     630   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     631   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     632   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     633   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     634   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     635   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     636   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     637   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     638   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     639   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     640   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     641   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     642   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     643   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     644   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     645   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     646   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     647   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     648   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     649   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     650   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     651   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     652   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     653   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     654   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     655   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     656   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     657   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     658   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     659   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     660   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     661   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     662   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     663   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     664   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     665   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     666   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     667   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     668   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     669   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     670   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     671   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     672   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     673   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     674   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     675   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     676   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     677   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     678   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     679   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     680   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     681   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     682   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/scan_out                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     683   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     684   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     685   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     686   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     687   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     688   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     689   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     690   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     691   allumage_hybride/a\.0\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     692   allumage_hybride/a\.10\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     693   allumage_hybride/a\.11\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     694   allumage_hybride/a\.12\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     695   allumage_hybride/a\.13\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     696   allumage_hybride/a\.14\.d\.e/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     697   allumage_hybride/a\.15\.b\.c/scan_out                               ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     698   allumage_hybride/a\.1\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     699   allumage_hybride/a\.2\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     700   allumage_hybride/a\.3\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     701   allumage_hybride/a\.4\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     702   allumage_hybride/a\.5\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     703   allumage_hybride/a\.6\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     704   allumage_hybride/a\.7\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     705   allumage_hybride/a\.8\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     706   allumage_hybride/a\.9\.d\.e/scan_out                                ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.612
     707   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     708   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     709   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     710   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     711   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     712   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     713   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     714   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     715   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     716   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     717   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     718   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     719   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     720   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     721   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     722   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     723   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     724   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     725   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     726   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     727   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     728   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     729   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     730   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     731   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.622
     732   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     733   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     734   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     735   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     736   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     737   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     738   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     739   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     740   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     741   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     742   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     743   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     744   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     745   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     746   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     747   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     748   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     749   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     750   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     751   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     752   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     753   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     754   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     755   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     756   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     757   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     758   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     759   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     760   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     761   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     762   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     763   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.627
     764   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.637
     765   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.637
     766   allumage_hybride/a\.0\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     767   allumage_hybride/a\.10\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     768   allumage_hybride/a\.11\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     769   allumage_hybride/a\.12\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     770   allumage_hybride/a\.13\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     771   allumage_hybride/a\.14\.d\.e/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     772   allumage_hybride/a\.15\.b\.c/ff2_0                                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     773   allumage_hybride/a\.1\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     774   allumage_hybride/a\.2\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     775   allumage_hybride/a\.3\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     776   allumage_hybride/a\.4\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     777   allumage_hybride/a\.5\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     778   allumage_hybride/a\.6\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     779   allumage_hybride/a\.7\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     780   allumage_hybride/a\.8\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     781   allumage_hybride/a\.9\.d\.e/ff2_0                                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    47.756
     782   allumage_hybride/a\.0\.d\.e/sc_updateDR_0x09_ret                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     783   allumage_hybride/a\.10\.d\.e/sc_updateDR_0x09_9_ret                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     784   allumage_hybride/a\.11\.d\.e/sc_updateDR_0x09_10_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     785   allumage_hybride/a\.12\.d\.e/sc_updateDR_0x09_11_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     786   allumage_hybride/a\.13\.d\.e/sc_updateDR_0x09_12_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     787   allumage_hybride/a\.14\.d\.e/sc_updateDR_0x09_13_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     788   allumage_hybride/a\.15\.b\.c/sc_updateDR_0x09_14_ret                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     789   allumage_hybride/a\.1\.d\.e/sc_updateDR_0x09_0_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     790   allumage_hybride/a\.2\.d\.e/sc_updateDR_0x09_1_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     791   allumage_hybride/a\.3\.d\.e/sc_updateDR_0x09_2_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     792   allumage_hybride/a\.4\.d\.e/sc_updateDR_0x09_3_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     793   allumage_hybride/a\.5\.d\.e/sc_updateDR_0x09_4_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     794   allumage_hybride/a\.6\.d\.e/sc_updateDR_0x09_5_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     795   allumage_hybride/a\.7\.d\.e/sc_updateDR_0x09_6_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     796   allumage_hybride/a\.8\.d\.e/sc_updateDR_0x09_7_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     797   allumage_hybride/a\.9\.d\.e/sc_updateDR_0x09_8_ret                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.008
     798   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x09_15                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.138
     799   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.270
     800   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.270
     801   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.270
     802   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.270
     803   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/scan_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.270
     804   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     805   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     806   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     807   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     808   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     809   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     810   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     811   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     812   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     813   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     814   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     815   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     816   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     817   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     818   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     819   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     820   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     821   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     822   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     823   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     824   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     825   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     826   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     827   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     828   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     829   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     830   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     831   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     832   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     833   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     834   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     835   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     836   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     837   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     838   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     839   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     840   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     841   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     842   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     843   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     844   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     845   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     846   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     847   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     848   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     849   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     850   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     851   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     852   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     853   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     854   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     855   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     856   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     857   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     858   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     859   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     860   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     861   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     862   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     863   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     864   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     865   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     866   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     867   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     868   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     869   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     870   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     871   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     872   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     873   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     874   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     875   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     876   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     877   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     878   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     879   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     880   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     881   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     882   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     883   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     884   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     885   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     886   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     887   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     888   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     889   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     890   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     891   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     892   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     893   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     894   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     895   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     896   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     897   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     898   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     899   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     900   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     901   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     902   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     903   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     904   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     905   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     906   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     907   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     908   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     909   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     910   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     911   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     912   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     913   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     914   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     915   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     916   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     917   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     918   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     919   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     920   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     921   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     922   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     923   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     924   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     925   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     926   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     927   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     928   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     929   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     930   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     931   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     932   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     933   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     934   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     935   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     936   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     937   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     938   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     939   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     940   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     941   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     942   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     943   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     944   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     945   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     946   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     947   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     948   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     949   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     950   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     951   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     952   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     953   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     954   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     955   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     956   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     957   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     958   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     959   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     960   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     961   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     962   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     963   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     964   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     965   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     966   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     967   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     968   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     969   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     970   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     971   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     972   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     973   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     974   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     975   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     976   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/ff1                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     977   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     978   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     979   allumage_hybride/a\.0\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     980   allumage_hybride/a\.10\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     981   allumage_hybride/a\.11\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     982   allumage_hybride/a\.12\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     983   allumage_hybride/a\.13\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     984   allumage_hybride/a\.14\.d\.e/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     985   allumage_hybride/a\.15\.b\.c/ff1                                    sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     986   allumage_hybride/a\.1\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     987   allumage_hybride/a\.2\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     988   allumage_hybride/a\.3\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     989   allumage_hybride/a\.4\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     990   allumage_hybride/a\.5\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     991   allumage_hybride/a\.6\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     992   allumage_hybride/a\.7\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     993   allumage_hybride/a\.8\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     994   allumage_hybride/a\.9\.d\.e/ff1                                     sload    reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.303
     995   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
     996   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
     997   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
     998   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
     999   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
    1000   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       ena      reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.304
    1001   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1002   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1003   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1004   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1005   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1006   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1007   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1008   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1009   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1010   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1011   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1012   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1013   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1014   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1015   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1016   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1017   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1018   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1019   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1020   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1021   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1022   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1023   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1024   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1025   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1026   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1027   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1028   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1029   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1030   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1031   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1032   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1033   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1034   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1035   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1036   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1037   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1038   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1039   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1040   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1041   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1042   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/ff1                     sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1043   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1044   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1045   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1046   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1047   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1048   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      sclr     reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.384
    1049   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x04                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.778
    1050   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x08                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.783
    1051   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x01                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1052   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x03                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1053   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x0b                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    48.790
    1054   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1055   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1056   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1057   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1058   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1059   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1060   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.799
    1061   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1062   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1063   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1064   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1065   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.804
    1066   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1067   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1068   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1069   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1070   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1071   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1072   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1073   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1074   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1075   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    48.862
    1076   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[10]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1077   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[2]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1078   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[4]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1079   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[6]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1080   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[8]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1081   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[11]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1082   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[3]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1083   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[5]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1084   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[7]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1085   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[9]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    48.867
    1086   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.064
    1087   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.067
    1088   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1089   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1090   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1091   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.069
    1092   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1093   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1094   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[0]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1095   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[10]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1096   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[13]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1097   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[14]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1098   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[2]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1099   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[3]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1100   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[5]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1101   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[6]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1102   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[8]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1103   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[9]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.400
    1104   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.428
    1105   COMP_ladder_fpga_SC_TAP_CONTROL/reset_bar                           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.434
    1106   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.434
    1107   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[11]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1108   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[12]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1109   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[15]       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1110   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[1]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1111   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[4]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1112   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[7]        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.434
    1113   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.456
    1114   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.456
    1115   allumage_hybride/a\.0\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1116   allumage_hybride/a\.10\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1117   allumage_hybride/a\.11\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1118   allumage_hybride/a\.12\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1119   allumage_hybride/a\.13\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1120   allumage_hybride/a\.14\.d\.e/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1121   allumage_hybride/a\.15\.b\.c/scan_out                               d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1122   allumage_hybride/a\.1\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1123   allumage_hybride/a\.2\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1124   allumage_hybride/a\.3\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1125   allumage_hybride/a\.4\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1126   allumage_hybride/a\.5\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1127   allumage_hybride/a\.6\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1128   allumage_hybride/a\.7\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1129   allumage_hybride/a\.8\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1130   allumage_hybride/a\.9\.d\.e/scan_out                                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.467
    1131   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1132   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1133   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1134   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1135   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1136   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1137   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1138   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1139   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1140   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1141   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1142   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1143   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1144   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1145   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1146   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1147   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1148   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1149   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1150   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1151   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1152   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1153   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1154   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1155   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1156   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1157   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1158   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1159   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1160   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1161   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1162   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1163   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1164   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1165   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1166   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1167   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1168   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1169   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1170   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1171   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1172   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1173   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1174   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1175   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1176   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1177   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1178   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1179   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1180   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1181   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1182   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1183   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1184   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1185   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1186   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1187   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1188   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1189   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1190   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1191   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1192   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1193   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1194   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1195   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1196   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1197   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1198   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1199   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1200   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1201   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1202   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1203   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1204   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1205   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1206   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1207   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1208   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1209   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1210   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1211   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1212   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1213   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1214   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1215   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1216   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1217   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1218   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1219   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1220   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1221   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1222   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1223   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1224   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1225   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1226   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1227   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1228   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1229   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1230   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1231   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1232   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1233   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1234   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1235   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1236   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1237   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1238   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1239   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1240   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1241   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1242   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1243   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1244   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1245   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1246   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1247   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1248   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1249   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1250   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1251   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1252   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1253   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1254   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1255   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1256   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1257   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1258   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1259   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1260   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1261   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1262   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1263   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1264   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1265   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1266   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1267   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1268   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1269   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1270   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1271   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1272   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1273   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1274   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1275   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1276   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1277   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1278   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1279   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1280   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1281   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1282   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1283   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.473
    1284   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1285   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1286   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1287   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1288   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.473
    1289   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1290   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1291   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1292   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1293   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1294   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1295   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1296   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1297   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1298   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/scan_out                       d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.473
    1299   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[11]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1300   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[3]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1301   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[5]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1302   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[7]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1303   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_a[9]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1304   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[10]     d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1305   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1306   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[4]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1307   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[6]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1308   proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[8]      d        reg    sc_tck:f                                                       ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock:r         0.000     50.000    49.473
    1309   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1310   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1311   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1312   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1313   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1314   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1315   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1316   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1317   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1318   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1319   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1320   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1321   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1322   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1323   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1324   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1325   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1326   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1327   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1328   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1329   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1330   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1331   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1332   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1333   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1334   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1335   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1336   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1337   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1338   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1339   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1340   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1341   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1342   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1343   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1344   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1345   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1346   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1347   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1348   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1349   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1350   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1351   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1352   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1353   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1354   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1355   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1356   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1357   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1358   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1359   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1360   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1361   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1362   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1363   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1364   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1365   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1366   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1367   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1368   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1369   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1370   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1371   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1372   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1373   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1374   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1375   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1376   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1377   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1378   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1379   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1380   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1381   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1382   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1383   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1384   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1385   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1386   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1387   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1388   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1389   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1390   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1391   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1392   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1393   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1394   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1395   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1396   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1397   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1398   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1399   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1400   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1401   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1402   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1403   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1404   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1405   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1406   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1407   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1408   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1409   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1410   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1411   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1412   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1413   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1414   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1415   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1416   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1417   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1418   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1419   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1420   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1421   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1422   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1423   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1424   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1425   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1426   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1427   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1428   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1429   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1430   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1431   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1432   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1433   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1434   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1435   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1436   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1437   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1438   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1439   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1440   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1441   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1442   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1443   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1444   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1445   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1446   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1447   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1448   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1449   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1450   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1451   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1452   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1453   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1454   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1455   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1456   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1457   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1458   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1459   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1460   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1461   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1462   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1463   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1464   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1465   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1466   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1467   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1468   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1469   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1470   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1471   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1472   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1473   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1474   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1475   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1476   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1477   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1478   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1479   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1480   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1481   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1482   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1483   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1484   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1485   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1486   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1487   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1488   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1489   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1490   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1491   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1492   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1493   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1494   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1495   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1496   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1497   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1498   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1499   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1500   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1501   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1502   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1503   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1504   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1505   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1506   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1507   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1508   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1509   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1510   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1511   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1512   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1513   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1514   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1515   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1516   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1517   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1518   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1519   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1520   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1521   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1522   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1523   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1524   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1525   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1526   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1527   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1528   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1529   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1530   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1531   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1532   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1533   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1534   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1535   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1536   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1537   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1538   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1539   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1540   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1541   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1542   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1543   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1544   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1545   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1546   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1547   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1548   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1549   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1550   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1551   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1552   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1553   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1554   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1555   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1556   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1557   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1558   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1559   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1560   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1561   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1562   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1563   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1564   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1565   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1566   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1567   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1568   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1569   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1570   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1571   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1572   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1573   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1574   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1575   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1576   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1577   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1578   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1579   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1580   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1581   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1582   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1583   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1584   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1585   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1586   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1587   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1588   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1589   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1590   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1591   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1592   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1593   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1594   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1595   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1596   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1597   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1598   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1599   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1600   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1601   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1602   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1603   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1604   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1605   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1606   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1607   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1608   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1609   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1610   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1611   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1612   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1613   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1614   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1615   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1616   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1617   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1618   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1619   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1620   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1621   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1622   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1623   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1624   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/ff1                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1625   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1626   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/scan_out                d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1627   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1628   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1629   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1630   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1631   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1632   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1633   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1634   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1635   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1636   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1637   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1638   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1639   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1640   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1641   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1642   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 d        reg    sc_tck:r                                                       sc_tck:f                                                                                      0.000     50.000    49.479
    1643   allumage_hybride/a\.0\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1644   allumage_hybride/a\.10\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1645   allumage_hybride/a\.11\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1646   allumage_hybride/a\.12\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1647   allumage_hybride/a\.13\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1648   allumage_hybride/a\.14\.d\.e/ff1                                    d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1649   allumage_hybride/a\.1\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1650   allumage_hybride/a\.2\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1651   allumage_hybride/a\.3\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1652   allumage_hybride/a\.4\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1653   allumage_hybride/a\.5\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1654   allumage_hybride/a\.6\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1655   allumage_hybride/a\.7\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1656   allumage_hybride/a\.8\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1657   allumage_hybride/a\.9\.d\.e/ff1                                     d        reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.479
    1658   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1659   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1660   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1661   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1662   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1663   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1664   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1665   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1666   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1667   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1668   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.491
    1669   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.514
    1670   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1671   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1672   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1673   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1674   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1675   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.525
    1676   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.536
    1677   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1678   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1679   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1680   allumage_hybride/a\.0\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1681   allumage_hybride/a\.10\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1682   allumage_hybride/a\.11\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1683   allumage_hybride/a\.12\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1684   allumage_hybride/a\.13\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1685   allumage_hybride/a\.14\.d\.e/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1686   allumage_hybride/a\.15\.b\.c/ff1                                    asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1687   allumage_hybride/a\.1\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1688   allumage_hybride/a\.2\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1689   allumage_hybride/a\.3\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1690   allumage_hybride/a\.4\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1691   allumage_hybride/a\.5\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1692   allumage_hybride/a\.6\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1693   allumage_hybride/a\.7\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1694   allumage_hybride/a\.8\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1695   allumage_hybride/a\.9\.d\.e/ff1                                     asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.553
    1696   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1697   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1698   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1699   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1700   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1701   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1702   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1703   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1704   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1705   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1706   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1707   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1708   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1709   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.558
    1710   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1711   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1712   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1713   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1714   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1715   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1716   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1717   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1718   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1719   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1720   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1721   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1722   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1723   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1724   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1725   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1726   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1727   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1728   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1729   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1730   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1731   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1732   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1733   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1734   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1735   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1736   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1737   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.564
    1738   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1739   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1740   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1741   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1742   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1743   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1744   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1745   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1746   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1747   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1748   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1749   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1750   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1751   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1752   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1753   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1754   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1755   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1756   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1757   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1758   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1759   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1760   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1761   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1762   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1763   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1764   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1765   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1766   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         asdata   reg    sc_tck:f                                                       sc_tck:r                                                                                      0.000     50.000    49.570
    1767   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1768   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1769   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1770   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1771   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1772   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1773   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1774   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1775   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1776   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1777   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1778   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1779   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1780   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1781   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1782   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    95.601
    1783   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    95.944
    1784   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.142
    1785   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.325
    1786   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[3]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.327
    1787   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[9]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.327
    1788   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.338
    1789   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.511
    1790   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1791   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1792   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1793   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1794   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1795   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1796   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1797   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1798   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1799   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1800   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1801   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1802   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1803   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1804   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1805   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1806   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/data_out            ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1807   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1808   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1809   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1810   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1811   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1812   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1813   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1814   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.601
    1815   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1816   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1817   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1818   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1819   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1820   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1821   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1822   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1823   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1824   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1825   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1826   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1827   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1828   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1829   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1830   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1831   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1832   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1833   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1834   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1835   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1836   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1837   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1838   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1839   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1840   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1841   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1842   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1843   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1844   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1845   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1846   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.607
    1847   allumage_hybride/a\.0\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1848   allumage_hybride/a\.10\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1849   allumage_hybride/a\.11\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1850   allumage_hybride/a\.12\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1851   allumage_hybride/a\.13\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1852   allumage_hybride/a\.14\.d\.e/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1853   allumage_hybride/a\.15\.b\.c/ff2_0                                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1854   allumage_hybride/a\.1\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1855   allumage_hybride/a\.2\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1856   allumage_hybride/a\.3\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1857   allumage_hybride/a\.4\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1858   allumage_hybride/a\.5\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1859   allumage_hybride/a\.6\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1860   allumage_hybride/a\.7\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1861   allumage_hybride/a\.8\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1862   allumage_hybride/a\.9\.d\.e/ff2_0                                   d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.736
    1863   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[13]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.965
    1864   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[14]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    96.965
    1865   allumage_hybride/a\.0\.d\.e/sc_updateDR_0x09_ret                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1866   allumage_hybride/a\.10\.d\.e/sc_updateDR_0x09_9_ret                 d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1867   allumage_hybride/a\.11\.d\.e/sc_updateDR_0x09_10_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1868   allumage_hybride/a\.12\.d\.e/sc_updateDR_0x09_11_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1869   allumage_hybride/a\.13\.d\.e/sc_updateDR_0x09_12_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1870   allumage_hybride/a\.14\.d\.e/sc_updateDR_0x09_13_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1871   allumage_hybride/a\.15\.b\.c/sc_updateDR_0x09_14_ret                d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1872   allumage_hybride/a\.1\.d\.e/sc_updateDR_0x09_0_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1873   allumage_hybride/a\.2\.d\.e/sc_updateDR_0x09_1_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1874   allumage_hybride/a\.3\.d\.e/sc_updateDR_0x09_2_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1875   allumage_hybride/a\.4\.d\.e/sc_updateDR_0x09_3_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1876   allumage_hybride/a\.5\.d\.e/sc_updateDR_0x09_4_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1877   allumage_hybride/a\.6\.d\.e/sc_updateDR_0x09_5_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1878   allumage_hybride/a\.7\.d\.e/sc_updateDR_0x09_6_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1879   allumage_hybride/a\.8\.d\.e/sc_updateDR_0x09_7_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1880   allumage_hybride/a\.9\.d\.e/sc_updateDR_0x09_8_ret                  d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    96.988
    1881   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.005
    1882   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.005
    1883   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1884   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1885   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1886   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1887   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1888   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1889   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1890   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1891   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1892   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1893   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1894   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/data_out          ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1895   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1896   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1897   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1898   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1899   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1900   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1901   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1902   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1903   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.039
    1904   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x09_15                 d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.118
    1905   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[1]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.147
    1906   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.204
    1907   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[10]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.328
    1908   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.580
    1909   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[12]                    d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.623
    1910   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[5]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.623
    1911   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[7]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.625
    1912   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x01                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.770
    1913   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x03                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.770
    1914   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x0b                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    97.770
    1915   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    97.849
    1916   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[2]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.044
    1917   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[6]                     d        reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.044
    1918   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x08                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.152
    1919   COMP_ladder_fpga_SC_TAP_CONTROL/sc_updateDR_0x04                    d        reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.208
    1920   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1921   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1922   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1923   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1924   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1925   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1926   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1927   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1928   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1929   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1930   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1931   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1932   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1933   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1934   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1935   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1936   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1937   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1938   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1939   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1940   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1941   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1942   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1943   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1944   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1945   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1946   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1947   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1948   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1949   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1950   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1951   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1952   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1953   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1954   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1955   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1956   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1957   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1958   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1959   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1960   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1961   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1962   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1963   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1964   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1965   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1966   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1967   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1968   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1969   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1970   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1971   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1972   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1973   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1974   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1975   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1976   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1977   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1978   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1979   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1980   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1981   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1982   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1983   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1984   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1985   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1986   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1987   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1988   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1989   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1990   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1991   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1992   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1993   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1994   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1995   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1996   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1997   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1998   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    1999   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2000   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2001   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2002   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2003   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2004   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2005   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2006   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2007   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2008   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2009   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2010   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2011   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2012   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2013   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2014   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2015   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2016   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2017   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2018   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2019   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2020   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2021   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2022   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2023   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2024   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2025   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2026   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2027   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2028   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2029   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2030   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2031   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2032   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2033   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2034   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2035   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2036   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2037   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2038   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2039   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2040   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2041   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2042   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2043   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2044   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2045   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2046   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2047   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2048   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2049   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2050   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2051   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2052   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2053   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2054   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2055   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2056   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2057   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2058   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2059   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2060   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2061   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2062   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2063   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2064   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2065   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2066   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2067   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2068   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2069   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2070   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2071   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2072   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2073   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2074   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2075   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2076   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2077   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2078   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2079   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2080   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2081   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2082   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2083   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2084   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2085   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2086   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2087   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2088   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2089   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2090   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2091   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2092   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2093   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2094   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2095   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2096   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2097   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2098   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2099   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2100   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2101   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2102   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2103   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2104   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2105   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2106   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2107   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2108   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2109   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2110   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2111   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2112   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2113   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2114   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2115   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2116   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2117   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2118   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2119   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2120   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2121   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2122   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2123   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2124   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2125   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2126   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2127   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2128   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2129   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2130   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2131   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2132   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2133   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2134   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/ff1                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2135   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2136   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2137   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2138   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2139   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2140   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2141   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2142   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2143   allumage_hybride/a\.0\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2144   allumage_hybride/a\.10\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2145   allumage_hybride/a\.11\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2146   allumage_hybride/a\.12\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2147   allumage_hybride/a\.13\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2148   allumage_hybride/a\.14\.d\.e/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2149   allumage_hybride/a\.15\.b\.c/ff1                                    ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2150   allumage_hybride/a\.1\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2151   allumage_hybride/a\.2\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2152   allumage_hybride/a\.3\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2153   allumage_hybride/a\.4\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2154   allumage_hybride/a\.5\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2155   allumage_hybride/a\.6\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2156   allumage_hybride/a\.7\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2157   allumage_hybride/a\.8\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2158   allumage_hybride/a\.9\.d\.e/ff1                                     ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.309
    2159   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2160   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out_1                     ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2161   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2162   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2163   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2164   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       ena      reg    sc_tck:f                                                       sc_tck:f                                                                                      0.000    100.000    98.326
    2165   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2166   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2167   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2168   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2169   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            ena      reg    sc_tck:r                                                       sc_tck:r                                                                                      0.000    100.000    98.960
    2170   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2171   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2172   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.297
    2173   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        asdata   reg    System                                                         sc_tck:r                                                                                      0.000    100.000   100.303
    2174   level_shifter_dac_sdi                                               d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:f                                  0.000    125.000   122.059
    2175   ladder_fpga_level_shifter_dac_state_illegalpipe2                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:f                                  0.000    125.000   124.479
    2176   comp_mesure_temperature/cnt[0]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2177   comp_mesure_temperature/cnt[10]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2178   comp_mesure_temperature/cnt[11]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2179   comp_mesure_temperature/cnt[12]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2180   comp_mesure_temperature/cnt[13]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2181   comp_mesure_temperature/cnt[14]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2182   comp_mesure_temperature/cnt[15]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2183   comp_mesure_temperature/cnt[16]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2184   comp_mesure_temperature/cnt[17]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2185   comp_mesure_temperature/cnt[18]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2186   comp_mesure_temperature/cnt[19]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2187   comp_mesure_temperature/cnt[1]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2188   comp_mesure_temperature/cnt[20]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2189   comp_mesure_temperature/cnt[21]                                     sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2190   comp_mesure_temperature/cnt[2]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2191   comp_mesure_temperature/cnt[3]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2192   comp_mesure_temperature/cnt[4]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2193   comp_mesure_temperature/cnt[5]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2194   comp_mesure_temperature/cnt[6]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2195   comp_mesure_temperature/cnt[7]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2196   comp_mesure_temperature/cnt[8]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2197   comp_mesure_temperature/cnt[9]                                      sclr     reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.299
    2198   comp_mesure_temperature/state[12]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   245.766
    2199   comp_mesure_temperature/state[0]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.011
    2200   comp_mesure_temperature/temperature3[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2201   comp_mesure_temperature/temperature3[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2202   comp_mesure_temperature/temperature3[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2203   comp_mesure_temperature/temperature3[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2204   comp_mesure_temperature/temperature3[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2205   comp_mesure_temperature/temperature3[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2206   comp_mesure_temperature/temperature3[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2207   comp_mesure_temperature/temperature3[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2208   comp_mesure_temperature/temperature3[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2209   comp_mesure_temperature/temperature3[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2210   comp_mesure_temperature/temperature3[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2211   comp_mesure_temperature/temperature3[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.302
    2212   comp_mesure_temperature/temperature0[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2213   comp_mesure_temperature/temperature0[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2214   comp_mesure_temperature/temperature0[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2215   comp_mesure_temperature/temperature0[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2216   comp_mesure_temperature/temperature0[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2217   comp_mesure_temperature/temperature0[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2218   comp_mesure_temperature/temperature0[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2219   comp_mesure_temperature/temperature0[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2220   comp_mesure_temperature/temperature0[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2221   comp_mesure_temperature/temperature0[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2222   comp_mesure_temperature/temperature0[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2223   comp_mesure_temperature/temperature0[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.597
    2224   comp_mesure_temperature/temperature2[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2225   comp_mesure_temperature/temperature2[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2226   comp_mesure_temperature/temperature2[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2227   comp_mesure_temperature/temperature2[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2228   comp_mesure_temperature/temperature2[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2229   comp_mesure_temperature/temperature2[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2230   comp_mesure_temperature/temperature2[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2231   comp_mesure_temperature/temperature2[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2232   comp_mesure_temperature/temperature2[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2233   comp_mesure_temperature/temperature2[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2234   comp_mesure_temperature/temperature2[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2235   comp_mesure_temperature/temperature2[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.602
    2236   comp_mesure_temperature/state[8]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.746
    2237   comp_mesure_temperature/state[10]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   246.848
    2238   comp_mesure_temperature/state[2]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.014
    2239   comp_mesure_temperature/temperature1[0]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2240   comp_mesure_temperature/temperature1[10]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2241   comp_mesure_temperature/temperature1[11]                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2242   comp_mesure_temperature/temperature1[1]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2243   comp_mesure_temperature/temperature1[2]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2244   comp_mesure_temperature/temperature1[3]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2245   comp_mesure_temperature/temperature1[4]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2246   comp_mesure_temperature/temperature1[5]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2247   comp_mesure_temperature/temperature1[6]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2248   comp_mesure_temperature/temperature1[7]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2249   comp_mesure_temperature/temperature1[8]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2250   comp_mesure_temperature/temperature1[9]                             ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.085
    2251   comp_mesure_temperature/state[6]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.134
    2252   comp_mesure_temperature/state[9]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.224
    2253   comp_mesure_temperature/state[11]                                   d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.451
    2254   comp_mesure_temperature/state[4]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.486
    2255   level_shifter_dac_load_indice[3]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.788
    2256   level_shifter_dac_load_indice[1]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.800
    2257   comp_mesure_temperature/cnt[21]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.883
    2258   comp_mesure_temperature/cnt[20]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.941
    2259   comp_mesure_temperature/cnt[19]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   247.999
    2260   level_shifter_dac_load_indice[0]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.039
    2261   level_shifter_dac_load_indice[2]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.039
    2262   comp_mesure_temperature/cnt[18]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.057
    2263   comp_mesure_temperature/cnt[17]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.115
    2264   comp_mesure_temperature/cnt[16]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.173
    2265   comp_mesure_temperature/cnt[15]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.231
    2266   comp_mesure_temperature/cnt[14]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.289
    2267   ladder_fpga_level_shifter_dac_state_illegalpipe1                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.289
    2268   comp_mesure_temperature/cnt[13]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.347
    2269   ladder_fpga_level_shifter_dac_state[2]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.371
    2270   ladder_fpga_level_shifter_dac_state[5]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.371
    2271   comp_mesure_temperature/cnt[12]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.405
    2272   comp_mesure_temperature/temperature0[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2273   comp_mesure_temperature/temperature0[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2274   comp_mesure_temperature/temperature0[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2275   comp_mesure_temperature/temperature0[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2276   comp_mesure_temperature/temperature0[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2277   comp_mesure_temperature/temperature0[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2278   comp_mesure_temperature/temperature0[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2279   comp_mesure_temperature/temperature0[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2280   comp_mesure_temperature/temperature1[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2281   comp_mesure_temperature/temperature1[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2282   comp_mesure_temperature/temperature1[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2283   comp_mesure_temperature/temperature1[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2284   comp_mesure_temperature/temperature1[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2285   comp_mesure_temperature/temperature1[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2286   comp_mesure_temperature/temperature1[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2287   comp_mesure_temperature/temperature1[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2288   comp_mesure_temperature/temperature2[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2289   comp_mesure_temperature/temperature2[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2290   comp_mesure_temperature/temperature2[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2291   comp_mesure_temperature/temperature2[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2292   comp_mesure_temperature/temperature2[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2293   comp_mesure_temperature/temperature2[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2294   comp_mesure_temperature/temperature2[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2295   comp_mesure_temperature/temperature2[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2296   comp_mesure_temperature/temperature3[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2297   comp_mesure_temperature/temperature3[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2298   comp_mesure_temperature/temperature3[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2299   comp_mesure_temperature/temperature3[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2300   comp_mesure_temperature/temperature3[4]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2301   comp_mesure_temperature/temperature3[5]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2302   comp_mesure_temperature/temperature3[6]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2303   comp_mesure_temperature/temperature3[7]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.458
    2304   comp_mesure_temperature/cnt[11]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2305   comp_mesure_temperature/temperature0[3]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2306   comp_mesure_temperature/temperature1[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2307   comp_mesure_temperature/temperature1[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2308   comp_mesure_temperature/temperature1[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2309   comp_mesure_temperature/temperature2[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2310   comp_mesure_temperature/temperature2[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2311   comp_mesure_temperature/temperature2[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2312   comp_mesure_temperature/temperature3[8]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2313   comp_mesure_temperature/temperature3[9]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.463
    2314   comp_mesure_temperature/temperature0[2]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.469
    2315   comp_mesure_temperature/temperature1[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.469
    2316   comp_mesure_temperature/temperature2[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.469
    2317   comp_mesure_temperature/temperature3[10]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.469
    2318   comp_mesure_temperature/cnt[10]                                     d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.521
    2319   comp_mesure_temperature/cnt[9]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.579
    2320   ladder_fpga_level_shifter_dac_state[1]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.610
    2321   ladder_fpga_level_shifter_dac_state[4]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.632
    2322   comp_mesure_temperature/cnt[8]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.637
    2323   comp_mesure_temperature/cnt[7]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.695
    2324   comp_mesure_temperature/temperature0[0]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.721
    2325   comp_mesure_temperature/temperature0[1]                             d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.721
    2326   comp_mesure_temperature/temperature3[11]                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.721
    2327   comp_mesure_temperature/state[1]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.733
    2328   comp_mesure_temperature/state[3]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.733
    2329   comp_mesure_temperature/state[5]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.733
    2330   comp_mesure_temperature/state[7]                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.733
    2331   comp_mesure_temperature/cnt[6]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.753
    2332   level_shifter_dac_sck_en                                            d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.801
    2333   comp_mesure_temperature/cnt[5]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.811
    2334   comp_mesure_temperature/cnt[4]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.869
    2335   level_shifter_dac_sck_en                                            ena      reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.904
    2336   comp_mesure_temperature/cnt[3]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.927
    2337   comp_mesure_temperature/cnt[2]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   248.985
    2338   comp_mesure_temperature/cnt[1]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.043
    2339   level_shifter_dac_ld_cs_n                                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.065
    2340   ladder_fpga_level_shifter_dac_state[0]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.081
    2341   ladder_fpga_level_shifter_dac_state[6]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.081
    2342   comp_mesure_temperature/cnt[0]                                      d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.103
    2343   ladder_fpga_level_shifter_dac_state[3]                              d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.434
    2344   comp_mesure_temperature/temperature_out_e                           d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.467
    2345   comp_mesure_temperature/sTemp_in                                    d        reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r   mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r                                  0.000    250.000   249.479
    2346   ladder_fpga_nbr_hold[11]                                            d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.457
    2347   ladder_fpga_nbr_test[11]                                            d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.457
    2348   ladder_fpga_nbr_hold[10]                                            d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.515
    2349   ladder_fpga_nbr_test[10]                                            d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.515
    2350   ladder_fpga_nbr_hold[9]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.573
    2351   ladder_fpga_nbr_test[9]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.573
    2352   ladder_fpga_nbr_hold[8]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.631
    2353   ladder_fpga_nbr_test[8]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.631
    2354   ladder_fpga_nbr_hold[7]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.689
    2355   ladder_fpga_nbr_test[7]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.689
    2356   ladder_fpga_nbr_hold[6]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.747
    2357   ladder_fpga_nbr_test[6]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.747
    2358   ladder_fpga_nbr_hold[5]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.805
    2359   ladder_fpga_nbr_test[5]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.805
    2360   ladder_fpga_nbr_hold[4]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.863
    2361   ladder_fpga_nbr_test[4]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.863
    2362   ladder_fpga_nbr_hold[3]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.921
    2363   ladder_fpga_nbr_test[3]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.921
    2364   ladder_fpga_nbr_hold[2]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   998.979
    2365   ladder_fpga_nbr_test[2]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   998.979
    2366   ladder_fpga_nbr_hold[1]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   999.037
    2367   ladder_fpga_nbr_test[1]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   999.037
    2368   ladder_fpga_nbr_hold[0]                                             d        reg    ladder_fpga|holdin_echelle:r                                   ladder_fpga|holdin_echelle:r                                                                  0.000   1000.000   999.097
    2369   ladder_fpga_nbr_test[0]                                             d        reg    ladder_fpga|testin_echelle:r                                   ladder_fpga|testin_echelle:r                                                                  0.000   1000.000   999.097


Start Points:

   Index   Instance                                                            Pin           Type   Start Clock                                                    Clock Delay     Slack
   -----   --------                                                            ---           ----   -----------                                                    -----------     -----
       1   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       2   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       3   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       4   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       5   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       6   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       7   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       8   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
       9   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      10   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      11   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      12   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      13   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      14   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.209
      15   data_serial_m[0]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.694
      16   data_serial_m[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.694
      17   data_serial_m[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.694
      18   data_serial_m[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.694
      19   data_serial_m[0]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.699
      20   data_serial_m[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.699
      21   data_serial_m[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.699
      22   data_serial_m[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.699
      23   data_serial_m[0]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.711
      24   data_serial_m[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.711
      25   data_serial_m[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.711
      26   data_serial_m[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.711
      27   data_serial_m[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.717
      28   data_serial_m[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.717
      29   data_serial_m[4]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.717
      30   data_serial_m[5]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     3.717
      31   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      32   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      33   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      34   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      35   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      36   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      37   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      38   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      39   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      40   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      41   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      42   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      43   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      44   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     3.836
      45   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.002
      46   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.241
      47   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.450
      48   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.450
      49   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      50   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      51   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      52   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      53   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      54   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      55   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      56   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      57   ladder_fpga_event_controller_state[0]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.455
      58   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     4.697
      59   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.706
      60   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.782
      61   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.862
      62   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     4.992
      63   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.073
      64   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.073
      65   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.073
      66   tokenin_pulse_ok                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.102
      67   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.136
      68   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.136
      69   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.136
      70   ladder_fpga_event_controller_state[5]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.136
      71   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.250
      72   data_serial_m[0]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.706
      73   data_serial_m[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.706
      74   data_serial_m[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.706
      75   data_serial_m[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.706
      76   data_serial_m[4]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.712
      77   data_serial_m[5]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.712
      78   data_serial_m[6]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.712
      79   data_serial_m[7]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.712
      80   data_serial_m[10]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.717
      81   data_serial_m[11]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.717
      82   data_serial_m[8]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.717
      83   data_serial_m[9]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.717
      84   data_serial_m[12]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.723
      85   data_serial_m[13]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.723
      86   data_serial_m[14]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.723
      87   data_serial_m[15]                                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     5.723
      88   ladder_fpga_event_controller_state_illegalpipe1                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     5.729
      89   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      90   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      91   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      92   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      93   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      94   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      95   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      96   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      97   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      98   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
      99   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     100   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     101   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     102   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     8.683
     103   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     104   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     105   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     106   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     107   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     108   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     109   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     110   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     111   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     112   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     113   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     114   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     115   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     116   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     117   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     118   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     119   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     120   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     121   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     122   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000     8.739
     123   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     124   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     125   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     126   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     127   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     128   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     129   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     130   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     131   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     132   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     133   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     134   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     135   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     136   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.310
     137   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.924
     138   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.924
     139   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     140   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     141   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     142   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     143   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     144   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     145   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     146   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     147   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.929
     148   tokenin_pulse_duration[1]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000     9.957
     149   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     150   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     151   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     152   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     153   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     154   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     155   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     156   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     157   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     158   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.144
     159   ladder_fpga_nbr_rclk_echelle[7]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.196
     160   tokenin_pulse_duration[1]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.196
     161   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     162   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     163   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     164   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     165   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     166   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     167   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     168   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     169   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     170   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     171   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     172   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     173   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     174   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     175   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     176   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.239
     177   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.283
     178   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.341
     179   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     180   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     181   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     182   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     183   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     184   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     185   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     186   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     187   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     188   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     189   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     190   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     191   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     192   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     193   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     194   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.451
     195   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.455
     196   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.511
     197   ladder_fpga_nbr_rclk_echelle[2]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.515
     198   cnt_readout[5]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.577
     199   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.593
     200   ladder_fpga_adc_bit_count_cs_integer_del_del[2]                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.593
     201   state_readout[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.669
     202   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.747
     203   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.750
     204   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     205   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     206   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     207   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     208   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     209   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     210   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     211   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     212   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     213   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.766
     214   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.776
     215   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.776
     216   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.776
     217   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.776
     218   tokenin_pulse_duration[1]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.817
     219   cnt_readout[5]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.828
     220   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.835
     221   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     222   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     223   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     224   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     225   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     226   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     227   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     228   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     229   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     230   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.853
     231   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.854
     232   ladder_fpga_event_controller_state[3]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.854
     233   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.877
     234   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.877
     235   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.893
     236   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.893
     237   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.913
     238   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.936
     239   tokenin_pulse_duration[1]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.947
     240   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    10.951
     241   ladder_fpga_event_controller_state[2]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.952
     242   cnt_rclk[0]                                                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    10.965
     243   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.009
     244   comp_mesure_temperature/temperature3[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     245   comp_mesure_temperature/temperature3[10]                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     246   comp_mesure_temperature/temperature3[11]                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     247   comp_mesure_temperature/temperature3[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     248   comp_mesure_temperature/temperature3[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     249   comp_mesure_temperature/temperature3[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     250   comp_mesure_temperature/temperature3[4]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     251   comp_mesure_temperature/temperature3[5]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     252   comp_mesure_temperature/temperature3[6]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     253   comp_mesure_temperature/temperature3[7]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     254   comp_mesure_temperature/temperature3[8]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     255   comp_mesure_temperature/temperature3[9]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000    11.060
     256   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.062
     257   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.067
     258   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.120
     259   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.125
     260   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.132
     261   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.132
     262   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.165
     263   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.178
     264   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.183
     265   tokenin_pulse_duration[1]                                           q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.204
     266   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.236
     267   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.241
     268   state_readout[2]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.290
     269   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.294
     270   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.299
     271   ladder_fpga_event_controller_state[4]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.324
     272   ladder_fpga_event_controller_state[2]                               q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.335
     273   state_readout[4]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.335
     274   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.352
     275   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.357
     276   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.410
     277   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.415
     278   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     279   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     280   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     281   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     282   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     283   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     284   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     285   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     286   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     287   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     288   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     289   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     290   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     291   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     292   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     293   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     294   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     295   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     296   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     297   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     298   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.427
     299   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.468
     300   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.473
     301   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.526
     302   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.531
     303   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.553
     304   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.586
     305   ladder_fpga_nbr_rclk_echelle[0]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.591
     306   ladder_fpga_adc_bit_count_cs_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.869
     307   ladder_fpga_adc_bit_count_cs_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.923
     308   state_readout[3]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.923
     309   ladder_fpga_adc_bit_count_cs_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.934
     310   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.934
     311   ladder_fpga_adc_bit_count_cs_integer[3]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.934
     312   ladder_fpga_fifo21_empty_pipe                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:r         0.000    11.945
     313   ladder_fpga_busy                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:r         0.000    11.956
     314   state_readout[1]                                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.956
     315   ladder_fpga_adc_select_n                                            q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.979
     316   ladder_fpga_adc_bit_count_cs_integer_del[0]                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.979
     317   ladder_fpga_adc_bit_count_cs_integer_del[1]                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.979
     318   ladder_fpga_adc_bit_count_cs_integer_del[2]                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.979
     319   ladder_fpga_adc_bit_count_cs_integer_del[3]                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    11.979
     320   cnt_readout[0]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     321   cnt_readout[1]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     322   cnt_readout[2]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     323   cnt_readout[3]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     324   cnt_readout[4]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     325   cnt_readout[5]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     326   cnt_readout[6]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     327   cnt_readout[7]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     328   cnt_readout[8]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     329   cnt_readout[9]                                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock:f         0.000    12.053
     330   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.602
     331   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.602
     332   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     333   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     334   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     335   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     336   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     337   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     338   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     339   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     340   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     341   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     342   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     343   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     344   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     345   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     346   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.854
     347   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     348   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     349   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     350   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     351   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     352   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     353   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     354   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     355   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     356   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     357   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     358   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     359   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     360   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     361   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.898
     362   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.950
     363   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    22.950
     364   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.418
     365   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.423
     366   ladder_fpga_mux_status_count_integer[1]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.799
     367   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.850
     368   ladder_fpga_mux_status_count_integer[0]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.850
     369   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     370   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     371   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     372   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     373   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     374   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     375   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     376   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     377   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     378   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     379   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     380   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     381   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     382   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     383   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     384   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     385   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    23.927
     386   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     activeclock   reg    System                                                               0.000    24.293
     387   ladder_fpga_mux_status_count_integer[2]                             q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.445
     388   ladder_fpga_mux_statusout[0]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     389   ladder_fpga_mux_statusout[10]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     390   ladder_fpga_mux_statusout[11]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     391   ladder_fpga_mux_statusout[12]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     392   ladder_fpga_mux_statusout[13]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     393   ladder_fpga_mux_statusout[14]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     394   ladder_fpga_mux_statusout[15]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     395   ladder_fpga_mux_statusout[16]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     396   ladder_fpga_mux_statusout[17]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     397   ladder_fpga_mux_statusout[18]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     398   ladder_fpga_mux_statusout[19]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     399   ladder_fpga_mux_statusout[1]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     400   ladder_fpga_mux_statusout[20]                                       q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     401   ladder_fpga_mux_statusout[2]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     402   ladder_fpga_mux_statusout[3]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     403   ladder_fpga_mux_statusout[4]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     404   ladder_fpga_mux_statusout[5]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     405   ladder_fpga_mux_statusout[6]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     406   ladder_fpga_mux_statusout[7]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     407   ladder_fpga_mux_statusout[8]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     408   ladder_fpga_mux_statusout[9]                                        q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock:f         0.000    24.570
     409   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                rdempty       reg    System                                                               0.000    25.206
     410   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[0]          reg    System                                                               0.000    25.212
     411   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[10]         reg    System                                                               0.000    25.212
     412   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[11]         reg    System                                                               0.000    25.212
     413   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[12]         reg    System                                                               0.000    25.212
     414   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[13]         reg    System                                                               0.000    25.212
     415   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[14]         reg    System                                                               0.000    25.212
     416   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[15]         reg    System                                                               0.000    25.212
     417   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[16]         reg    System                                                               0.000    25.212
     418   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[17]         reg    System                                                               0.000    25.212
     419   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[18]         reg    System                                                               0.000    25.212
     420   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[19]         reg    System                                                               0.000    25.212
     421   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[1]          reg    System                                                               0.000    25.212
     422   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[20]         reg    System                                                               0.000    25.212
     423   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[2]          reg    System                                                               0.000    25.212
     424   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[3]          reg    System                                                               0.000    25.212
     425   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[4]          reg    System                                                               0.000    25.212
     426   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[5]          reg    System                                                               0.000    25.212
     427   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[6]          reg    System                                                               0.000    25.212
     428   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[7]          reg    System                                                               0.000    25.212
     429   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[8]          reg    System                                                               0.000    25.212
     430   comp_mega_func_fifo21x32_cycloneIII/dcfifo_component                q[9]          reg    System                                                               0.000    25.212
     431   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     432   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     433   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     434   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     435   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     436   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     437   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     438   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     439   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     440   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     441   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     442   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     443   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     444   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     445   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     446   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    46.622
     447   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     448   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     449   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     450   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     451   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     452   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     453   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     454   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     455   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     456   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     457   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     458   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     459   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     460   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     461   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     462   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     463   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     464   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     465   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     466   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     467   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.610
     468   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     469   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     470   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     471   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     472   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     473   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     474   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     475   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     476   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     477   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     478   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     479   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     480   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     481   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     482   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     483   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     484   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     485   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     486   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     487   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     488   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     489   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     490   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     491   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     492   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     493   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     494   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     495   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     496   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     497   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     498   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     499   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     500   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     501   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     502   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     503   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     504   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     505   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     506   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     507   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     508   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     509   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     510   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     511   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     512   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     513   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     514   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     515   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     516   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     517   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     518   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     519   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     520   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     521   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     522   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     523   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     524   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     525   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     526   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     527   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     528   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     529   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     530   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     531   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     532   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     533   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     534   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     535   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     536   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     537   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     538   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     539   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     540   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     541   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     542   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     543   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     544   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     545   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     546   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     547   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     548   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     549   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     550   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     551   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     552   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     553   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     554   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     555   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     556   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     557   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     558   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     559   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     560   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     561   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     562   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     563   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     564   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     565   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     566   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     567   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     568   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     569   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     570   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     571   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     572   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     573   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     574   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     575   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     576   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     577   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     578   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     579   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     580   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     581   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     582   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     583   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     584   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     585   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     586   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     587   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     588   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     589   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     590   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     591   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     592   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     593   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     594   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     595   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     596   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     597   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     598   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     599   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     600   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     601   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     602   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     603   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     604   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     605   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     606   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     607   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     608   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     609   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     610   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     611   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     612   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     613   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     614   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     615   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     616   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     617   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     618   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     619   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     620   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     621   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     622   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     623   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     624   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     625   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     626   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     627   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     628   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     629   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     630   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     631   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     632   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     633   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     634   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     635   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     636   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     637   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     638   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     639   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     640   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     641   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     642   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     643   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     644   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     645   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     646   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     647   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     648   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     649   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     650   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     651   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     652   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     653   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     654   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     655   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     656   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     657   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     658   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     659   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     660   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     661   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     662   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     663   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     664   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     665   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     666   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     667   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     668   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     669   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     670   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     671   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     672   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     673   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     674   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     675   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     676   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     677   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     678   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     679   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     680   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     681   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     682   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     683   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     684   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     685   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     686   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     687   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     688   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     689   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     690   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     691   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     692   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     693   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     694   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     695   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     696   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     697   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     698   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     699   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     700   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     701   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     702   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     703   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     704   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     705   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     706   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    47.612
     707   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     708   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     709   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     710   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     711   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     712   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     713   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     714   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     715   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     716   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     717   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     718   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     719   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     720   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     721   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     722   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     723   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     724   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     725   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     726   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     727   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     728   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     729   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     730   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     731   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.622
     732   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     733   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     734   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     735   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     736   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     737   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     738   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     739   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     740   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     741   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     742   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     743   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     744   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     745   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     746   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     747   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     748   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     749   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     750   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     751   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     752   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     753   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     754   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     755   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     756   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     757   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     758   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     759   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     760   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     761   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     762   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     763   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.627
     764   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.637
     765   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.637
     766   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     767   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     768   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     769   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     770   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     771   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     772   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     773   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     774   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     775   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     776   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     777   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     778   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     779   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     780   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     781   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    47.756
     782   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     783   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     784   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     785   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     786   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     787   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     788   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     789   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     790   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     791   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     792   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     793   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     794   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     795   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     796   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     797   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.008
     798   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.138
     799   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.270
     800   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.270
     801   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.270
     802   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.270
     803   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    48.270
     804   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     805   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     806   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     807   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     808   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     809   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     810   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     811   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     812   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     813   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     814   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     815   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     816   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     817   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     818   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     819   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     820   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     821   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     822   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     823   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     824   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     825   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     826   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     827   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     828   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     829   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     830   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     831   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     832   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     833   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     834   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     835   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     836   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     837   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     838   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     839   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     840   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     841   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     842   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     843   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     844   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     845   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     846   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     847   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     848   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     849   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     850   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     851   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     852   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     853   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     854   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     855   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     856   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     857   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     858   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     859   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     860   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     861   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     862   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     863   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     864   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     865   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     866   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     867   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     868   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     869   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     870   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     871   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     872   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     873   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     874   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     875   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     876   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     877   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     878   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     879   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     880   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     881   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     882   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     883   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     884   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     885   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     886   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     887   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     888   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     889   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     890   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     891   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     892   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     893   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     894   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     895   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     896   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     897   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     898   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     899   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     900   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     901   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     902   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     903   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     904   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     905   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     906   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     907   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     908   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     909   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     910   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     911   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     912   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     913   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     914   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     915   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     916   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     917   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     918   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     919   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     920   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     921   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     922   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     923   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     924   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     925   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     926   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     927   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     928   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     929   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     930   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     931   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     932   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     933   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     934   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     935   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     936   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     937   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     938   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     939   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     940   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     941   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     942   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     943   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     944   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     945   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     946   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     947   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     948   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     949   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     950   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     951   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     952   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     953   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     954   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     955   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     956   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     957   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     958   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     959   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     960   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     961   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     962   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     963   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     964   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     965   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     966   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     967   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     968   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     969   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     970   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     971   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     972   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     973   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     974   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     975   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     976   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     977   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     978   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     979   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     980   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     981   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     982   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     983   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     984   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     985   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     986   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     987   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     988   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     989   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     990   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     991   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     992   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     993   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     994   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.303
     995   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
     996   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
     997   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
     998   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
     999   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
    1000   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    48.304
    1001   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1002   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1003   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1004   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1005   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1006   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1007   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1008   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1009   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1010   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1011   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1012   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1013   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1014   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1015   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1016   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1017   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1018   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1019   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1020   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1021   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1022   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1023   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1024   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1025   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1026   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1027   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1028   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1029   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1030   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1031   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1032   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1033   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1034   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1035   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1036   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1037   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1038   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1039   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1040   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1041   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1042   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1043   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1044   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1045   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1046   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1047   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1048   COMP_ladder_fpga_SC_TAP_CONTROL/shiftDR                             q             reg    sc_tck:f                                                             0.000    48.384
    1049   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.778
    1050   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.783
    1051   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1052   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1053   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[8]                     q             reg    sc_tck:r                                                             0.000    48.790
    1054   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1055   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1056   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1057   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1058   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1059   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1060   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.799
    1061   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1062   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1063   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1064   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1065   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/data_out_1          q             reg    sc_tck:f                                                             0.000    48.804
    1066   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1067   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1068   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1069   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1070   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1071   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1072   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1073   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1074   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1075   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.862
    1076   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1077   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1078   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1079   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1080   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1081   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1082   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1083   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1084   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1085   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/data_out_1         q             reg    sc_tck:f                                                             0.000    48.867
    1086   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.064
    1087   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.067
    1088   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1089   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1090   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1091   COMP_ladder_fpga_SC_TAP_CONTROL/shiftIR                             q             reg    sc_tck:f                                                             0.000    49.069
    1092   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             q             reg    sc_tck:f                                                             0.000    49.400
    1093   COMP_ladder_fpga_SC_BYPASS_REG/scan_out                             q             reg    sc_tck:f                                                             0.000    49.400
    1094   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1095   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1096   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1097   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.400
    1098   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1099   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1100   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1101   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1102   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1103   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.400
    1104   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.428
    1105   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    49.434
    1106   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    49.434
    1107   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1108   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1109   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.434
    1110   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1111   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1112   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.434
    1113   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    49.456
    1114   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[15]                    q             reg    sc_tck:r                                                             0.000    49.456
    1115   allumage_hybride/a\.0\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1116   allumage_hybride/a\.10\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1117   allumage_hybride/a\.11\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1118   allumage_hybride/a\.12\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1119   allumage_hybride/a\.13\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1120   allumage_hybride/a\.14\.d\.e/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1121   allumage_hybride/a\.15\.b\.c/ff1                                    q             reg    sc_tck:r                                                             0.000    49.467
    1122   allumage_hybride/a\.1\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1123   allumage_hybride/a\.2\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1124   allumage_hybride/a\.3\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1125   allumage_hybride/a\.4\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1126   allumage_hybride/a\.5\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1127   allumage_hybride/a\.6\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1128   allumage_hybride/a\.7\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1129   allumage_hybride/a\.8\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1130   allumage_hybride/a\.9\.d\.e/ff1                                     q             reg    sc_tck:r                                                             0.000    49.467
    1131   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1132   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1133   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1134   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1135   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1136   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1137   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1138   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1139   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1140   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1141   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1142   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1143   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1144   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/ff1                          q             reg    sc_tck:r                                                             0.000    49.473
    1145   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1146   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1147   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1148   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1149   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1150   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1151   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1152   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1153   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1154   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1155   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1156   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1157   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1158   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1159   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1160   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1161   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1162   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/ff1                           q             reg    sc_tck:r                                                             0.000    49.473
    1163   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1164   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.0\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1165   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1166   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1167   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1168   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1169   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1170   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1171   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1172   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1173   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1174   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1175   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1176   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1177   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1178   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1179   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1180   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1181   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1182   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1183   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1184   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/ff1               q             reg    sc_tck:r                                                             0.000    49.473
    1185   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1186   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1187   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1188   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1189   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1190   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1191   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1192   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1193   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1194   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1195   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1196   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1197   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1198   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1199   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1200   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1201   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1202   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/ff1                q             reg    sc_tck:r                                                             0.000    49.473
    1203   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1204   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1205   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1206   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1207   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1208   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1209   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1210   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1211   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1212   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1213   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1214   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1215   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1216   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1217   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1218   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1219   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1220   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1221   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1222   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1223   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1224   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1225   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1226   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1227   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1228   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1229   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1230   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1231   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1232   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1233   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1234   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/ff1                 q             reg    sc_tck:r                                                             0.000    49.473
    1235   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1236   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1237   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1238   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1239   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1240   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1241   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1242   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1243   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1244   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1245   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1246   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1247   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1248   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1249   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1250   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1251   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1252   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1253   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1254   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1255   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1256   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1257   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1258   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1259   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1260   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1261   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1262   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1263   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1264   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/ff1                  q             reg    sc_tck:r                                                             0.000    49.473
    1265   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1266   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1267   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1268   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1269   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1270   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1271   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1272   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1273   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1274   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1275   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1276   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1277   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1278   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1279   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1280   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1281   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1282   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/ff1                   q             reg    sc_tck:r                                                             0.000    49.473
    1283   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.473
    1284   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1285   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1286   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1287   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.473
    1288   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.473
    1289   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1290   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1291   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1292   COM_LADDER_SC_INSTRUC_REG/a\.1\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1293   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1294   COM_LADDER_SC_INSTRUC_REG/a\.2\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1295   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1296   COM_LADDER_SC_INSTRUC_REG/a\.3\.d\.e/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1297   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1298   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/ff1                            q             reg    sc_tck:r                                                             0.000    49.473
    1299   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.473
    1300   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.473
    1301   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.473
    1302   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.473
    1303   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.473
    1304   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.473
    1305   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.473
    1306   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.473
    1307   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.473
    1308   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.473
    1309   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1310   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1311   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1312   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1313   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1314   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1315   COMP_LADDER_FPGA_SC_CONFIG/a\.2\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1316   COMP_LADDER_FPGA_SC_CONFIG/a\.3\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1317   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1318   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1319   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1320   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1321   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1322   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/scan_out                      q             reg    sc_tck:f                                                             0.000    49.479
    1323   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/scan_out                     q             reg    sc_tck:f                                                             0.000    49.479
    1324   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.11\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1325   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.13\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1326   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.15\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1327   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.17\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1328   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.19\.b\.c/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1329   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.2\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1330   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.4\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1331   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.6\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1332   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.8\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.479
    1333   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.479
    1334   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.1\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1335   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.11\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1336   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.13\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1337   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.15\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1338   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.17\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1339   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.19\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1340   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.21\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1341   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.23\.b\.c/scan_out            q             reg    sc_tck:f                                                             0.000    49.479
    1342   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.3\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1343   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.5\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1344   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.7\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1345   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.9\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1346   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1347   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1348   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1349   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1350   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1351   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1352   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1353   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1354   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1355   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1356   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1357   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1358   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1359   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/scan_out              q             reg    sc_tck:f                                                             0.000    49.479
    1360   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.479
    1361   COMP_ladder_fpga_SC_BYPASS_REG/ff1                                  q             reg    sc_tck:r                                                             0.000    49.479
    1362   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1363   COMP_ladder_fpga_SC_DEBUG_REG/a\.0\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1364   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1365   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1366   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1367   COMP_ladder_fpga_SC_DEBUG_REG/a\.11\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1368   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1369   COMP_ladder_fpga_SC_DEBUG_REG/a\.12\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1370   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1371   COMP_ladder_fpga_SC_DEBUG_REG/a\.13\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1372   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1373   COMP_ladder_fpga_SC_DEBUG_REG/a\.14\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1374   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1375   COMP_ladder_fpga_SC_DEBUG_REG/a\.15\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1376   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1377   COMP_ladder_fpga_SC_DEBUG_REG/a\.16\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1378   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1379   COMP_ladder_fpga_SC_DEBUG_REG/a\.17\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1380   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1381   COMP_ladder_fpga_SC_DEBUG_REG/a\.18\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1382   COMP_ladder_fpga_SC_DEBUG_REG/a\.19\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1383   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1384   COMP_ladder_fpga_SC_DEBUG_REG/a\.1\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1385   COMP_ladder_fpga_SC_DEBUG_REG/a\.20\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1386   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1387   COMP_ladder_fpga_SC_DEBUG_REG/a\.2\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1388   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1389   COMP_ladder_fpga_SC_DEBUG_REG/a\.3\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1390   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1391   COMP_ladder_fpga_SC_DEBUG_REG/a\.4\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1392   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1393   COMP_ladder_fpga_SC_DEBUG_REG/a\.5\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1394   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1395   COMP_ladder_fpga_SC_DEBUG_REG/a\.6\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1396   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1397   COMP_ladder_fpga_SC_DEBUG_REG/a\.7\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1398   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1399   COMP_ladder_fpga_SC_DEBUG_REG/a\.8\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1400   COMP_ladder_fpga_SC_DEBUG_REG/a\.10\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1401   COMP_ladder_fpga_SC_DEBUG_REG/a\.9\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1402   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1403   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.0\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1404   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1405   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1406   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1407   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.11\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1408   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1409   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.12\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1410   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1411   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.13\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1412   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1413   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.14\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1414   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.15\.b\.c/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1415   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1416   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.1\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1417   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1418   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.2\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1419   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1420   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.3\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1421   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1422   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.4\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1423   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1424   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.5\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1425   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1426   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.6\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1427   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1428   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.7\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1429   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/scan_out                  q             reg    sc_tck:f                                                             0.000    49.479
    1430   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.8\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1431   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.10\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1432   COMP_ladder_fpga_SC_ETAT_ALIMS/a\.9\.d\.e/ff1                       q             reg    sc_tck:r                                                             0.000    49.479
    1433   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1434   COMP_ladder_fpga_SC_ETAT_REG/a\.0\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1435   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1436   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1437   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1438   COMP_ladder_fpga_SC_ETAT_REG/a\.11\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1439   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1440   COMP_ladder_fpga_SC_ETAT_REG/a\.12\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1441   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1442   COMP_ladder_fpga_SC_ETAT_REG/a\.13\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1443   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1444   COMP_ladder_fpga_SC_ETAT_REG/a\.14\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1445   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1446   COMP_ladder_fpga_SC_ETAT_REG/a\.15\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1447   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1448   COMP_ladder_fpga_SC_ETAT_REG/a\.16\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1449   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1450   COMP_ladder_fpga_SC_ETAT_REG/a\.17\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1451   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1452   COMP_ladder_fpga_SC_ETAT_REG/a\.18\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1453   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1454   COMP_ladder_fpga_SC_ETAT_REG/a\.19\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1455   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1456   COMP_ladder_fpga_SC_ETAT_REG/a\.1\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1457   COMP_ladder_fpga_SC_ETAT_REG/a\.20\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1458   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1459   COMP_ladder_fpga_SC_ETAT_REG/a\.2\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1460   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1461   COMP_ladder_fpga_SC_ETAT_REG/a\.3\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1462   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1463   COMP_ladder_fpga_SC_ETAT_REG/a\.4\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1464   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1465   COMP_ladder_fpga_SC_ETAT_REG/a\.5\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1466   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1467   COMP_ladder_fpga_SC_ETAT_REG/a\.6\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1468   COMP_ladder_fpga_SC_ETAT_REG/a\.7\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1469   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.479
    1470   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1471   COMP_ladder_fpga_SC_ETAT_REG/a\.10\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1472   COMP_ladder_fpga_SC_ETAT_REG/a\.9\.d\.e/ff1                         q             reg    sc_tck:r                                                             0.000    49.479
    1473   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1474   COMP_ladder_fpga_SC_IDENT_REG/a\.0\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1475   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1476   COMP_ladder_fpga_SC_IDENT_REG/a\.1\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1477   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1478   COMP_ladder_fpga_SC_IDENT_REG/a\.2\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1479   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1480   COMP_ladder_fpga_SC_IDENT_REG/a\.3\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1481   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1482   COMP_ladder_fpga_SC_IDENT_REG/a\.4\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1483   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1484   COMP_ladder_fpga_SC_IDENT_REG/a\.5\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1485   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/scan_out                   q             reg    sc_tck:f                                                             0.000    49.479
    1486   COMP_ladder_fpga_SC_IDENT_REG/a\.6\.d\.e/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1487   COMP_ladder_fpga_SC_IDENT_REG/a\.7\.b\.c/ff1                        q             reg    sc_tck:r                                                             0.000    49.479
    1488   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1489   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1490   COMP_ladder_fpga_SC_TEMPERATURE/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1491   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1492   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1493   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1494   COMP_ladder_fpga_SC_TEMPERATURE/a\.11\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1495   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1496   COMP_ladder_fpga_SC_TEMPERATURE/a\.12\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1497   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1498   COMP_ladder_fpga_SC_TEMPERATURE/a\.13\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1499   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1500   COMP_ladder_fpga_SC_TEMPERATURE/a\.14\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1501   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1502   COMP_ladder_fpga_SC_TEMPERATURE/a\.15\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1503   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1504   COMP_ladder_fpga_SC_TEMPERATURE/a\.16\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1505   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1506   COMP_ladder_fpga_SC_TEMPERATURE/a\.17\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1507   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1508   COMP_ladder_fpga_SC_TEMPERATURE/a\.18\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1509   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1510   COMP_ladder_fpga_SC_TEMPERATURE/a\.19\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1511   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1512   COMP_ladder_fpga_SC_TEMPERATURE/a\.1\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1513   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1514   COMP_ladder_fpga_SC_TEMPERATURE/a\.20\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1515   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1516   COMP_ladder_fpga_SC_TEMPERATURE/a\.21\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1517   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1518   COMP_ladder_fpga_SC_TEMPERATURE/a\.22\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1519   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1520   COMP_ladder_fpga_SC_TEMPERATURE/a\.23\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1521   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1522   COMP_ladder_fpga_SC_TEMPERATURE/a\.24\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1523   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1524   COMP_ladder_fpga_SC_TEMPERATURE/a\.25\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1525   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1526   COMP_ladder_fpga_SC_TEMPERATURE/a\.26\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1527   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1528   COMP_ladder_fpga_SC_TEMPERATURE/a\.27\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1529   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1530   COMP_ladder_fpga_SC_TEMPERATURE/a\.28\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1531   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1532   COMP_ladder_fpga_SC_TEMPERATURE/a\.29\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1533   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1534   COMP_ladder_fpga_SC_TEMPERATURE/a\.2\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1535   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1536   COMP_ladder_fpga_SC_TEMPERATURE/a\.30\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1537   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1538   COMP_ladder_fpga_SC_TEMPERATURE/a\.31\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1539   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1540   COMP_ladder_fpga_SC_TEMPERATURE/a\.32\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1541   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1542   COMP_ladder_fpga_SC_TEMPERATURE/a\.33\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1543   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1544   COMP_ladder_fpga_SC_TEMPERATURE/a\.34\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1545   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1546   COMP_ladder_fpga_SC_TEMPERATURE/a\.35\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1547   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1548   COMP_ladder_fpga_SC_TEMPERATURE/a\.36\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1549   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1550   COMP_ladder_fpga_SC_TEMPERATURE/a\.37\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1551   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1552   COMP_ladder_fpga_SC_TEMPERATURE/a\.38\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1553   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1554   COMP_ladder_fpga_SC_TEMPERATURE/a\.39\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1555   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1556   COMP_ladder_fpga_SC_TEMPERATURE/a\.3\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1557   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1558   COMP_ladder_fpga_SC_TEMPERATURE/a\.40\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1559   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1560   COMP_ladder_fpga_SC_TEMPERATURE/a\.41\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1561   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1562   COMP_ladder_fpga_SC_TEMPERATURE/a\.42\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1563   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1564   COMP_ladder_fpga_SC_TEMPERATURE/a\.43\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1565   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1566   COMP_ladder_fpga_SC_TEMPERATURE/a\.44\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1567   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1568   COMP_ladder_fpga_SC_TEMPERATURE/a\.45\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1569   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1570   COMP_ladder_fpga_SC_TEMPERATURE/a\.46\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1571   COMP_ladder_fpga_SC_TEMPERATURE/a\.47\.b\.c/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1572   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1573   COMP_ladder_fpga_SC_TEMPERATURE/a\.4\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1574   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1575   COMP_ladder_fpga_SC_TEMPERATURE/a\.5\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1576   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1577   COMP_ladder_fpga_SC_TEMPERATURE/a\.6\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1578   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1579   COMP_ladder_fpga_SC_TEMPERATURE/a\.7\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1580   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1581   COMP_ladder_fpga_SC_TEMPERATURE/a\.8\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1582   COMP_ladder_fpga_SC_TEMPERATURE/a\.10\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1583   COMP_ladder_fpga_SC_TEMPERATURE/a\.9\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1584   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1585   COMP_ladder_fpga_SC_VERSION_REG/a\.0\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1586   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1587   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1588   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1589   COMP_ladder_fpga_SC_VERSION_REG/a\.11\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1590   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1591   COMP_ladder_fpga_SC_VERSION_REG/a\.12\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1592   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1593   COMP_ladder_fpga_SC_VERSION_REG/a\.13\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1594   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1595   COMP_ladder_fpga_SC_VERSION_REG/a\.14\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1596   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1597   COMP_ladder_fpga_SC_VERSION_REG/a\.15\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1598   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1599   COMP_ladder_fpga_SC_VERSION_REG/a\.16\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1600   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1601   COMP_ladder_fpga_SC_VERSION_REG/a\.17\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1602   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1603   COMP_ladder_fpga_SC_VERSION_REG/a\.18\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1604   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1605   COMP_ladder_fpga_SC_VERSION_REG/a\.19\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1606   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1607   COMP_ladder_fpga_SC_VERSION_REG/a\.1\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1608   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1609   COMP_ladder_fpga_SC_VERSION_REG/a\.20\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1610   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1611   COMP_ladder_fpga_SC_VERSION_REG/a\.21\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1612   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1613   COMP_ladder_fpga_SC_VERSION_REG/a\.22\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1614   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1615   COMP_ladder_fpga_SC_VERSION_REG/a\.23\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1616   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1617   COMP_ladder_fpga_SC_VERSION_REG/a\.24\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1618   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1619   COMP_ladder_fpga_SC_VERSION_REG/a\.25\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1620   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1621   COMP_ladder_fpga_SC_VERSION_REG/a\.26\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1622   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1623   COMP_ladder_fpga_SC_VERSION_REG/a\.27\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1624   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1625   COMP_ladder_fpga_SC_VERSION_REG/a\.28\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1626   COMP_ladder_fpga_SC_VERSION_REG/a\.29\.d\.e/ff1                     q             reg    sc_tck:r                                                             0.000    49.479
    1627   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1628   COMP_ladder_fpga_SC_VERSION_REG/a\.2\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1629   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1630   COMP_ladder_fpga_SC_VERSION_REG/a\.3\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1631   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1632   COMP_ladder_fpga_SC_VERSION_REG/a\.4\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1633   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1634   COMP_ladder_fpga_SC_VERSION_REG/a\.5\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1635   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1636   COMP_ladder_fpga_SC_VERSION_REG/a\.6\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1637   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1638   COMP_ladder_fpga_SC_VERSION_REG/a\.7\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1639   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/scan_out                 q             reg    sc_tck:f                                                             0.000    49.479
    1640   COMP_ladder_fpga_SC_VERSION_REG/a\.8\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1641   COMP_ladder_fpga_SC_VERSION_REG/a\.10\.d\.e/scan_out                q             reg    sc_tck:f                                                             0.000    49.479
    1642   COMP_ladder_fpga_SC_VERSION_REG/a\.9\.d\.e/ff1                      q             reg    sc_tck:r                                                             0.000    49.479
    1643   allumage_hybride/a\.1\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1644   allumage_hybride/a\.11\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1645   allumage_hybride/a\.12\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1646   allumage_hybride/a\.13\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1647   allumage_hybride/a\.14\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1648   allumage_hybride/a\.15\.b\.c/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1649   allumage_hybride/a\.2\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1650   allumage_hybride/a\.3\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1651   allumage_hybride/a\.4\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1652   allumage_hybride/a\.5\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1653   allumage_hybride/a\.6\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1654   allumage_hybride/a\.7\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1655   allumage_hybride/a\.8\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1656   allumage_hybride/a\.9\.d\.e/scan_out                                q             reg    sc_tck:f                                                             0.000    49.479
    1657   allumage_hybride/a\.10\.d\.e/scan_out                               q             reg    sc_tck:f                                                             0.000    49.479
    1658   COMP_LADDER_FPGA_SC_CONFIG/a\.0\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.491
    1659   comp_gestion_hybrides_v4/control_alim/gen\.0\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1660   comp_gestion_hybrides_v4/control_alim/gen\.10\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1661   comp_gestion_hybrides_v4/control_alim/gen\.13\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1662   comp_gestion_hybrides_v4/control_alim/gen\.14\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.491
    1663   comp_gestion_hybrides_v4/control_alim/gen\.2\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1664   comp_gestion_hybrides_v4/control_alim/gen\.3\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1665   comp_gestion_hybrides_v4/control_alim/gen\.5\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1666   comp_gestion_hybrides_v4/control_alim/gen\.6\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1667   comp_gestion_hybrides_v4/control_alim/gen\.8\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1668   comp_gestion_hybrides_v4/control_alim/gen\.9\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.491
    1669   COMP_LADDER_FPGA_SC_CONFIG/a\.1\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.514
    1670   comp_gestion_hybrides_v4/control_alim/gen\.11\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1671   comp_gestion_hybrides_v4/control_alim/gen\.12\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1672   comp_gestion_hybrides_v4/control_alim/gen\.15\.latch_n/pilotage_n   q             reg    sc_tck:f                                                             0.000    49.525
    1673   comp_gestion_hybrides_v4/control_alim/gen\.1\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1674   comp_gestion_hybrides_v4/control_alim/gen\.4\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1675   comp_gestion_hybrides_v4/control_alim/gen\.7\.latch_n/pilotage_n    q             reg    sc_tck:f                                                             0.000    49.525
    1676   COMP_LADDER_FPGA_SC_CONFIG/a\.4\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.536
    1677   COMP_LADDER_FPGA_SC_CONFIG/a\.6\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.553
    1678   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.553
    1679   COMP_LADDER_FPGA_SC_CONFIG/a\.7\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.553
    1680   allumage_hybride/a\.0\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1681   allumage_hybride/a\.10\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1682   allumage_hybride/a\.11\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1683   allumage_hybride/a\.12\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1684   allumage_hybride/a\.13\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1685   allumage_hybride/a\.14\.d\.e/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1686   allumage_hybride/a\.15\.b\.c/ff2_0                                  q             reg    sc_tck:f                                                             0.000    49.553
    1687   allumage_hybride/a\.1\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1688   allumage_hybride/a\.2\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1689   allumage_hybride/a\.3\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1690   allumage_hybride/a\.4\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1691   allumage_hybride/a\.5\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1692   allumage_hybride/a\.6\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1693   allumage_hybride/a\.7\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1694   allumage_hybride/a\.8\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1695   allumage_hybride/a\.9\.d\.e/ff2_0                                   q             reg    sc_tck:f                                                             0.000    49.553
    1696   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.558
    1697   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.0\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1698   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1699   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1700   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1701   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1702   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1703   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1704   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/data_out            q             reg    sc_tck:f                                                             0.000    49.558
    1705   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1706   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1707   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1708   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.558
    1709   COMP_LADDER_FPGA_SC_CONFIG/a\.5\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.558
    1710   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.10\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.564
    1711   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.564
    1712   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.564
    1713   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.564
    1714   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/data_out          q             reg    sc_tck:f                                                             0.000    49.564
    1715   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.564
    1716   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.564
    1717   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.564
    1718   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.564
    1719   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/data_out           q             reg    sc_tck:f                                                             0.000    49.564
    1720   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.0\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1721   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.10\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1722   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.11\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1723   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.12\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1724   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.13\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1725   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.14\.d\.e/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1726   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.15\.b\.c/data_out             q             reg    sc_tck:f                                                             0.000    49.564
    1727   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.1\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1728   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.2\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1729   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.3\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1730   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.4\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1731   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.5\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1732   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.6\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1733   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.7\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1734   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.8\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1735   COMP_ladder_fpga_SC_BYPASS_HYBRIDE/a\.9\.d\.e/data_out              q             reg    sc_tck:f                                                             0.000    49.564
    1736   COMP_ladder_fpga_SC_REF_LATCHUP/a\.0\.d\.e/data_out                 q             reg    sc_tck:f                                                             0.000    49.564
    1737   COMP_ladder_fpga_SC_REF_LATCHUP/a\.1\.b\.c/data_out                 q             reg    sc_tck:f                                                             0.000    49.564
    1738   COMP_LADDER_FPGA_SC_CONFIG/a\.10\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1739   COMP_LADDER_FPGA_SC_CONFIG/a\.11\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1740   COMP_LADDER_FPGA_SC_CONFIG/a\.12\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1741   COMP_LADDER_FPGA_SC_CONFIG/a\.13\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1742   COMP_LADDER_FPGA_SC_CONFIG/a\.14\.d\.e/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1743   COMP_LADDER_FPGA_SC_CONFIG/a\.15\.b\.c/data_out                     q             reg    sc_tck:f                                                             0.000    49.570
    1744   COMP_LADDER_FPGA_SC_CONFIG/a\.8\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.570
    1745   COMP_LADDER_FPGA_SC_CONFIG/a\.9\.d\.e/data_out                      q             reg    sc_tck:f                                                             0.000    49.570
    1746   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.1\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1747   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.12\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1748   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.14\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1749   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.16\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1750   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.18\.d\.e/scan_out          q             reg    sc_tck:f                                                             0.000    49.570
    1751   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.3\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1752   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.5\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1753   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.7\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1754   COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC/a\.9\.d\.e/scan_out           q             reg    sc_tck:f                                                             0.000    49.570
    1755   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.12\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1756   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.14\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1757   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.16\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1758   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.18\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1759   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.20\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1760   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.2\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1761   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.22\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1762   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.4\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1763   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.6\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1764   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.8\.d\.e/scan_out             q             reg    sc_tck:f                                                             0.000    49.570
    1765   COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE/a\.10\.d\.e/scan_out            q             reg    sc_tck:f                                                             0.000    49.570
    1766   COMP_ladder_fpga_SC_ETAT_REG/a\.8\.d\.e/scan_out                    q             reg    sc_tck:f                                                             0.000    49.570
    1767   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1768   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1769   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1770   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1771   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1772   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1773   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1774   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1775   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1776   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1777   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1778   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1779   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1780   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1781   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1782   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    95.601
    1783   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    95.944
    1784   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    96.142
    1785   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.325
    1786   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.327
    1787   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.327
    1788   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.338
    1789   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    96.511
    1790   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1791   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1792   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1793   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1794   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1795   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1796   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1797   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1798   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1799   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1800   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1801   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1802   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1803   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1804   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1805   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1806   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1807   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1808   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1809   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1810   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1811   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1812   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1813   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1814   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.601
    1815   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1816   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1817   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1818   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1819   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1820   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1821   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1822   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1823   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1824   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1825   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1826   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1827   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1828   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1829   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1830   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1831   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1832   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1833   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1834   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1835   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1836   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1837   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1838   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1839   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1840   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1841   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1842   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1843   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1844   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1845   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1846   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.607
    1847   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1848   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1849   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1850   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1851   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1852   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1853   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1854   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1855   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1856   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1857   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1858   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1859   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1860   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1861   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1862   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.736
    1863   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.965
    1864   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    96.965
    1865   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1866   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1867   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1868   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1869   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1870   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1871   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1872   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1873   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1874   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1875   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1876   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1877   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1878   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1879   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1880   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    96.988
    1881   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.005
    1882   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.005
    1883   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1884   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1885   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1886   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1887   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1888   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1889   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1890   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1891   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1892   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1893   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1894   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1895   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1896   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1897   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1898   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1899   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1900   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1901   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1902   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1903   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    97.039
    1904   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.118
    1905   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.147
    1906   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.204
    1907   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.328
    1908   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.580
    1909   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    97.623
    1910   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[0]                     q             reg    sc_tck:r                                                             0.000    97.623
    1911   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[4]                     q             reg    sc_tck:r                                                             0.000    97.625
    1912   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.770
    1913   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.770
    1914   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    97.770
    1915   comp_gestion_hybrides_v4/control_latchup/enable_latchup_n[15]       q             reg    sc_tck:r                                                             0.000    97.849
    1916   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    98.044
    1917   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present[11]                    q             reg    sc_tck:r                                                             0.000    98.044
    1918   COM_LADDER_SC_INSTRUC_REG/a\.4\.b\.c/data_out                       q             reg    sc_tck:f                                                             0.000    98.152
    1919   COM_LADDER_SC_INSTRUC_REG/a\.0\.d\.e/data_out                       q             reg    sc_tck:f                                                             0.000    98.208
    1920   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1921   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1922   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1923   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1924   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1925   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1926   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1927   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1928   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1929   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1930   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1931   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1932   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1933   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1934   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1935   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1936   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1937   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1938   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1939   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1940   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1941   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1942   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1943   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1944   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1945   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1946   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1947   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1948   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1949   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1950   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1951   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1952   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1953   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1954   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1955   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1956   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1957   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1958   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1959   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1960   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1961   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1962   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1963   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1964   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1965   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1966   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1967   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1968   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1969   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1970   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1971   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1972   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1973   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1974   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1975   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1976   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1977   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1978   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1979   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1980   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1981   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1982   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1983   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1984   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1985   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1986   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1987   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1988   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1989   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1990   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1991   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1992   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1993   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1994   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1995   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1996   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1997   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1998   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    1999   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2000   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2001   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2002   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2003   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2004   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2005   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2006   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2007   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2008   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2009   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2010   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2011   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2012   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2013   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2014   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2015   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2016   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2017   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2018   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2019   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2020   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2021   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2022   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2023   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2024   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2025   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2026   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2027   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2028   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2029   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2030   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2031   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2032   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2033   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2034   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2035   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2036   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2037   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2038   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2039   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2040   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2041   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2042   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2043   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2044   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2045   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2046   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2047   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2048   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2049   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2050   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2051   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2052   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2053   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2054   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2055   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2056   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2057   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2058   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2059   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2060   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2061   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2062   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2063   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2064   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2065   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2066   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2067   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2068   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2069   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2070   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2071   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2072   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2073   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2074   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2075   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2076   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2077   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2078   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2079   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2080   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2081   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2082   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2083   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2084   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2085   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2086   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2087   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2088   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2089   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2090   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2091   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2092   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2093   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2094   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2095   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2096   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2097   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2098   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2099   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2100   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2101   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2102   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2103   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2104   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2105   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2106   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2107   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2108   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2109   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2110   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2111   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2112   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2113   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2114   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2115   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2116   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2117   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2118   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2119   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2120   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2121   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2122   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2123   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2124   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2125   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2126   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2127   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2128   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2129   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2130   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2131   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2132   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2133   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2134   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2135   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2136   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2137   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2138   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2139   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2140   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2141   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2142   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2143   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2144   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2145   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2146   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2147   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2148   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2149   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2150   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2151   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2152   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2153   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2154   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2155   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2156   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2157   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2158   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret_0                  q             reg    sc_tck:r                                                             0.000    98.309
    2159   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2160   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2161   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2162   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2163   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2164   COMP_ladder_fpga_SC_TAP_CONTROL/updateIR                            q             reg    sc_tck:f                                                             0.000    98.326
    2165   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2166   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2167   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2168   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2169   COMP_ladder_fpga_SC_TAP_CONTROL/etat_present_ret                    q             reg    sc_tck:r                                                             0.000    98.960
    2170   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     activeclock   reg    System                                                               0.000   100.297
    2171   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     clkbad[1]     reg    System                                                               0.000   100.297
    2172   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     clkbad[0]     reg    System                                                               0.000   100.297
    2173   comp_mega_func_pll_40MHz_switchover_cycloneIII/altpll_component     locked        reg    System                                                               0.000   100.303
    2174   level_shifter_dac_load_indice[0]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   122.059
    2175   ladder_fpga_level_shifter_dac_state_illegalpipe1                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   124.479
    2176   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2177   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2178   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2179   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2180   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2181   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2182   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2183   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2184   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2185   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2186   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2187   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2188   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2189   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2190   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2191   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2192   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2193   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2194   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2195   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2196   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2197   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.299
    2198   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   245.766
    2199   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.011
    2200   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2201   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2202   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2203   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2204   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2205   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2206   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2207   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2208   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2209   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2210   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2211   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.302
    2212   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2213   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2214   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2215   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2216   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2217   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2218   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2219   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2220   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2221   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2222   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2223   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.597
    2224   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2225   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2226   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2227   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2228   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2229   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2230   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2231   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2232   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2233   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2234   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2235   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.602
    2236   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.746
    2237   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   246.848
    2238   comp_mesure_temperature/cnt[10]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.014
    2239   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2240   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2241   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2242   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2243   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2244   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2245   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2246   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2247   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2248   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2249   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2250   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.085
    2251   comp_mesure_temperature/cnt[11]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.134
    2252   comp_mesure_temperature/cnt[8]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.224
    2253   comp_mesure_temperature/cnt[7]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.451
    2254   comp_mesure_temperature/cnt[20]                                     q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.486
    2255   ladder_fpga_level_shifter_dac_state[6]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.788
    2256   ladder_fpga_level_shifter_dac_state[5]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.800
    2257   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.883
    2258   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.941
    2259   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   247.999
    2260   ladder_fpga_level_shifter_dac_state[5]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.039
    2261   ladder_fpga_level_shifter_dac_state[5]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.039
    2262   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.057
    2263   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.115
    2264   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.173
    2265   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.231
    2266   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.289
    2267   ladder_fpga_level_shifter_dac_state[6]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.289
    2268   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.347
    2269   level_shifter_dac_load_indice[3]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.371
    2270   level_shifter_dac_load_indice[3]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.371
    2271   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.405
    2272   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2273   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2274   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2275   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2276   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2277   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2278   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2279   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2280   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2281   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2282   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2283   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2284   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2285   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2286   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2287   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2288   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2289   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2290   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2291   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2292   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2293   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2294   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2295   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2296   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2297   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2298   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2299   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2300   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2301   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2302   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2303   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.458
    2304   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2305   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2306   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2307   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2308   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2309   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2310   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2311   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2312   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2313   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.463
    2314   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.469
    2315   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.469
    2316   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.469
    2317   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.469
    2318   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.521
    2319   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.579
    2320   level_shifter_dac_load_indice[3]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.610
    2321   level_shifter_dac_load_indice[3]                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.632
    2322   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.637
    2323   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.695
    2324   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.721
    2325   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.721
    2326   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.721
    2327   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.733
    2328   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.733
    2329   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.733
    2330   comp_mesure_temperature/sTemp_in                                    q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.733
    2331   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.753
    2332   ladder_fpga_level_shifter_dac_state[5]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.801
    2333   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.811
    2334   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.869
    2335   ladder_fpga_level_shifter_dac_state[6]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.904
    2336   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.927
    2337   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   248.985
    2338   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.043
    2339   ladder_fpga_level_shifter_dac_state[4]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.065
    2340   ladder_fpga_level_shifter_dac_state[1]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.081
    2341   ladder_fpga_level_shifter_dac_state[0]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.081
    2342   comp_mesure_temperature/cnt[0]                                      q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.103
    2343   ladder_fpga_level_shifter_dac_state[4]                              q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.434
    2344   comp_mesure_temperature/state[10]                                   q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.467
    2345   comp_mesure_temperature/temperature_in_sync                         q             reg    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock:r         0.000   249.479
    2346   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.457
    2347   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.457
    2348   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.515
    2349   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.515
    2350   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.573
    2351   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.573
    2352   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.631
    2353   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.631
    2354   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.689
    2355   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.689
    2356   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.747
    2357   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.747
    2358   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.805
    2359   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.805
    2360   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.863
    2361   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.863
    2362   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.921
    2363   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.921
    2364   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   998.979
    2365   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   998.979
    2366   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   999.037
    2367   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   999.037
    2368   ladder_fpga_nbr_hold[0]                                             q             reg    ladder_fpga|holdin_echelle:r                                         0.000   999.097
    2369   ladder_fpga_nbr_test[0]                                             q             reg    ladder_fpga|testin_echelle:r                                         0.000   999.097
