Time resolution is 1 ps
$finish called at time : 40 ns : File "E:/Codes/verilog-vivado/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v" Line 45
