;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @117, -109
	SUB @117, -109
	SUB @127, 406
	CMP 0, 0
	SUB 0, 0
	MOV 7, <-20
	SUB @0, @2
	SUB 0, 0
	SUB #12, @200
	ADD 3, @220
	ADD <270, 1
	SUB @127, 106
	SLT 270, 60
	SUB @0, @2
	ADD 270, 60
	ADD 270, 60
	SUB @127, 406
	SUB @127, 406
	SUB @0, @2
	MOV -7, <-20
	SLT @130, 9
	SUB @0, @2
	SUB @-127, 100
	SUB @-127, 100
	CMP @127, 106
	SUB 0, 0
	SUB 0, 0
	SUB 1, <-2
	SUB 0, 0
	SUB 0, 0
	MOV -7, <-20
	SUB 0, 0
	SUB @127, 106
	SLT -7, <-0
	SPL 0, <-22
	JMP -7, @-20
	JMN 0, <-22
	ADD 0, 0
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
