Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 13 17:30:48 2017
| Host         : DESKTOP-UUUV63S running 64-bit major release  (build 9200)
| Command      : report_methodology -file demo1_methodology_drc_routed.rpt -rpx demo1_methodology_drc_routed.rpx
| Design       : demo1
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) CLK 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw0 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw1 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw2 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw3 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw4 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw5 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw6 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw7 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led0 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led1 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led2 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led3 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led4 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led5 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led6 relative to clock(s) CLK 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led7 relative to clock(s) CLK 
Related violations: <none>


