# TCL File Generated by Component Editor 15.0
# Sun Jun 12 20:10:55 COT 2016
# DO NOT MODIFY


# 
# timer_ece10243upb2016 "timer_ece10243upb2016" v1.0
# Holguer A. Becerra 2016.06.12.20:10:55
# Clase Custom Hardware ece10243upb2016, ejemplo de como crear un sistema especialmente conectado al avalon del Nios II
# 

# 
# request TCL package from ACDS 15.0
# 
package require -exact qsys 15.0


# 
# module timer_ece10243upb2016
# 
set_module_property DESCRIPTION "Clase Custom Hardware ece10243upb2016, ejemplo de como crear un sistema especialmente conectado al avalon del Nios II"
set_module_property NAME timer_ece10243upb2016
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP UPB
set_module_property AUTHOR "Holguer A. Becerra"
set_module_property ICON_PATH modules/
set_module_property DISPLAY_NAME timer_ece10243upb2016
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL timer_ece10243upb2016
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file div_freq.v VERILOG PATH div_freq.v
add_fileset_file syncro.v VERILOG PATH syncro.v
add_fileset_file timer_ece10243upb2016.v VERILOG PATH timer_ece10243upb2016.v TOP_LEVEL_FILE


# 
# documentation links
# 
add_documentation_link "Nios II Custom Hardware" https://sites.google.com/site/ece10243upb2016


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 timer_address address Input 3
add_interface_port avalon_slave_0 timer_chipselect chipselect Input 1
add_interface_port avalon_slave_0 timer_readdata readdata Output 32
add_interface_port avalon_slave_0 timer_write write Input 1
add_interface_port avalon_slave_0 timer_writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point timer
# 
add_interface timer conduit end
set_interface_property timer associatedClock clock
set_interface_property timer associatedReset reset
set_interface_property timer ENABLED true
set_interface_property timer EXPORT_OF ""
set_interface_property timer PORT_NAME_MAP ""
set_interface_property timer CMSIS_SVD_VARIABLES ""
set_interface_property timer SVD_ADDRESS_GROUP ""

add_interface_port timer toggle export Output 1


# 
# connection point interrupt
# 
add_interface interrupt interrupt end
set_interface_property interrupt associatedAddressablePoint avalon_slave_0
set_interface_property interrupt associatedClock clock
set_interface_property interrupt bridgedReceiverOffset ""
set_interface_property interrupt bridgesToReceiver ""
set_interface_property interrupt ENABLED true
set_interface_property interrupt EXPORT_OF ""
set_interface_property interrupt PORT_NAME_MAP ""
set_interface_property interrupt CMSIS_SVD_VARIABLES ""
set_interface_property interrupt SVD_ADDRESS_GROUP ""

add_interface_port interrupt timer_irq irq Output 1

