Analysis & Synthesis report for xor_nn
Sun Apr 10 13:04:51 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated
 13. Source assignments for neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated
 14. Source assignments for neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |xor_nn
 16. Parameter Settings for User Entity Instance: neuron:n_1_1
 17. Parameter Settings for User Entity Instance: neuron:n_1_1|sigmoid:sig_uut
 18. Parameter Settings for User Entity Instance: neuron:n_1_2
 19. Parameter Settings for User Entity Instance: neuron:n_1_2|sigmoid:sig_uut
 20. Parameter Settings for User Entity Instance: neuron:n_2_1
 21. Parameter Settings for User Entity Instance: neuron:n_2_1|sigmoid:sig_uut
 22. Parameter Settings for Inferred Entity Instance: neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0
 23. Parameter Settings for Inferred Entity Instance: neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0
 24. Parameter Settings for Inferred Entity Instance: neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0
 25. Parameter Settings for Inferred Entity Instance: neuron:n_1_2|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: neuron:n_1_2|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: neuron:n_1_1|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: neuron:n_1_1|lpm_mult:Mult0
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "neuron:n_2_1"
 32. Port Connectivity Checks: "neuron:n_1_2"
 33. Port Connectivity Checks: "neuron:n_1_1"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 10 13:04:51 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; xor_nn                                      ;
; Top-level Entity Name              ; xor_nn                                      ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 477                                         ;
;     Total combinational functions  ; 477                                         ;
;     Dedicated logic registers      ; 9                                           ;
; Total registers                    ; 9                                           ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,883,584                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; xor_nn             ; xor_nn             ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; neuron.v                                ; yes             ; User Verilog HDL File                                 ; /home/krish/Downloads/xor_nn/neuron.v                                                   ;         ;
; sigmoid.v                               ; yes             ; User Verilog HDL File                                 ; /home/krish/Downloads/xor_nn/sigmoid.v                                                  ;         ;
; xor_nn.v                                ; yes             ; User Verilog HDL File                                 ; /home/krish/Downloads/xor_nn/xor_nn.v                                                   ;         ;
; sigmoid_values.txt                      ; yes             ; Auto-Found File                                       ; /home/krish/Downloads/xor_nn/sigmoid_values.txt                                         ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal191.inc                          ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_o471.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf                                     ;         ;
; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/krish/Downloads/xor_nn/db/xor_nn.ram0_sigmoid_f987a096.hdl.mif                    ;         ;
; db/decode_eca.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/decode_eca.tdf                                          ;         ;
; db/mux_ksb.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/mux_ksb.tdf                                             ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                             ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                             ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                          ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                        ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                      ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                             ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                         ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                             ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                 ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_5oh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/add_sub_5oh.tdf                                         ;         ;
; db/add_sub_bdh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/add_sub_bdh.tdf                                         ;         ;
; db/add_sub_9oh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/krish/Downloads/xor_nn/db/add_sub_9oh.tdf                                         ;         ;
; altshift.tdf                            ; yes             ; Megafunction                                          ; /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 49               ;
; Total memory bits        ; 2883584          ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 361              ;
; Total fan-out            ; 6867             ;
; Average fan-out          ; 7.34             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name     ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |xor_nn                                           ; 477 (1)             ; 9 (0)                     ; 2883584     ; 0            ; 0       ; 0         ; 0         ; 49   ; 0            ; |xor_nn                                                                                                                                     ; xor_nn          ; work         ;
;    |neuron:n_1_1|                                 ; 177 (18)            ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1                                                                                                                        ; neuron          ; work         ;
;       |lpm_mult:Mult0|                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0                                                                                                         ; lpm_mult        ; work         ;
;          |multcore:mult_core|                     ; 33 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore        ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_bdh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bdh:auto_generated                      ; add_sub_bdh     ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_5oh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5oh:auto_generated                      ; add_sub_5oh     ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                      |add_sub_9oh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9oh:auto_generated ; add_sub_9oh     ; work         ;
;       |lpm_mult:Mult1|                            ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1                                                                                                         ; lpm_mult        ; work         ;
;          |multcore:mult_core|                     ; 34 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore        ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_bdh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bdh:auto_generated                      ; add_sub_bdh     ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_5oh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5oh:auto_generated                      ; add_sub_5oh     ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                      |add_sub_9oh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9oh:auto_generated ; add_sub_9oh     ; work         ;
;       |sigmoid:sig_uut|                           ; 92 (0)              ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|sigmoid:sig_uut                                                                                                        ; sigmoid         ; work         ;
;          |altsyncram:rom_rtl_0|                   ; 92 (0)              ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0                                                                                   ; altsyncram      ; work         ;
;             |altsyncram_o471:auto_generated|      ; 92 (0)              ; 3 (3)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated                                                    ; altsyncram_o471 ; work         ;
;                |decode_eca:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|decode_eca:rden_decode                             ; decode_eca      ; work         ;
;                |mux_ksb:mux2|                     ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|mux_ksb:mux2                                       ; mux_ksb         ; work         ;
;    |neuron:n_1_2|                                 ; 177 (18)            ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2                                                                                                                        ; neuron          ; work         ;
;       |lpm_mult:Mult0|                            ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0                                                                                                         ; lpm_mult        ; work         ;
;          |multcore:mult_core|                     ; 34 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore        ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_bdh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bdh:auto_generated                      ; add_sub_bdh     ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_5oh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5oh:auto_generated                      ; add_sub_5oh     ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                      |add_sub_9oh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9oh:auto_generated ; add_sub_9oh     ; work         ;
;       |lpm_mult:Mult1|                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1                                                                                                         ; lpm_mult        ; work         ;
;          |multcore:mult_core|                     ; 33 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore        ; work         ;
;             |mpar_add:padder|                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_bdh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bdh:auto_generated                      ; add_sub_bdh     ; work         ;
;                |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                   |add_sub_5oh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_5oh:auto_generated                      ; add_sub_5oh     ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                      |add_sub_9oh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9oh:auto_generated ; add_sub_9oh     ; work         ;
;       |sigmoid:sig_uut|                           ; 92 (0)              ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|sigmoid:sig_uut                                                                                                        ; sigmoid         ; work         ;
;          |altsyncram:rom_rtl_0|                   ; 92 (0)              ; 3 (0)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0                                                                                   ; altsyncram      ; work         ;
;             |altsyncram_o471:auto_generated|      ; 92 (0)              ; 3 (3)                     ; 917504      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated                                                    ; altsyncram_o471 ; work         ;
;                |decode_eca:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|decode_eca:rden_decode                             ; decode_eca      ; work         ;
;                |mux_ksb:mux2|                     ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|mux_ksb:mux2                                       ; mux_ksb         ; work         ;
;    |neuron:n_2_1|                                 ; 122 (18)            ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1                                                                                                                        ; neuron          ; work         ;
;       |sigmoid:sig_uut|                           ; 104 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1|sigmoid:sig_uut                                                                                                        ; sigmoid         ; work         ;
;          |altsyncram:rom_rtl_0|                   ; 104 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0                                                                                   ; altsyncram      ; work         ;
;             |altsyncram_o471:auto_generated|      ; 104 (0)             ; 3 (3)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated                                                    ; altsyncram_o471 ; work         ;
;                |decode_eca:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|decode_eca:rden_decode                             ; decode_eca      ; work         ;
;                |mux_ksb:mux2|                     ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |xor_nn|neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|mux_ksb:mux2                                       ; mux_ksb         ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                     ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+
; neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ;
; neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ;
; neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; neuron:n_1_1|sigmoid:sig_uut|q[14,15] ; Lost fanout        ;
; neuron:n_1_2|sigmoid:sig_uut|q[14,15] ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+---------------------------------------+----------------------------------------+------+
; Register Name                         ; Megafunction                           ; Type ;
+---------------------------------------+----------------------------------------+------+
; neuron:n_2_1|sigmoid:sig_uut|q[0..15] ; neuron:n_2_1|sigmoid:sig_uut|rom_rtl_0 ; RAM  ;
; neuron:n_1_2|sigmoid:sig_uut|q[0..13] ; neuron:n_1_2|sigmoid:sig_uut|rom_rtl_0 ; RAM  ;
; neuron:n_1_1|sigmoid:sig_uut|q[0..13] ; neuron:n_1_1|sigmoid:sig_uut|rom_rtl_0 ; RAM  ;
+---------------------------------------+----------------------------------------+------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |xor_nn ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_w         ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_1_1 ;
+----------------+-----------+------------------------------+
; Parameter Name ; Value     ; Type                         ;
+----------------+-----------+------------------------------+
; inputs         ; 3         ; Signed Integer               ;
; layer_no       ; 1         ; Signed Integer               ;
; neuron_no      ; 1         ; Signed Integer               ;
; data_w         ; 16        ; Signed Integer               ;
; file           ; w_1_1.txt ; String                       ;
+----------------+-----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_1_1|sigmoid:sig_uut ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_1_2 ;
+----------------+-----------+------------------------------+
; Parameter Name ; Value     ; Type                         ;
+----------------+-----------+------------------------------+
; inputs         ; 3         ; Signed Integer               ;
; layer_no       ; 1         ; Signed Integer               ;
; neuron_no      ; 2         ; Signed Integer               ;
; data_w         ; 16        ; Signed Integer               ;
; file           ; w_1_2.txt ; String                       ;
+----------------+-----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_1_2|sigmoid:sig_uut ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_2_1 ;
+----------------+-----------+------------------------------+
; Parameter Name ; Value     ; Type                         ;
+----------------+-----------+------------------------------+
; inputs         ; 3         ; Signed Integer               ;
; layer_no       ; 2         ; Signed Integer               ;
; neuron_no      ; 1         ; Signed Integer               ;
; data_w         ; 16        ; Signed Integer               ;
; file           ; w_2_1.txt ; String                       ;
+----------------+-----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neuron:n_2_1|sigmoid:sig_uut ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------+
; Parameter Name                     ; Value                                   ; Type                ;
+------------------------------------+-----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped             ;
; OPERATION_MODE                     ; ROM                                     ; Untyped             ;
; WIDTH_A                            ; 16                                      ; Untyped             ;
; WIDTHAD_A                          ; 16                                      ; Untyped             ;
; NUMWORDS_A                         ; 65536                                   ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WIDTH_B                            ; 1                                       ; Untyped             ;
; WIDTHAD_B                          ; 1                                       ; Untyped             ;
; NUMWORDS_B                         ; 1                                       ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped             ;
; BYTE_SIZE                          ; 8                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; INIT_FILE                          ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV GX                           ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_o471                         ; Untyped             ;
+------------------------------------+-----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------+
; Parameter Name                     ; Value                                   ; Type                ;
+------------------------------------+-----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped             ;
; OPERATION_MODE                     ; ROM                                     ; Untyped             ;
; WIDTH_A                            ; 16                                      ; Untyped             ;
; WIDTHAD_A                          ; 16                                      ; Untyped             ;
; NUMWORDS_A                         ; 65536                                   ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WIDTH_B                            ; 1                                       ; Untyped             ;
; WIDTHAD_B                          ; 1                                       ; Untyped             ;
; NUMWORDS_B                         ; 1                                       ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped             ;
; BYTE_SIZE                          ; 8                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; INIT_FILE                          ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV GX                           ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_o471                         ; Untyped             ;
+------------------------------------+-----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------+
; Parameter Name                     ; Value                                   ; Type                ;
+------------------------------------+-----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped             ;
; OPERATION_MODE                     ; ROM                                     ; Untyped             ;
; WIDTH_A                            ; 16                                      ; Untyped             ;
; WIDTHAD_A                          ; 16                                      ; Untyped             ;
; NUMWORDS_A                         ; 65536                                   ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WIDTH_B                            ; 1                                       ; Untyped             ;
; WIDTHAD_B                          ; 1                                       ; Untyped             ;
; NUMWORDS_B                         ; 1                                       ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped             ;
; BYTE_SIZE                          ; 8                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; INIT_FILE                          ; db/xor_nn.ram0_sigmoid_f987a096.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV GX                           ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_o471                         ; Untyped             ;
+------------------------------------+-----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_2|lpm_mult:Mult0         ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 32            ; Untyped             ;
; LPM_WIDTHR                                     ; 32            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_2|lpm_mult:Mult1         ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 32            ; Untyped             ;
; LPM_WIDTHR                                     ; 32            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_1|lpm_mult:Mult1         ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 32            ; Untyped             ;
; LPM_WIDTHR                                     ; 32            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron:n_1_1|lpm_mult:Mult0         ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16            ; Untyped             ;
; LPM_WIDTHB                                     ; 16            ; Untyped             ;
; LPM_WIDTHP                                     ; 32            ; Untyped             ;
; LPM_WIDTHR                                     ; 32            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 3                                                 ;
; Entity Instance                           ; neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 4                           ;
; Entity Instance                       ; neuron:n_1_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                          ;
;     -- LPM_WIDTHB                     ; 16                          ;
;     -- LPM_WIDTHP                     ; 32                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; neuron:n_1_2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                          ;
;     -- LPM_WIDTHB                     ; 16                          ;
;     -- LPM_WIDTHP                     ; 32                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; neuron:n_1_1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                          ;
;     -- LPM_WIDTHB                     ; 16                          ;
;     -- LPM_WIDTHP                     ; 32                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; neuron:n_1_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                          ;
;     -- LPM_WIDTHB                     ; 16                          ;
;     -- LPM_WIDTHP                     ; 32                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "neuron:n_2_1"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in[47..45] ; Input ; Info     ; Stuck at GND ;
; in[43..32] ; Input ; Info     ; Stuck at GND ;
; in[44]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "neuron:n_1_2"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in[47..45] ; Input ; Info     ; Stuck at GND ;
; in[43..32] ; Input ; Info     ; Stuck at GND ;
; in[44]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "neuron:n_1_1"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in[47..45] ; Input ; Info     ; Stuck at GND ;
; in[43..32] ; Input ; Info     ; Stuck at GND ;
; in[44]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 9                           ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 477                         ;
;     arith             ; 104                         ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 89                          ;
;     normal            ; 373                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 262                         ;
; cycloneiii_ram_block  ; 352                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 5.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Apr 10 13:04:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xor_nn -c xor_nn
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file neuron.v
    Info (12023): Found entity 1: neuron File: /home/krish/Downloads/xor_nn/neuron.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sigmoid.v
    Info (12023): Found entity 1: sigmoid File: /home/krish/Downloads/xor_nn/sigmoid.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_nn.v
    Info (12023): Found entity 1: xor_nn File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at neuron.v(9): Parameter Declaration in module "neuron" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/krish/Downloads/xor_nn/neuron.v Line: 9
Info (12127): Elaborating entity "xor_nn" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at xor_nn.v(16): Hey File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 16
Info (12128): Elaborating entity "neuron" for hierarchy "neuron:n_1_1" File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 31
Warning (10230): Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16) File: /home/krish/Downloads/xor_nn/neuron.v Line: 40
Info (12128): Elaborating entity "sigmoid" for hierarchy "neuron:n_1_1|sigmoid:sig_uut" File: /home/krish/Downloads/xor_nn/neuron.v Line: 30
Warning (10030): Net "rom.data_a" at sigmoid.v(9) has no driver or initial value, using a default initial value '0' File: /home/krish/Downloads/xor_nn/sigmoid.v Line: 9
Warning (10030): Net "rom.waddr_a" at sigmoid.v(9) has no driver or initial value, using a default initial value '0' File: /home/krish/Downloads/xor_nn/sigmoid.v Line: 9
Warning (10030): Net "rom.we_a" at sigmoid.v(9) has no driver or initial value, using a default initial value '0' File: /home/krish/Downloads/xor_nn/sigmoid.v Line: 9
Info (12128): Elaborating entity "neuron" for hierarchy "neuron:n_1_2" File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 38
Warning (10230): Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16) File: /home/krish/Downloads/xor_nn/neuron.v Line: 40
Info (12128): Elaborating entity "neuron" for hierarchy "neuron:n_2_1" File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 45
Warning (10230): Verilog HDL assignment warning at neuron.v(40): truncated value with size 32 to match size of target (16) File: /home/krish/Downloads/xor_nn/neuron.v Line: 40
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron:n_2_1|sigmoid:sig_uut|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron:n_1_2|sigmoid:sig_uut|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neuron:n_1_1|sigmoid:sig_uut|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/xor_nn.ram0_sigmoid_f987a096.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n_1_2|Mult0" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n_1_2|Mult1" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n_1_1|Mult1" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron:n_1_1|Mult0" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
Info (12130): Elaborated megafunction instantiation "neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "neuron:n_2_1|sigmoid:sig_uut|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/xor_nn.ram0_sigmoid_f987a096.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o471.tdf
    Info (12023): Found entity 1: altsyncram_o471 File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_eca.tdf
    Info (12023): Found entity 1: decode_eca File: /home/krish/Downloads/xor_nn/db/decode_eca.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf
    Info (12023): Found entity 1: mux_ksb File: /home/krish/Downloads/xor_nn/db/mux_ksb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/xor_nn.ram0_sigmoid_f987a096.hdl.mif"
Info (12130): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
Info (12133): Instantiated megafunction "neuron:n_1_2|lpm_mult:Mult0" with the following parameter: File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5oh.tdf
    Info (12023): Found entity 1: add_sub_5oh File: /home/krish/Downloads/xor_nn/db/add_sub_5oh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bdh.tdf
    Info (12023): Found entity 1: add_sub_bdh File: /home/krish/Downloads/xor_nn/db/add_sub_bdh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9oh.tdf
    Info (12023): Found entity 1: add_sub_9oh File: /home/krish/Downloads/xor_nn/db/add_sub_9oh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "neuron:n_1_2|lpm_mult:Mult0" File: /home/krish/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "neuron:n_1_2|lpm_mult:Mult1" File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
Info (12133): Instantiated megafunction "neuron:n_1_2|lpm_mult:Mult1" with the following parameter: File: /home/krish/Downloads/xor_nn/neuron.v Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a14" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 336
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a15" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 357
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a30" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 672
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a31" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 693
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a46" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1008
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a47" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1029
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a62" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1344
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a63" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1365
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a78" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1680
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a79" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1701
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a94" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2016
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a95" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2037
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a110" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2352
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a111" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2373
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a126" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2688
        Warning (14320): Synthesized away node "neuron:n_1_1|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a127" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2709
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a14" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 336
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a15" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 357
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a30" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 672
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a31" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 693
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a46" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1008
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a47" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1029
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a62" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1344
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a63" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1365
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a78" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1680
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a79" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 1701
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a94" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2016
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a95" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2037
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a110" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2352
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a111" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2373
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a126" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2688
        Warning (14320): Synthesized away node "neuron:n_1_2|sigmoid:sig_uut|altsyncram:rom_rtl_0|altsyncram_o471:auto_generated|ram_block1a127" File: /home/krish/Downloads/xor_nn/db/altsyncram_o471.tdf Line: 2709
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "B[15]" File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 5
    Warning (15610): No output dependent on input pin "A[15]" File: /home/krish/Downloads/xor_nn/xor_nn.v Line: 5
Info (21057): Implemented 887 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 486 logic cells
    Info (21064): Implemented 352 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 1089 megabytes
    Info: Processing ended: Sun Apr 10 13:04:51 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


