#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 19 17:09:23 2024
# Process ID: 18072
# Current directory: D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper.vdi
# Journal file: D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
Command: open_checkpoint D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1068.273 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1068.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1340.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1340.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1340.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1340.930 ; gain = 272.656
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1355.227 ; gain = 14.297

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1debc70f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1443.195 ; gain = 87.969

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/.Xil/Vivado-18072-DESKTOP-QRD0GDR/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d92fb539

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b9a1e3d3

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 1853 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b9a1e3d3

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1837 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13a027681

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2780 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 620 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1a4915f1d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1a4915f1d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a4915f1d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1847 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                           1853  |
|  Constant propagation         |               0  |               0  |                                           1837  |
|  Sweep                        |               0  |               0  |                                           2780  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1847  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1681.586 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d8bc4e0d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 1681.586 ; gain = 46.480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8bc4e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1681.586 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8bc4e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d8bc4e0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:01:30 . Memory (MB): peak = 1681.586 ; gain = 340.656
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1681.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[0]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[0]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[10]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[10]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[11]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[11]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[12]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[12]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[13]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[13]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[14]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[14]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[15]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[15]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[16]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[16]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[17]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[17]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[18]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[18]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[19]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[19]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[1]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[1]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[20]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[20]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[21]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[21]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[22]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[22]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[23]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[23]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[24]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[24]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[25]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[25]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[26]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[26]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[27]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[27]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[28]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[28]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[29]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[29]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[2]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[2]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[30]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[30]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[31]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[31]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[32]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[32]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[33]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[33]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[34]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[34]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[35]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[35]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[36]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[36]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[37]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[37]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[38]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[38]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[39]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[39]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[3]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[3]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[40]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[40]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[41]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[41]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[42]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[42]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[43]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[43]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[44]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[44]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[45]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[45]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[46]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[46]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[47]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[47]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[48]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[48]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[49]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[49]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[4]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[4]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[50]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[50]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[51]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[51]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[52]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[52]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[53]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[53]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[54]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[54]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[55]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[55]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[56]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[56]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[57]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[57]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[58]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[58]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[59]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[59]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[5]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[5]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[60]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[60]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[61]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[61]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[62]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[62]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[63]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[63]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[6]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[6]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[7]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[7]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[8]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[8]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[9]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[9]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[0]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[0]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[10]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[10]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[11]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[11]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[12]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[12]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[13]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[13]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[14]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[14]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[15]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[15]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[16]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[16]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[17]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[17]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[18]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[18]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[19]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[19]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[1]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[1]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[20]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[20]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[21]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[21]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[22]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[22]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[23]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[23]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[24]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[24]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[25]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[25]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[26]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[26]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[27]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[27]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[28]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[28]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[29]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[29]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[2]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[2]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[30]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[30]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[31]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[31]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[32]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[32]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[33]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[33]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[34]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[34]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[35]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[35]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[36]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[36]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[37]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[37]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[38]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[38]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[39]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[39]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[3]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[3]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[40]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[40]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[41]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[41]/w15_inferred_i_1.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 128 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8c443c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1681.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d395b45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1730982ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.947 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1730982ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.951 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1730982ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b57ccd0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 106 nets or cells. Created 0 new cell, deleted 106 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            106  |                   106  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            106  |                   106  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23c570909

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 206e1b3b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 206e1b3b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 275ce2d53

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14fa4020e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1402297d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12f32fd93

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 245daf75c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17124501f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 161347e60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 161347e60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13286c0bd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.367 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22c74067a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1685.605 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d2eb8c3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1685.605 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13286c0bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.367. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 186d93d8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020
Phase 4.1 Post Commit Optimization | Checksum: 186d93d8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 186d93d8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 186d93d8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1685.605 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 122e04fa6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 122e04fa6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020
Ending Placer Task | Checksum: 6efa9411

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.605 ; gain = 4.020
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 102 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1685.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1685.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1685.605 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 102 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1717.926 ; gain = 17.898
INFO: [Common 17-1381] The checkpoint 'D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[0]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[0]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[0]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[10]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[10]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[10]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[11]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[11]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[11]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[12]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[12]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[12]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[13]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[13]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[13]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[14]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[14]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[14]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[15]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[15]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[15]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[16]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[16]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[16]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[17]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[17]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[17]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[18]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[18]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[18]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[19]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[19]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[19]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[1]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[1]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[1]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[20]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[20]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[20]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[21]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[21]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[21]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[22]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[22]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[22]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[23]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[23]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[23]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[24]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[24]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[24]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[25]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[25]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[25]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[26]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[26]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[26]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[27]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[27]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[27]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[28]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[28]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[28]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[29]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[29]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[29]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[2]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[2]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[2]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[30]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[30]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[30]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[31]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[31]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[31]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[32]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[32]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[32]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[33]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[33]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[33]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[34]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[34]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[34]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[35]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[35]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[35]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[36]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[36]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[36]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[37]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[37]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[37]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[38]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[38]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[38]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[39]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[39]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[39]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[3]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[3]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[3]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[40]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[40]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[40]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[41]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[41]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[41]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[42]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[42]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[42]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[43]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[43]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[43]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[44]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[44]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[44]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[45]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[45]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[45]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[46]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[46]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[46]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[47]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[47]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[47]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[48]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[48]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[48]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[49]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[49]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[49]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[4]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[4]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[4]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[50]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[50]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[50]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[51]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[51]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[51]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[52]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[52]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[52]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[53]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[53]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[53]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[54]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[54]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[54]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[55]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[55]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[55]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[56]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[56]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[56]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[57]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[57]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[57]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[58]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[58]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[58]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[59]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[59]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[59]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[5]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[5]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[5]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[60]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[60]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[60]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[61]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[61]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[61]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[62]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[62]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[62]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[63]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[63]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[63]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[6]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[6]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[6]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[7]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[7]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[7]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[8]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[8]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[8]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[9]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_1[9]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_1[9]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[0]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[0]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[0]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[10]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[10]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[10]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[11]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[11]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[11]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[12]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[12]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[12]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[13]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[13]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[13]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[14]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[14]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[14]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[15]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[15]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[15]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[16]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[16]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[16]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[17]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[17]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[17]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[18]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[18]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[18]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[19]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[19]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[19]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[1]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[1]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[1]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[20]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[20]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[20]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[21]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[21]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[21]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[22]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[22]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[22]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[23]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[23]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[23]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[24]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[24]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[24]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[25]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[25]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[25]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[26]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[26]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[26]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[27]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[27]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[27]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[28]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[28]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[28]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[29]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[29]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[29]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[2]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[2]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[2]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[30]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[30]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[30]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[31]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[31]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[31]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[32]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[32]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[32]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[33]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[33]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[33]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[34]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[34]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[34]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[35]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[35]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[35]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[36]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[36]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[36]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[37]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[37]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[37]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[38]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[38]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[38]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[39]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[39]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[39]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[3]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[3]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[3]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[40]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[40]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[40]/w15_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[41]/w1_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w2_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w3_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w4_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w5_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w6_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w7_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w8_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w9_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w10_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w11_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w12_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w13_inferred_i_1, design_2_i/mux_one_0/inst/ro_array_2[41]/w14_inferred_i_1, and design_2_i/mux_one_0/inst/ro_array_2[41]/w15_inferred_i_1.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 128 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 60ac488 ConstDB: 0 ShapeSum: 68efcf89 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 129097fbe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1840.133 ; gain = 110.152
Post Restoration Checksum: NetGraph: fe26524f NumContArr: 2ae32d6f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 129097fbe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1840.137 ; gain = 110.156

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 129097fbe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.148 ; gain = 116.168

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 129097fbe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.148 ; gain = 116.168
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11dbf224a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.359 ; gain = 121.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.443 | TNS=0.000  | WHS=-0.152 | THS=-18.987|

Phase 2 Router Initialization | Checksum: 15c62a68b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.359 ; gain = 121.379

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3322
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3322
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 150fad052

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.297 ; gain = 122.316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.007 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 227312a95

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.007 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ed9c6ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332
Phase 4 Rip-up And Reroute | Checksum: 1ed9c6ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ed9c6ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ed9c6ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332
Phase 5 Delay and Skew Optimization | Checksum: 1ed9c6ce2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a2dec1fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.101 | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 214ee5ab4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332
Phase 6 Post Hold Fix | Checksum: 214ee5ab4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.267879 %
  Global Horizontal Routing Utilization  = 0.341098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 169da8a6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.312 ; gain = 122.332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169da8a6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1854.344 ; gain = 124.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12ca3bf27

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1854.344 ; gain = 124.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.101 | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12ca3bf27

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1854.344 ; gain = 124.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1854.344 ; gain = 124.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 202 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1854.344 ; gain = 136.418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1865.246 ; gain = 10.902
INFO: [Common 17-1381] The checkpoint 'D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/AAM/RO_PUF_new/project_2/project_2.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 202 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 17:12:06 2024...
