$date
	Thu May 16 15:28:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_tb $end
$var wire 1 ! C $end
$var wire 1 " B $end
$var reg 1 # A $end
$scope module out $end
$var wire 1 # A $end
$var wire 1 " B $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
1!
$end
#1
1"
1!
0#
#2
0"
1!
1#
#3
1"
1!
0#
#4
0"
1!
1#
#5
1"
1!
0#
#6
0"
1!
1#
#7
1"
1!
0#
#8
0"
1!
1#
#9
1"
1!
0#
#10
0"
1!
1#
