Paper Code: ETEC-412 L T/P C
Paper: ASIC Design 3 0 3
Objective: To proved basic knowledge of logic synthesis, simulation and testing of integrated circuits.
UNIT- I: Overview of ASIC
Types of ASICs, Design flow, CMOS transistors, and CMOS Design rules, Combinational Logic Cell,
Sequential logic Cell, Data path logic Cell, Transistors as Resistors, Transistor Parasitic Capacitance,
Logic effort, Library Cell design, Library Architecture. Anti fuse, static RAM, EPROM and EEPROM
technology, Xilinx LCA, Altera FLEX, Altera MAX.
[T1, T2][No. of Hrs: 10]
UNIT- II: Logic Synthesis
Xilinx LCA, Xilinx EPLD, Altera MAX 5000 and 7000, Altera MAX 9000, Design system, Logic
Synthesis, Half gate ASIC, Schematic entry, Low level design language, PLA tools, EDIF, CFI design
representation. Verilog and logic synthesis, VHDL and logic synthesis, Performance-Driven Synthesis.
[T1, T2][No. of Hrs: 11]
UNIT- III: ASIC Physical Design
System Partition: FPGA partitioning, partitioning method, floor planning, placement, physical design
flow global routing, detailed routing, special routing, circuit extraction, DRC.
[T1, T2][No. of Hrs: 10]
UNIT- IV: Simulation and Testing
Simulation, Types of Simulation, Cell Models, Delay Models, Switch-Level Simulation, Transistor-
Level Simulation, The Importance of Test, Boundary-Scan Test, Faults, Fault Simulation, Automatic
Test-Pattern Generation, Scan Test, Built-in Self-test, Physical Design Automation of FPGAs, VHDL,
Verilog, Implementation of Simple circuits using VHDL and Verilog.
[T1, T2][No. of Hrs: 10]
Text Books:
[T1] Smith, M.J.S., Application Specific Integrated Circuits, Pearson Education (2006).
[T2] N.A. Sherwani, “Algorithms for VLSI Physical Design Automation”, Kluwer Academic
publications
Reference Books:
[R1] S. Brown, R. Francis, J. Rose, Z. Vransic, Field Programmable Gate Array, Kluwer Pub, 1992.
[R2] Wayne Wolf, FPGA-Based System Design, Prentice Hall PTR, 2004.