(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "memory_test")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "memory_test")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/A  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[6\]/A  memory_controller_0/schedule_RNO\[6\]/Y  memory_controller_0/schedule\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNICNA2\[32\]/A  memory_controller_0/geig_prev_RNICNA2\[32\]/Y  memory_controller_0/geig_prev_RNIQGL4\[33\]/C  memory_controller_0/geig_prev_RNIQGL4\[33\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/B  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[46\]/CLK  memory_controller_0/geig_prev\[46\]/Q  memory_controller_0/geig_prev_RNIM3D2\[46\]/A  memory_controller_0/geig_prev_RNIM3D2\[46\]/Y  memory_controller_0/geig_prev_RNIE9Q4\[47\]/C  memory_controller_0/geig_prev_RNIE9Q4\[47\]/Y  memory_controller_0/geig_prev_RNIO179\[10\]/B  memory_controller_0/geig_prev_RNIO179\[10\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/C  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[4\]/S  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[3\]/S  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[2\]/S  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[1\]/S  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/B  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[0\]/S  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[30\]/CLK  memory_controller_0/geig_prev\[30\]/Q  memory_controller_0/geig_prev_RNI8JA2\[30\]/A  memory_controller_0/geig_prev_RNI8JA2\[30\]/Y  memory_controller_0/geig_prev_RNII8L4\[31\]/C  memory_controller_0/geig_prev_RNII8L4\[31\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/A  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[39\]/CLK  memory_controller_0/geig_prev\[39\]/Q  memory_controller_0/geig_prev_RNIQ5B2\[39\]/A  memory_controller_0/geig_prev_RNIQ5B2\[39\]/Y  memory_controller_0/geig_prev_RNI4TN4\[40\]/C  memory_controller_0/geig_prev_RNI4TN4\[40\]/Y  memory_controller_0/geig_prev_RNIUHH9\[40\]/C  memory_controller_0/geig_prev_RNIUHH9\[40\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/C  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNIEL62\[15\]/A  memory_controller_0/geig_prev_RNIEL62\[15\]/Y  memory_controller_0/geig_prev_RNIQ8D4\[14\]/C  memory_controller_0/geig_prev_RNIQ8D4\[14\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/A  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI8H82\[21\]/A  memory_controller_0/geig_prev_RNI8H82\[21\]/Y  memory_controller_0/geig_prev_RNIE0H4\[20\]/C  memory_controller_0/geig_prev_RNIE0H4\[20\]/Y  memory_controller_0/geig_prev_RNICH29\[20\]/B  memory_controller_0/geig_prev_RNICH29\[20\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/C  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[11\]/CLK  memory_controller_0/geig_prev\[11\]/Q  memory_controller_0/geig_prev_RNI6D62\[11\]/A  memory_controller_0/geig_prev_RNI6D62\[11\]/Y  memory_controller_0/geig_prev_RNIAOC4\[10\]/C  memory_controller_0/geig_prev_RNIAOC4\[10\]/Y  memory_controller_0/geig_prev_RNIO179\[10\]/A  memory_controller_0/geig_prev_RNIO179\[10\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/C  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[35\]/CLK  memory_controller_0/geig_prev\[35\]/Q  memory_controller_0/geig_prev_RNI2PL4\[35\]/B  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[33\]/CLK  memory_controller_0/geig_prev\[33\]/Q  memory_controller_0/geig_prev_RNIQGL4\[33\]/B  memory_controller_0/geig_prev_RNIQGL4\[33\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/B  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/B  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[24\]/CLK  memory_controller_0/geig_prev\[24\]/Q  memory_controller_0/geig_prev_RNIEN82\[24\]/A  memory_controller_0/geig_prev_RNIEN82\[24\]/Y  memory_controller_0/geig_prev_RNIUGH4\[25\]/C  memory_controller_0/geig_prev_RNIUGH4\[25\]/Y  memory_controller_0/geig_prev_RNICH29\[20\]/A  memory_controller_0/geig_prev_RNICH29\[20\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/C  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[16\]/CLK  memory_controller_0/geig_prev\[16\]/Q  memory_controller_0/geig_prev_RNI2HD4\[16\]/B  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[47\]/CLK  memory_controller_0/geig_prev\[47\]/Q  memory_controller_0/geig_prev_RNIE9Q4\[47\]/B  memory_controller_0/geig_prev_RNIE9Q4\[47\]/Y  memory_controller_0/geig_prev_RNIO179\[10\]/B  memory_controller_0/geig_prev_RNIO179\[10\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/C  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[28\]/CLK  memory_controller_0/mag_prev\[28\]/Q  memory_controller_0/mag_prev_RNIHCIT\[28\]/A  memory_controller_0/mag_prev_RNIHCIT\[28\]/Y  memory_controller_0/mag_prev_RNIK82R1\[12\]/C  memory_controller_0/mag_prev_RNIK82R1\[12\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/C  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/read_prev_RNI8A9VG9/B  memory_controller_0/read_prev_RNI8A9VG9/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/A  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/un6_write_counter_I_9/B  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNI38722\[0\]/A  sdram_interface_0/write_counter_RNI38722\[0\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/A  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_6_RNO\[0\]/C  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_4_RNO\[0\]/C  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_3_RNO\[0\]/C  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_11_RNO\[0\]/C  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_7_RNO\[0\]/C  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_10_RNO\[0\]/C  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_8_RNO\[0\]/C  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNII8L4\[31\]/B  memory_controller_0/geig_prev_RNII8L4\[31\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/A  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4TN4\[40\]/B  memory_controller_0/geig_prev_RNI4TN4\[40\]/Y  memory_controller_0/geig_prev_RNIUHH9\[40\]/C  memory_controller_0/geig_prev_RNIUHH9\[40\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/C  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[14\]/CLK  memory_controller_0/geig_prev\[14\]/Q  memory_controller_0/geig_prev_RNIQ8D4\[14\]/B  memory_controller_0/geig_prev_RNIQ8D4\[14\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/A  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[20\]/CLK  memory_controller_0/geig_prev\[20\]/Q  memory_controller_0/geig_prev_RNIE0H4\[20\]/B  memory_controller_0/geig_prev_RNIE0H4\[20\]/Y  memory_controller_0/geig_prev_RNICH29\[20\]/B  memory_controller_0/geig_prev_RNICH29\[20\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/C  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[10\]/CLK  memory_controller_0/geig_prev\[10\]/Q  memory_controller_0/geig_prev_RNIAOC4\[10\]/B  memory_controller_0/geig_prev_RNIAOC4\[10\]/Y  memory_controller_0/geig_prev_RNIO179\[10\]/A  memory_controller_0/geig_prev_RNIO179\[10\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/C  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/A  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[53\]/CLK  memory_controller_0/mag_prev\[53\]/Q  memory_controller_0/mag_prev_RNIU4LR1\[53\]/B  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/B  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[25\]/CLK  memory_controller_0/geig_prev\[25\]/Q  memory_controller_0/geig_prev_RNIUGH4\[25\]/B  memory_controller_0/geig_prev_RNIUGH4\[25\]/Y  memory_controller_0/geig_prev_RNICH29\[20\]/A  memory_controller_0/geig_prev_RNICH29\[20\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/C  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[10\]/CLK  memory_controller_0/mag_prev\[10\]/Q  memory_controller_0/mag_prev_RNIVNFT\[10\]/A  memory_controller_0/mag_prev_RNIVNFT\[10\]/Y  memory_controller_0/mag_prev_RNIOI8R1\[59\]/C  memory_controller_0/mag_prev_RNIOI8R1\[59\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/C  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[62\]/CLK  memory_controller_0/mag_prev\[62\]/Q  memory_controller_0/mag_prev_RNIDGQT\[62\]/A  memory_controller_0/mag_prev_RNIDGQT\[62\]/Y  memory_controller_0/mag_prev_RNIU0HR1\[46\]/C  memory_controller_0/mag_prev_RNIU0HR1\[46\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/A  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[79\]/CLK  memory_controller_0/mag_prev\[79\]/Q  memory_controller_0/mag_prev_RNI43DR1\[79\]/B  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[4\]/B  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[3\]/B  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[8\]/B  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[2\]/B  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[1\]/B  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/write_cycle_RNIPNJH51/S  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/write_cycle_RNIPNJH51/S  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_5_RNO\[0\]/C  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[12\]/CLK  memory_controller_0/mag_prev\[12\]/Q  memory_controller_0/mag_prev_RNIK82R1\[12\]/B  memory_controller_0/mag_prev_RNIK82R1\[12\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/C  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[21\]/CLK  memory_controller_0/mag_prev\[21\]/Q  memory_controller_0/mag_prev_RNI3UHT\[21\]/A  memory_controller_0/mag_prev_RNI3UHT\[21\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/B  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIF5V5_0\[0\]/B  sdram_interface_0/read_counter_RNIF5V5_0\[0\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/B  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_2\[5\]/B  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/C  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_12/B  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[30\]/CLK  memory_controller_0/mag_prev\[30\]/Q  memory_controller_0/mag_prev_RNI30KT\[30\]/A  memory_controller_0/mag_prev_RNI30KT\[30\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/B  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[37\]/CLK  memory_controller_0/geig_prev\[37\]/Q  memory_controller_0/geig_prev_RNIM1B2\[37\]/A  memory_controller_0/geig_prev_RNIM1B2\[37\]/Y  memory_controller_0/geig_prev_RNIE5M4\[38\]/C  memory_controller_0/geig_prev_RNIE5M4\[38\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/B  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[42\]/CLK  memory_controller_0/geig_prev\[42\]/Q  memory_controller_0/geig_prev_RNIERC2\[42\]/A  memory_controller_0/geig_prev_RNIERC2\[42\]/Y  memory_controller_0/geig_prev_RNIUHH9\[40\]/B  memory_controller_0/geig_prev_RNIUHH9\[40\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/C  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[23\]/CLK  memory_controller_0/geig_prev\[23\]/Q  memory_controller_0/geig_prev_RNICL82\[23\]/A  memory_controller_0/geig_prev_RNICL82\[23\]/Y  memory_controller_0/geig_prev_RNIM8H4\[22\]/C  memory_controller_0/geig_prev_RNIM8H4\[22\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/B  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/B  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/B  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/B  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/B  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/B  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNI57CS_0\[0\]/B  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[61\]/CLK  memory_controller_0/mag_prev\[61\]/Q  memory_controller_0/mag_prev_RNIBEQT\[61\]/A  memory_controller_0/mag_prev_RNIBEQT\[61\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/B  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[19\]/CLK  memory_controller_0/geig_prev\[19\]/Q  memory_controller_0/geig_prev_RNIMT62\[19\]/A  memory_controller_0/geig_prev_RNIMT62\[19\]/Y  memory_controller_0/geig_prev_RNIAPD4\[18\]/C  memory_controller_0/geig_prev_RNIAPD4\[18\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/B  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5_0\[0\]/A  sdram_interface_0/read_counter_RNIF5V5_0\[0\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/B  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[46\]/CLK  memory_controller_0/mag_prev\[46\]/Q  memory_controller_0/mag_prev_RNIU0HR1\[46\]/B  memory_controller_0/mag_prev_RNIU0HR1\[46\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/A  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[59\]/CLK  memory_controller_0/mag_prev\[59\]/Q  memory_controller_0/mag_prev_RNIOI8R1\[59\]/B  memory_controller_0/mag_prev_RNIOI8R1\[59\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/C  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/S  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[28\]/CLK  memory_controller_0/geig_prev\[28\]/Q  memory_controller_0/geig_prev_RNIMV82\[28\]/A  memory_controller_0/geig_prev_RNIMV82\[28\]/Y  memory_controller_0/geig_prev_RNIE1I4\[29\]/C  memory_controller_0/geig_prev_RNIE1I4\[29\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/B  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_12/B  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/A  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/read_counter_RNIO263V\[2\]/A  sdram_interface_0/read_counter_RNIO263V\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/A  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[1\]/C  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/read_counter_RNIO263V\[2\]/A  sdram_interface_0/read_counter_RNIO263V\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/A  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[0\]/C  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/read_counter_RNIO263V\[2\]/A  sdram_interface_0/read_counter_RNIO263V\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/A  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[6\]/C  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[37\]/CLK  memory_controller_0/mag_prev\[37\]/Q  memory_controller_0/mag_prev_RNIHEKT\[37\]/A  memory_controller_0/mag_prev_RNIHEKT\[37\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/A  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPDEDE1/A  sdram_interface_0/write_cycle_RNIPDEDE1/Y  sdram_interface_0/write_cycle_RNI8G3NH2/S  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[0\]/CLK  memory_controller_0/geig_prev\[0\]/Q  memory_controller_0/geig_prev_RNI2SA7\[0\]/A  memory_controller_0/geig_prev_RNI2SA7\[0\]/Y  memory_controller_0/geig_prev_RNIMRL9\[36\]/C  memory_controller_0/geig_prev_RNIMRL9\[36\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/A  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[41\]/CLK  memory_controller_0/geig_prev\[41\]/Q  memory_controller_0/geig_prev_RNICPC2\[41\]/A  memory_controller_0/geig_prev_RNICPC2\[41\]/Y  memory_controller_0/geig_prev_RNIUHH9\[40\]/A  memory_controller_0/geig_prev_RNIUHH9\[40\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/C  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[8\]/CLK  memory_controller_0/mag_prev\[8\]/Q  memory_controller_0/mag_prev_RNIDU2R\[8\]/A  memory_controller_0/mag_prev_RNIDU2R\[8\]/Y  memory_controller_0/mag_prev_RNI2LRO1\[57\]/C  memory_controller_0/mag_prev_RNI2LRO1\[57\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/C  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[36\]/CLK  memory_controller_0/mag_prev\[36\]/Q  memory_controller_0/mag_prev_RNIFCKT\[36\]/A  memory_controller_0/mag_prev_RNIFCKT\[36\]/Y  memory_controller_0/mag_prev_RNIG86R1\[20\]/C  memory_controller_0/mag_prev_RNIG86R1\[20\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/C  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[38\]/CLK  memory_controller_0/mag_prev\[38\]/Q  memory_controller_0/mag_prev_RNIJGKT\[38\]/A  memory_controller_0/mag_prev_RNIJGKT\[38\]/Y  memory_controller_0/mag_prev_RNIOG6R1\[22\]/C  memory_controller_0/mag_prev_RNIOG6R1\[22\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/B  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/B  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNIAH62\[13\]/A  memory_controller_0/geig_prev_RNIAH62\[13\]/Y  memory_controller_0/geig_prev_RNII0D4\[12\]/C  memory_controller_0/geig_prev_RNII0D4\[12\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/A  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_9/B  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[9\]/CLK  memory_controller_0/geig_prev\[9\]/Q  memory_controller_0/geig_prev_RNIKEB7\[9\]/A  memory_controller_0/geig_prev_RNIKEB7\[9\]/Y  memory_controller_0/geig_prev_RNI6RME\[8\]/C  memory_controller_0/geig_prev_RNI6RME\[8\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/A  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNIIVC2\[44\]/A  memory_controller_0/geig_prev_RNIIVC2\[44\]/Y  memory_controller_0/geig_prev_RNI61Q4\[45\]/C  memory_controller_0/geig_prev_RNI61Q4\[45\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/B  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[38\]/CLK  memory_controller_0/geig_prev\[38\]/Q  memory_controller_0/geig_prev_RNIE5M4\[38\]/B  memory_controller_0/geig_prev_RNIE5M4\[38\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/B  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[22\]/CLK  memory_controller_0/geig_prev\[22\]/Q  memory_controller_0/geig_prev_RNIM8H4\[22\]/B  memory_controller_0/geig_prev_RNIM8H4\[22\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/B  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[27\]/CLK  memory_controller_0/mag_prev\[27\]/Q  memory_controller_0/mag_prev_RNIFAIT\[27\]/A  memory_controller_0/mag_prev_RNIFAIT\[27\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/B  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[77\]/CLK  memory_controller_0/mag_prev\[77\]/Q  memory_controller_0/mag_prev_RNIPUST\[77\]/A  memory_controller_0/mag_prev_RNIPUST\[77\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/A  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/write_counter_RNI739DB\[1\]/B  sdram_interface_0/write_counter_RNI739DB\[1\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/B  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[18\]/CLK  memory_controller_0/geig_prev\[18\]/Q  memory_controller_0/geig_prev_RNIAPD4\[18\]/B  memory_controller_0/geig_prev_RNIAPD4\[18\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/B  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[31\]/CLK  memory_controller_0/mag_prev\[31\]/Q  memory_controller_0/mag_prev_RNI52KT\[31\]/A  memory_controller_0/mag_prev_RNI52KT\[31\]/Y  memory_controller_0/mag_prev_RNIE44R1\[15\]/C  memory_controller_0/mag_prev_RNIE44R1\[15\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/B  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[50\]/CLK  memory_controller_0/mag_prev\[50\]/Q  memory_controller_0/mag_prev_RNI78OT\[50\]/A  memory_controller_0/mag_prev_RNI78OT\[50\]/Y  memory_controller_0/mag_prev_RNIIGCR1\[34\]/C  memory_controller_0/mag_prev_RNIIGCR1\[34\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/C  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/read_counter_RNI1GA6O\[2\]/B  sdram_interface_0/read_counter_RNI1GA6O\[2\]/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/C  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[13\]/CLK  memory_controller_0/mag_prev\[13\]/Q  memory_controller_0/mag_prev_RNI5UFT\[13\]/A  memory_controller_0/mag_prev_RNI5UFT\[13\]/Y  memory_controller_0/mag_prev_RNI0VCR1\[78\]/C  memory_controller_0/mag_prev_RNI0VCR1\[78\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/B  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNIIR82\[26\]/A  memory_controller_0/geig_prev_RNIIR82\[26\]/Y  memory_controller_0/geig_prev_RNI6PH4\[27\]/C  memory_controller_0/geig_prev_RNI6PH4\[27\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/A  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/write_cycle_RNI89K1K6/A  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_0\[11\]/A  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/C  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[29\]/CLK  memory_controller_0/geig_prev\[29\]/Q  memory_controller_0/geig_prev_RNIE1I4\[29\]/B  memory_controller_0/geig_prev_RNIE1I4\[29\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/B  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[43\]/CLK  memory_controller_0/geig_prev\[43\]/Q  memory_controller_0/geig_prev_RNIGTC2\[43\]/A  memory_controller_0/geig_prev_RNIGTC2\[43\]/Y  memory_controller_0/geig_prev_RNIA5Q4\[48\]/C  memory_controller_0/geig_prev_RNIA5Q4\[48\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/A  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/read_counter_RNICCLO47\[2\]/A  sdram_interface_0/read_counter_RNICCLO47\[2\]/Y  sdram_interface_0/address_cl_RNO\[0\]/C  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[36\]/CLK  memory_controller_0/geig_prev\[36\]/Q  memory_controller_0/geig_prev_RNIMRL9\[36\]/B  memory_controller_0/geig_prev_RNIMRL9\[36\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/A  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNINQQT\[67\]/A  memory_controller_0/mag_prev_RNINQQT\[67\]/Y  memory_controller_0/mag_prev_RNI05JR1\[51\]/C  memory_controller_0/mag_prev_RNI05JR1\[51\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/C  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNIJOST\[74\]/A  memory_controller_0/mag_prev_RNIJOST\[74\]/Y  memory_controller_0/mag_prev_RNI29LR1\[54\]/C  memory_controller_0/mag_prev_RNI29LR1\[54\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/A  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[75\]/CLK  memory_controller_0/mag_prev\[75\]/Q  memory_controller_0/mag_prev_RNILQST\[75\]/A  memory_controller_0/mag_prev_RNILQST\[75\]/Y  memory_controller_0/mag_prev_RNI6DLR1\[55\]/C  memory_controller_0/mag_prev_RNI6DLR1\[55\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/C  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[12\]/CLK  memory_controller_0/geig_prev\[12\]/Q  memory_controller_0/geig_prev_RNII0D4\[12\]/B  memory_controller_0/geig_prev_RNII0D4\[12\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/A  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[8\]/CLK  memory_controller_0/geig_prev\[8\]/Q  memory_controller_0/geig_prev_RNI6RME\[8\]/B  memory_controller_0/geig_prev_RNI6RME\[8\]/Y  memory_controller_0/geig_prev_RNI8MBS\[18\]/A  memory_controller_0/geig_prev_RNI8MBS\[18\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/B  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[45\]/CLK  memory_controller_0/geig_prev\[45\]/Q  memory_controller_0/geig_prev_RNI61Q4\[45\]/B  memory_controller_0/geig_prev_RNI61Q4\[45\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/B  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[20\]/CLK  memory_controller_0/mag_prev\[20\]/Q  memory_controller_0/mag_prev_RNIG86R1\[20\]/B  memory_controller_0/mag_prev_RNIG86R1\[20\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/C  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[22\]/CLK  memory_controller_0/mag_prev\[22\]/Q  memory_controller_0/mag_prev_RNIOG6R1\[22\]/B  memory_controller_0/mag_prev_RNIOG6R1\[22\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/B  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[57\]/CLK  memory_controller_0/mag_prev\[57\]/Q  memory_controller_0/mag_prev_RNI2LRO1\[57\]/B  memory_controller_0/mag_prev_RNI2LRO1\[57\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/C  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIBAMT\[43\]/A  memory_controller_0/mag_prev_RNIBAMT\[43\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/A  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[63\]/CLK  memory_controller_0/mag_prev\[63\]/Q  memory_controller_0/mag_prev_RNIFIQT\[63\]/A  memory_controller_0/mag_prev_RNIFIQT\[63\]/Y  memory_controller_0/mag_prev_RNI25HR1\[47\]/C  memory_controller_0/mag_prev_RNI25HR1\[47\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/A  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[68\]/CLK  memory_controller_0/mag_prev\[68\]/Q  memory_controller_0/mag_prev_RNIPSQT\[68\]/A  memory_controller_0/mag_prev_RNIPSQT\[68\]/Y  memory_controller_0/mag_prev_RNIAHLR1\[64\]/C  memory_controller_0/mag_prev_RNIAHLR1\[64\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/C  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[7\]/B  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[0\]/B  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/B  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[3\]/B  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[1\]/B  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[4\]/B  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[45\]/CLK  memory_controller_0/mag_prev\[45\]/Q  memory_controller_0/mag_prev_RNIFEMT\[45\]/A  memory_controller_0/mag_prev_RNIFEMT\[45\]/Y  memory_controller_0/mag_prev_RNI2T8R1\[29\]/C  memory_controller_0/mag_prev_RNI2T8R1\[29\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/A  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[60\]/CLK  memory_controller_0/mag_prev\[60\]/Q  memory_controller_0/mag_prev_RNI9CQT\[60\]/A  memory_controller_0/mag_prev_RNI9CQT\[60\]/Y  memory_controller_0/mag_prev_RNIMOGR1\[44\]/C  memory_controller_0/mag_prev_RNIMOGR1\[44\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/B  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[15\]/CLK  memory_controller_0/mag_prev\[15\]/Q  memory_controller_0/mag_prev_RNIE44R1\[15\]/B  memory_controller_0/mag_prev_RNIE44R1\[15\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/B  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[34\]/CLK  memory_controller_0/mag_prev\[34\]/Q  memory_controller_0/mag_prev_RNIIGCR1\[34\]/B  memory_controller_0/mag_prev_RNIIGCR1\[34\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/C  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[27\]/CLK  memory_controller_0/geig_prev\[27\]/Q  memory_controller_0/geig_prev_RNI6PH4\[27\]/B  memory_controller_0/geig_prev_RNI6PH4\[27\]/Y  memory_controller_0/geig_prev_RNI0C6I\[27\]/A  memory_controller_0/geig_prev_RNI0C6I\[27\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/A  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/A  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_8/A  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[78\]/CLK  memory_controller_0/mag_prev\[78\]/Q  memory_controller_0/mag_prev_RNI0VCR1\[78\]/B  memory_controller_0/mag_prev_RNI0VCR1\[78\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/B  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKLV7N/C  sdram_interface_0/write_cycle_RNIKLV7N/Y  sdram_interface_0/write_cycle_RNIG0AAL1/A  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIU0R51\[3\]/B  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[48\]/CLK  memory_controller_0/geig_prev\[48\]/Q  memory_controller_0/geig_prev_RNIA5Q4\[48\]/B  memory_controller_0/geig_prev_RNIA5Q4\[48\]/Y  memory_controller_0/geig_prev_RNIEO5J\[45\]/A  memory_controller_0/geig_prev_RNIEO5J\[45\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/A  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/A  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/B  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/B  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[25\]/CLK  memory_controller_0/mag_prev\[25\]/Q  memory_controller_0/mag_prev_RNIB6IT\[25\]/A  memory_controller_0/mag_prev_RNIB6IT\[25\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/B  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[52\]/CLK  memory_controller_0/mag_prev\[52\]/Q  memory_controller_0/mag_prev_RNIBCOT\[52\]/A  memory_controller_0/mag_prev_RNIBCOT\[52\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/B  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/A  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKLV7N/C  sdram_interface_0/write_cycle_RNIKLV7N/Y  sdram_interface_0/write_cycle_RNIPDEDE1/S  sdram_interface_0/write_cycle_RNIPDEDE1/Y  sdram_interface_0/write_cycle_RNI8G3NH2/S  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[51\]/CLK  memory_controller_0/mag_prev\[51\]/Q  memory_controller_0/mag_prev_RNI05JR1\[51\]/B  memory_controller_0/mag_prev_RNI05JR1\[51\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/C  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[54\]/CLK  memory_controller_0/mag_prev\[54\]/Q  memory_controller_0/mag_prev_RNI29LR1\[54\]/B  memory_controller_0/mag_prev_RNI29LR1\[54\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/A  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[55\]/CLK  memory_controller_0/mag_prev\[55\]/Q  memory_controller_0/mag_prev_RNI6DLR1\[55\]/B  memory_controller_0/mag_prev_RNI6DLR1\[55\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/C  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[0\]/B  sdram_interface_0/address_RNO_4\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/C  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[2\]/B  sdram_interface_0/address_RNO_4\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/C  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[6\]/B  sdram_interface_0/address_RNO_4\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/C  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[3\]/B  sdram_interface_0/address_RNO_4\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/C  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[1\]/B  sdram_interface_0/address_RNO_4\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/C  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[4\]/B  sdram_interface_0/address_RNO_4\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/C  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/C  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/address_RNO_4\[8\]/B  sdram_interface_0/address_RNO_4\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/C  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[71\]/CLK  memory_controller_0/mag_prev\[71\]/Q  memory_controller_0/mag_prev_RNIDIST\[71\]/A  memory_controller_0/mag_prev_RNIDIST\[71\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/B  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[11\]/CLK  memory_controller_0/mag_prev\[11\]/Q  memory_controller_0/mag_prev_RNI1QFT\[11\]/A  memory_controller_0/mag_prev_RNI1QFT\[11\]/Y  memory_controller_0/mag_prev_RNIOMCR1\[76\]/C  memory_controller_0/mag_prev_RNIOMCR1\[76\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/A  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNI25HR1\[47\]/B  memory_controller_0/mag_prev_RNI25HR1\[47\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/A  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[64\]/CLK  memory_controller_0/mag_prev\[64\]/Q  memory_controller_0/mag_prev_RNIAHLR1\[64\]/B  memory_controller_0/mag_prev_RNIAHLR1\[64\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/C  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_1\[10\]/B  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_12/B  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/C  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[29\]/CLK  memory_controller_0/mag_prev\[29\]/Q  memory_controller_0/mag_prev_RNI2T8R1\[29\]/B  memory_controller_0/mag_prev_RNI2T8R1\[29\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/A  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[44\]/CLK  memory_controller_0/mag_prev\[44\]/Q  memory_controller_0/mag_prev_RNIMOGR1\[44\]/B  memory_controller_0/mag_prev_RNIMOGR1\[44\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/B  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_exit_RNIHO90B/A  sdram_interface_0/read_exit_RNIHO90B/Y  sdram_interface_0/read_exit_RNILP82D/A  sdram_interface_0/read_exit_RNILP82D/Y  sdram_interface_0/write_cycle_RNIJ17RD/A  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPDEDE1/A  sdram_interface_0/write_cycle_RNIPDEDE1/Y  sdram_interface_0/write_cycle_RNI8G3NH2/S  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/row_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/ras_RNO_5/B  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_0/B  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/busy_hold/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/A  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIOMU9P/C  sdram_interface_0/write_cycle_RNIOMU9P/Y  sdram_interface_0/write_cycle_RNI4AN2R3/B  sdram_interface_0/write_cycle_RNI4AN2R3/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/A  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/write_counter_RNI739DB\[1\]/B  sdram_interface_0/write_counter_RNI739DB\[1\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/B  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[19\]/CLK  memory_controller_0/mag_prev\[19\]/Q  memory_controller_0/mag_prev_RNIHAGT\[19\]/A  memory_controller_0/mag_prev_RNIHAGT\[19\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/B  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[23\]/CLK  memory_controller_0/mag_prev\[23\]/Q  memory_controller_0/mag_prev_RNI72IT\[23\]/A  memory_controller_0/mag_prev_RNI72IT\[23\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/B  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[41\]/CLK  memory_controller_0/mag_prev\[41\]/Q  memory_controller_0/mag_prev_RNI76MT\[41\]/A  memory_controller_0/mag_prev_RNI76MT\[41\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/A  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[72\]/CLK  memory_controller_0/mag_prev\[72\]/Q  memory_controller_0/mag_prev_RNIFKST\[72\]/A  memory_controller_0/mag_prev_RNIFKST\[72\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/A  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[42\]/CLK  memory_controller_0/mag_prev\[42\]/Q  memory_controller_0/mag_prev_RNI98MT\[42\]/A  memory_controller_0/mag_prev_RNI98MT\[42\]/Y  memory_controller_0/mag_prev_RNIMG8R1\[26\]/C  memory_controller_0/mag_prev_RNIMG8R1\[26\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/B  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/B  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[18\]/CLK  memory_controller_0/mag_prev\[18\]/Q  memory_controller_0/mag_prev_RNIF8GT\[18\]/A  memory_controller_0/mag_prev_RNIF8GT\[18\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/A  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[32\]/CLK  memory_controller_0/mag_prev\[32\]/Q  memory_controller_0/mag_prev_RNI74KT\[32\]/A  memory_controller_0/mag_prev_RNI74KT\[32\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/B  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/data_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9_1/B  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/ba_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4/A  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIBGST\[70\]/A  memory_controller_0/mag_prev_RNIBGST\[70\]/Y  memory_controller_0/mag_prev_RNI09NR1\[66\]/C  memory_controller_0/mag_prev_RNI09NR1\[66\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/B  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[76\]/CLK  memory_controller_0/mag_prev\[76\]/Q  memory_controller_0/mag_prev_RNIOMCR1\[76\]/B  memory_controller_0/mag_prev_RNIOMCR1\[76\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/A  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_exit_RNIHO90B/A  sdram_interface_0/read_exit_RNIHO90B/Y  sdram_interface_0/read_exit_RNILP82D/A  sdram_interface_0/read_exit_RNILP82D/Y  sdram_interface_0/write_cycle_RNIJ17RD/A  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/cke_RNO_0/B  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/read_counter_RNINBMV9_0\[2\]/B  sdram_interface_0/read_counter_RNINBMV9_0\[2\]/Y  sdram_interface_0/read_counter_RNIO263V\[2\]/B  sdram_interface_0/read_counter_RNIO263V\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/A  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[1\]/C  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/B  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/B  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNI86ADP9_0/A  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[35\]/CLK  memory_controller_0/mag_prev\[35\]/Q  memory_controller_0/mag_prev_RNIDAKT\[35\]/A  memory_controller_0/mag_prev_RNIDAKT\[35\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/A  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[39\]/CLK  memory_controller_0/mag_prev\[39\]/Q  memory_controller_0/mag_prev_RNILIKT\[39\]/A  memory_controller_0/mag_prev_RNILIKT\[39\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/A  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2_0/C  memory_controller_0/read_prev_RNI3T1JD2_0/Y  memory_controller_0/read_prev_RNI6Q36R4/A  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/A  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/C  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKLV7N/C  sdram_interface_0/write_cycle_RNIKLV7N/Y  sdram_interface_0/write_cycle_RNI8G3NH2/A  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[9\]/CLK  memory_controller_0/mag_prev\[9\]/Q  memory_controller_0/mag_prev_RNIF03R\[9\]/A  memory_controller_0/mag_prev_RNIF03R\[9\]/Y  memory_controller_0/mag_prev_RNI6PRO1\[58\]/C  memory_controller_0/mag_prev_RNI6PRO1\[58\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/A  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[40\]/CLK  memory_controller_0/mag_prev\[40\]/Q  memory_controller_0/mag_prev_RNI54MT\[40\]/A  memory_controller_0/mag_prev_RNI54MT\[40\]/Y  memory_controller_0/mag_prev_RNIE88R1\[24\]/C  memory_controller_0/mag_prev_RNIE88R1\[24\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/B  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/A  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/B  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[48\]/CLK  memory_controller_0/mag_prev\[48\]/Q  memory_controller_0/mag_prev_RNILKMT\[48\]/A  memory_controller_0/mag_prev_RNILKMT\[48\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/A  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/C  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIMG8R1\[26\]/B  memory_controller_0/mag_prev_RNIMG8R1\[26\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/B  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[33\]/CLK  memory_controller_0/mag_prev\[33\]/Q  memory_controller_0/mag_prev_RNI96KT\[33\]/A  memory_controller_0/mag_prev_RNI96KT\[33\]/Y  memory_controller_0/mag_prev_RNIMC4R1\[17\]/C  memory_controller_0/mag_prev_RNIMC4R1\[17\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/A  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[65\]/CLK  memory_controller_0/mag_prev\[65\]/Q  memory_controller_0/mag_prev_RNIJMQT\[65\]/A  memory_controller_0/mag_prev_RNIJMQT\[65\]/Y  memory_controller_0/mag_prev_RNIADHR1\[49\]/C  memory_controller_0/mag_prev_RNIADHR1\[49\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/B  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/A  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/A  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[66\]/CLK  memory_controller_0/mag_prev\[66\]/Q  memory_controller_0/mag_prev_RNI09NR1\[66\]/B  memory_controller_0/mag_prev_RNI09NR1\[66\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/B  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/A  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/read_counter_RNI6UO12\[3\]/A  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/B  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/A  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/address_RNO_4\[9\]/B  sdram_interface_0/address_RNO_4\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/B  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO\[9\]/B  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/read_counter_RNIRCL1C\[2\]/A  sdram_interface_0/read_counter_RNIRCL1C\[2\]/Y  sdram_interface_0/write_cycle_RNIGNCABE/B  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_prev_RNITD2R\[0\]/A  memory_controller_0/mag_prev_RNITD2R\[0\]/Y  memory_controller_0/mag_prev_RNIG2RO1\[56\]/C  memory_controller_0/mag_prev_RNIG2RO1\[56\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/A  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/read_counter_RNIRCL1C\[2\]/A  sdram_interface_0/read_counter_RNIRCL1C\[2\]/Y  sdram_interface_0/write_cycle_RNI8G3NH2/B  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/A  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/A  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[24\]/CLK  memory_controller_0/mag_prev\[24\]/Q  memory_controller_0/mag_prev_RNIE88R1\[24\]/B  memory_controller_0/mag_prev_RNIE88R1\[24\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/B  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[58\]/CLK  memory_controller_0/mag_prev\[58\]/Q  memory_controller_0/mag_prev_RNI6PRO1\[58\]/B  memory_controller_0/mag_prev_RNI6PRO1\[58\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/A  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/A  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/un6_write_counter_I_9/B  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[16\]/CLK  memory_controller_0/mag_prev\[16\]/Q  memory_controller_0/mag_prev_RNIB4GT\[16\]/A  memory_controller_0/mag_prev_RNIB4GT\[16\]/Y  memory_controller_0/mag_prev_RNI63BR1\[69\]/C  memory_controller_0/mag_prev_RNI63BR1\[69\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/A  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNI8T5QB\[2\]/B  sdram_interface_0/write_counter_RNI8T5QB\[2\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/A  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[17\]/CLK  memory_controller_0/mag_prev\[17\]/Q  memory_controller_0/mag_prev_RNIMC4R1\[17\]/B  memory_controller_0/mag_prev_RNIMC4R1\[17\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/A  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[49\]/CLK  memory_controller_0/mag_prev\[49\]/Q  memory_controller_0/mag_prev_RNIADHR1\[49\]/B  memory_controller_0/mag_prev_RNIADHR1\[49\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/B  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/B  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_cycle_RNI578862/B  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNI8T5QB\[2\]/B  sdram_interface_0/write_counter_RNI8T5QB\[2\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/A  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/cas_RNO_2/B  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNI38722\[0\]/A  sdram_interface_0/write_counter_RNI38722\[0\]/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/A  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/A  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/Y  sdram_interface_0/address_RNO\[10\]/B  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/C  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_1\[5\]/B  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/C  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/C  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/C  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/B  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/write_cycle_RNIG0AAL1/C  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/un2_init_counter_1_I_8/B  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/A  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNI38722\[0\]/A  sdram_interface_0/write_counter_RNI38722\[0\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/A  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/B  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/read_cycle_RNIFE4O/B  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/A  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/read_cycle_RNIJU8MG6/A  sdram_interface_0/read_cycle_RNIJU8MG6/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/read_cycle_RNIJU8MG6/A  sdram_interface_0/read_cycle_RNIJU8MG6/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/read_cycle_RNIJU8MG6/A  sdram_interface_0/read_cycle_RNIJU8MG6/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI12BIM4\[5\]/B  memory_controller_0/data_buffer_RNI12BIM4\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI34BIM4\[7\]/B  memory_controller_0/data_buffer_RNI34BIM4\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_4_I_1/A  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/S  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/S  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/S  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/S  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/S  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/S  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/S  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/S  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/S  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/S  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/S  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/S  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/S  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/S  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/S  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/S  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/S  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/S  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/S  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/S  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/S  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/S  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/S  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/S  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/S  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/S  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNILG1089\[30\]/S  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNITKTV79\[29\]/S  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/S  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/S  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/S  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/S  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/S  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/S  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/S  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/S  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/S  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/S  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/S  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/S  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/S  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/S  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/S  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/S  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/S  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/S  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/S  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/S  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/S  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/S  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/S  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/S  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/S  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/S  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/S  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/S  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/S  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/S  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/S  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/S  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/S  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/S  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/S  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/S  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/S  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[63\]/B  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/S  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/S  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/S  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/S  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/S  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/S  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/S  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/S  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/S  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/S  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/S  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/S  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/S  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/S  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[49\]/B  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/S  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/address_25_m_i_o2_6\[8\]/A  sdram_interface_0/address_25_m_i_o2_6\[8\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/B  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/S  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/S  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/S  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/S  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/S  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/S  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/S  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/S  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/S  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/S  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/S  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/S  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/S  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/S  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[22\]/A  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/S  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[31\]/A  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/S  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/A  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/S  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[63\]/A  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/S  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/S  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/S  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[19\]/A  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/S  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[18\]/A  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/S  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[17\]/A  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/S  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[16\]/A  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNILG1089\[30\]/S  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[30\]/A  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNITKTV79\[29\]/S  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[29\]/A  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/S  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/A  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/S  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[41\]/A  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/S  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/A  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/S  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[39\]/A  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/S  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/A  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/S  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[37\]/A  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/S  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/A  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/S  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[35\]/A  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/S  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/A  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/S  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[33\]/A  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/S  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/A  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/S  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[28\]/A  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/S  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[27\]/A  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/S  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[26\]/A  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/S  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[25\]/A  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/S  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[24\]/A  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/A  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/S  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/S  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[55\]/A  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/S  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/A  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/S  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/A  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/S  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/A  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/S  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[61\]/A  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/S  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/A  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/S  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[59\]/A  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/S  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/A  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/S  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[57\]/A  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/S  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/A  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/S  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[53\]/A  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/S  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[51\]/A  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/S  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/A  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/S  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[49\]/A  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/S  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[47\]/A  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/S  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/A  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/S  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[45\]/A  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/S  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/A  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/S  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[43\]/A  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_6/B  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/A  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[56\]/CLK  memory_controller_0/mag_prev\[56\]/Q  memory_controller_0/mag_prev_RNIG2RO1\[56\]/B  memory_controller_0/mag_prev_RNIG2RO1\[56\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/A  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/write_counter_RNI739DB\[1\]/A  sdram_interface_0/write_counter_RNI739DB\[1\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/B  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/ras_RNO_2/C  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/B  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_8/A  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNI86ADP9_1/A  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/ba_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/un2_init_counter_1_I_9/B  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/A  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/C  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[69\]/CLK  memory_controller_0/mag_prev\[69\]/Q  memory_controller_0/mag_prev_RNI63BR1\[69\]/B  memory_controller_0/mag_prev_RNI63BR1\[69\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/A  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/un2_init_counter_1_I_6/A  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/A  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/busy_RNO_3/B  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNI2FUB\[2\]/B  sdram_interface_0/read_counter_RNI2FUB\[2\]/Y  sdram_interface_0/read_counter_4_I_14/A  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_cycle_RNIPGD86/A  sdram_interface_0/read_cycle_RNIPGD86/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/B  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/A  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/Y  sdram_interface_0/address_RNO\[5\]/B  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/address_RNO_0\[9\]/B  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/A  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[2\]/A  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/B  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[0\]/B  sdram_interface_0/address_RNO_2\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/A  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[7\]/B  sdram_interface_0/address_RNO_2\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/A  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[3\]/B  sdram_interface_0/address_RNO_2\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/A  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/A  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[4\]/B  sdram_interface_0/address_RNO_2\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/A  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[2\]/B  sdram_interface_0/address_RNO_2\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/A  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/C  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[1\]/B  sdram_interface_0/address_RNO_2\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/A  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/read_prev_RNI3T1JD2_0/B  memory_controller_0/read_prev_RNI3T1JD2_0/Y  memory_controller_0/read_prev_RNI6Q36R4/A  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI2FUB\[2\]/A  sdram_interface_0/read_counter_RNI2FUB\[2\]/Y  sdram_interface_0/read_counter_4_I_14/A  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_10_0_a2_0\[3\]/B  sdram_interface_0/read_counter_10_0_a2_0\[3\]/Y  sdram_interface_0/read_counter_RNINBMV9\[2\]/A  sdram_interface_0/read_counter_RNINBMV9\[2\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/C  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/B  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[1\]/C  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_cycle_RNIKV4CE/B  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/C  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_9/B  sdram_interface_0/read_counter_4_I_9/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/C  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/A  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/Y  sdram_interface_0/busy_RNO/B  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[21\]/CLK  sdram_interface_0/ts_delay\[21\]/Q  sdram_interface_0/ts_delay_RNIK6QS\[21\]/A  sdram_interface_0/ts_delay_RNIK6QS\[21\]/Y  sdram_interface_0/ts_delay_RNIADIP1\[13\]/C  sdram_interface_0/ts_delay_RNIADIP1\[13\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/C  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/address_RNO_2\[5\]/C  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/C  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI38722\[1\]/C  sdram_interface_0/write_counter_RNI38722\[1\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/A  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/B  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/A  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNIVKP0B\[3\]/C  sdram_interface_0/read_counter_RNIVKP0B\[3\]/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNISNR01\[2\]/B  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/read_counter_RNI6DR31\[3\]/B  sdram_interface_0/read_counter_RNI6DR31\[3\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/B  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/B  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/ras_RNO_4/A  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/A  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/A  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/A  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_7/B  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/A  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/A  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/A  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/C  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_0/B  memory_controller_0/busy_hold_RNIRJ6I05_0/Y  memory_controller_0/next_read_RNO/B  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/A  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/read_cycle_RNIGIS4C/B  sdram_interface_0/read_cycle_RNIGIS4C/Y  sdram_interface_0/dqml_RNO_0/C  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/S  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNISTKI1\[12\]/B  memory_controller_0/geig_prev_RNISTKI1\[12\]/Y  memory_controller_0/schedule_RNIHNG64\[2\]/A  memory_controller_0/schedule_RNIHNG64\[2\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/C  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/A  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[78\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[76\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[74\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[70\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[68\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[66\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[64\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_2\[2\]/Y  memory_controller_0/data_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/data_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_0\[2\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4\[2\]/B  memory_controller_0/schedule_RNI2G5PL4\[2\]/Y  memory_controller_0/data_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/A  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/A  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/read_prev_RNI3T1JD2/C  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNITOR01\[3\]/A  sdram_interface_0/read_counter_RNITOR01\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/B  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_exit_RNI8M221/B  sdram_interface_0/write_exit_RNI8M221/Y  sdram_interface_0/write_exit_RNI6NT72/A  sdram_interface_0/write_exit_RNI6NT72/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/C  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_counter_RNI86GCH3\[1\]/A  sdram_interface_0/write_counter_RNI86GCH3\[1\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_counter_RNI86GCH3\[1\]/A  sdram_interface_0/write_counter_RNI86GCH3\[1\]/Y  sdram_interface_0/address_RNO_0\[11\]/C  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/C  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_0/B  memory_controller_0/busy_hold_RNIRJ6I05_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[0\]/CLK  sdram_interface_0/ts_delay\[0\]/Q  sdram_interface_0/ts_delay_RNIE5J9\[0\]/A  sdram_interface_0/ts_delay_RNIE5J9\[0\]/Y  sdram_interface_0/ts_delay_RNIUC6J\[1\]/C  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/C  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[2\]/CLK  sdram_interface_0/ts_delay\[2\]/Q  sdram_interface_0/ts_delay_RNII9J9\[2\]/A  sdram_interface_0/ts_delay_RNII9J9\[2\]/Y  sdram_interface_0/ts_delay_RNII17J\[9\]/C  sdram_interface_0/ts_delay_RNII17J\[9\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/C  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05/B  memory_controller_0/busy_hold_RNIRJ6I05/Y  memory_controller_0/next_read_RNO/A  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/read_cycle_RNIGIS4C/B  sdram_interface_0/read_cycle_RNIGIS4C/Y  sdram_interface_0/dqml_RNO/A  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_cycle_RNIPGD86/B  sdram_interface_0/read_cycle_RNIPGD86/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/B  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/B  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNID137B7/C  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/B  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/we_RNO/B  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/A  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[7\]/CLK  sdram_interface_0/ts_delay\[7\]/Q  sdram_interface_0/ts_delay_RNIM57J\[7\]/B  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/A  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[7\]/B  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[13\]/CLK  sdram_interface_0/ts_delay\[13\]/Q  sdram_interface_0/ts_delay_RNIADIP1\[13\]/B  sdram_interface_0/ts_delay_RNIADIP1\[13\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/C  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9/A  memory_controller_0/busy_hold_RNI86ADP9/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNI86ADP9/A  memory_controller_0/busy_hold_RNI86ADP9/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/C  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_4_I_15/B  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI12BIM4\[5\]/B  memory_controller_0/data_buffer_RNI12BIM4\[5\]/Y  memory_controller_0/data_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI34BIM4\[7\]/B  memory_controller_0/data_buffer_RNI34BIM4\[7\]/Y  memory_controller_0/data_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_cycle_RNIJU8MG6/B  sdram_interface_0/read_cycle_RNIJU8MG6/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI2FUB\[3\]/B  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/B  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNIVKP0B\[3\]/C  sdram_interface_0/read_counter_RNIVKP0B\[3\]/Y  sdram_interface_0/cke_RNO_3/A  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNI41V12/A  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/B  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/schedule_RNIHNG64\[2\]/B  memory_controller_0/schedule_RNIHNG64\[2\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/C  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/A  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNI8A9VG9/A  memory_controller_0/read_prev_RNI8A9VG9/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/A  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/S  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/S  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/S  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/S  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/S  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/S  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/S  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/S  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/S  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/S  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/S  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/S  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/A  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/A  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/S  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/un6_write_counter_I_8/C  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[1\]/CLK  sdram_interface_0/ts_delay\[1\]/Q  sdram_interface_0/ts_delay_RNIUC6J\[1\]/B  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/C  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[9\]/CLK  sdram_interface_0/ts_delay\[9\]/Q  sdram_interface_0/ts_delay_RNII17J\[9\]/B  sdram_interface_0/ts_delay_RNII17J\[9\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/C  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/write_cycle_RNI29TQ2/B  sdram_interface_0/write_cycle_RNI29TQ2/Y  sdram_interface_0/write_cycle_RNIOMU9P/A  sdram_interface_0/write_cycle_RNIOMU9P/Y  sdram_interface_0/write_cycle_RNI4AN2R3/B  sdram_interface_0/write_cycle_RNI4AN2R3/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/A  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[6\]/B  memory_controller_0/schedule_RNO\[6\]/Y  memory_controller_0/schedule\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/un6_write_counter_I_8/B  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/B  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/B  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/write_counter_RNI8T5QB\[2\]/A  sdram_interface_0/write_counter_RNI8T5QB\[2\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/A  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/write_counter_RNISINJF\[1\]/C  sdram_interface_0/write_counter_RNISINJF\[1\]/Y  sdram_interface_0/write_counter_RNI86GCH3\[1\]/B  sdram_interface_0/write_counter_RNI86GCH3\[1\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/un6_write_counter_I_6/A  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_12/B  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_8_I_10/A  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/B  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/A  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[14\]/CLK  sdram_interface_0/ts_delay\[14\]/Q  sdram_interface_0/ts_delay_RNIO8OS\[14\]/A  sdram_interface_0/ts_delay_RNIO8OS\[14\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/B  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[17\]/CLK  sdram_interface_0/ts_delay\[17\]/Q  sdram_interface_0/ts_delay_RNIUEOS\[17\]/A  sdram_interface_0/ts_delay_RNIUEOS\[17\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/B  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNIVKP0B\[3\]/C  sdram_interface_0/read_counter_RNIVKP0B\[3\]/Y  sdram_interface_0/cke_RNO_1/B  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/C  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNICCLO47\[2\]/B  sdram_interface_0/read_counter_RNICCLO47\[2\]/Y  sdram_interface_0/address_cl_RNO\[0\]/C  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNICCLO47\[2\]/B  sdram_interface_0/read_counter_RNICCLO47\[2\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/C  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/read_counter_RNICCLO47\[2\]/B  sdram_interface_0/read_counter_RNICCLO47\[2\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/C  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/C  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/C  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_10_0_a2_0\[3\]/A  sdram_interface_0/read_counter_10_0_a2_0\[3\]/Y  sdram_interface_0/read_counter_RNINBMV9\[2\]/A  sdram_interface_0/read_counter_RNINBMV9\[2\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/C  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/A  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/read_counter_RNI7RQNA\[3\]/C  sdram_interface_0/read_counter_RNI7RQNA\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/C  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNI59Q19\[3\]/C  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/C  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/A  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/A  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/address_RNO_1\[9\]/A  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO\[9\]/B  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/A  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/A  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/C  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/schedule_RNIPJRPQ7\[4\]/A  memory_controller_0/schedule_RNIPJRPQ7\[4\]/Y  memory_controller_0/read_prev_RNISGTC8A/C  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/init_counter_RNIQEFFS\[3\]/C  sdram_interface_0/init_counter_RNIQEFFS\[3\]/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_cycle_RNIVKP0B/B  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/init_counter_RNIQEFFS\[3\]/C  sdram_interface_0/init_counter_RNIQEFFS\[3\]/Y  sdram_interface_0/ba1/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/un6_write_counter_I_7/B  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/address_12_0_o2_0\[11\]/A  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/C  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/schedule_RNIPJRPQ7\[4\]/A  memory_controller_0/schedule_RNIPJRPQ7\[4\]/Y  memory_controller_0/read_prev_RNISGTC8A/C  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[4\]/B  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/A  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[5\]/CLK  sdram_interface_0/ts_delay\[5\]/Q  sdram_interface_0/ts_delay_RNIOFJ9\[5\]/A  sdram_interface_0/ts_delay_RNIOFJ9\[5\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/B  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[8\]/CLK  sdram_interface_0/ts_delay\[8\]/Q  sdram_interface_0/ts_delay_RNIULJ9\[8\]/A  sdram_interface_0/ts_delay_RNIULJ9\[8\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/A  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[10\]/CLK  sdram_interface_0/ts_delay\[10\]/Q  sdram_interface_0/ts_delay_RNIG0OS\[10\]/A  sdram_interface_0/ts_delay_RNIG0OS\[10\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/B  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[20\]/CLK  sdram_interface_0/ts_delay\[20\]/Q  sdram_interface_0/ts_delay_RNII4QS\[20\]/A  sdram_interface_0/ts_delay_RNII4QS\[20\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/A  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/B  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/address_RNO_3\[10\]/A  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/A  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNI2FUB\[2\]/C  sdram_interface_0/read_counter_RNI2FUB\[2\]/Y  sdram_interface_0/read_counter_4_I_14/A  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/B  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/read_cycle_RNIJU8MG6/C  sdram_interface_0/read_cycle_RNIJU8MG6/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[22\]/CLK  sdram_interface_0/ts_delay\[22\]/Q  sdram_interface_0/ts_delay_RNIM8QS\[22\]/A  sdram_interface_0/ts_delay_RNIM8QS\[22\]/Y  sdram_interface_0/ts_delay_RNIAKD61\[3\]/C  sdram_interface_0/ts_delay_RNIAKD61\[3\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/B  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_9/B  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/A  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05/B  memory_controller_0/busy_hold_RNIRJ6I05/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNI0PQ23\[2\]/A  sdram_interface_0/read_counter_RNI0PQ23\[2\]/Y  sdram_interface_0/read_counter_RNIRCL1C\[2\]/B  sdram_interface_0/read_counter_RNIRCL1C\[2\]/Y  sdram_interface_0/write_cycle_RNIGNCABE/B  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/A  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/B  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/B  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[3\]/A  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNI86ADP9/B  memory_controller_0/busy_hold_RNI86ADP9/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNI0PQ23\[2\]/A  sdram_interface_0/read_counter_RNI0PQ23\[2\]/Y  sdram_interface_0/read_counter_RNIRCL1C\[2\]/B  sdram_interface_0/read_counter_RNIRCL1C\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIHIBOL\[3\]/A  sdram_interface_0/write_counter_RNIHIBOL\[3\]/Y  sdram_interface_0/write_cycle_RNI578862/A  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/B  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/B  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/B  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/A  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/C  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[4\]/CLK  sdram_interface_0/ts_delay\[4\]/Q  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/A  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/A  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[16\]/CLK  sdram_interface_0/ts_delay\[16\]/Q  sdram_interface_0/ts_delay_RNISCOS\[16\]/A  sdram_interface_0/ts_delay_RNISCOS\[16\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/A  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/B  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/A  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/A  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/C  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[18\]/CLK  sdram_interface_0/ts_delay\[18\]/Q  sdram_interface_0/ts_delay_RNI0HOS\[18\]/A  sdram_interface_0/ts_delay_RNI0HOS\[18\]/Y  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/C  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/B  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[23\]/CLK  sdram_interface_0/ts_delay\[23\]/Q  sdram_interface_0/ts_delay_RNIOAQS\[23\]/A  sdram_interface_0/ts_delay_RNIOAQS\[23\]/Y  sdram_interface_0/ts_delay_RNIILIP1\[15\]/C  sdram_interface_0/ts_delay_RNIILIP1\[15\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/A  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/A  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/A  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/schedule_RNIPJRPQ7\[4\]/B  memory_controller_0/schedule_RNIPJRPQ7\[4\]/Y  memory_controller_0/read_prev_RNISGTC8A/C  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/write_cycle_RNIPNJH51/A  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/B  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/read_counter_RNI7RQNA\[3\]/C  sdram_interface_0/read_counter_RNI7RQNA\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/C  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/B  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/address_RNO_0\[10\]/B  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[3\]/CLK  sdram_interface_0/ts_delay\[3\]/Q  sdram_interface_0/ts_delay_RNIAKD61\[3\]/B  sdram_interface_0/ts_delay_RNIAKD61\[3\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/B  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNI0PQ23\[2\]/A  sdram_interface_0/read_counter_RNI0PQ23\[2\]/Y  sdram_interface_0/read_counter_RNI1GA6O\[2\]/A  sdram_interface_0/read_counter_RNI1GA6O\[2\]/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/C  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/B  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI2JO81\[0\]/A  sdram_interface_0/init_counter_RNI2JO81\[0\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/A  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/B  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/B  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/B  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/B  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_2\[10\]/A  sdram_interface_0/address_RNO_2\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[19\]/CLK  sdram_interface_0/ts_delay\[19\]/Q  sdram_interface_0/ts_delay_RNI2JOS\[19\]/A  sdram_interface_0/ts_delay_RNI2JOS\[19\]/Y  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/C  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/A  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIAES821\[3\]/A  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/C  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/C  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_4_I_12/A  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/A  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/B  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/B  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_15/B  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/A  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/Y  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/A  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/A  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/A  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/B  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/read_counter_RNICCLO47\[2\]/C  sdram_interface_0/read_counter_RNICCLO47\[2\]/Y  sdram_interface_0/address_cl_RNO\[0\]/C  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/B  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/cas_RNO_3/B  sdram_interface_0/cas_RNO_3/Y  sdram_interface_0/cas_RNO_0/B  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[12\]/CLK  sdram_interface_0/ts_delay\[12\]/Q  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/B  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/B  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[15\]/CLK  sdram_interface_0/ts_delay\[15\]/Q  sdram_interface_0/ts_delay_RNIILIP1\[15\]/B  sdram_interface_0/ts_delay_RNIILIP1\[15\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/A  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/address_RNO_5\[9\]/B  sdram_interface_0/address_RNO_5\[9\]/Y  sdram_interface_0/address_RNO_2\[9\]/A  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/A  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_0\[0\]/B  memory_controller_0/write_count_RNI87QAM4_0\[0\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/S  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4\[0\]/B  memory_controller_0/write_count_RNI87QAM4\[0\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/S  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_1\[0\]/B  memory_controller_0/write_count_RNI87QAM4_1\[0\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/S  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/C  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/A  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/B  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/B  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/we_RNO_1/B  sdram_interface_0/we_RNO_1/Y  sdram_interface_0/we_RNO/C  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/B  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/A  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI4KI292\[2\]/B  memory_controller_0/schedule_RNI4KI292\[2\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/B  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/A  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/A  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/read_prev_RNI3KCMJ2/C  memory_controller_0/read_prev_RNI3KCMJ2/Y  memory_controller_0/read_prev_RNI60OTE7/A  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/A  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/read_prev_RNI3KCMJ2/C  memory_controller_0/read_prev_RNI3KCMJ2/Y  memory_controller_0/read_prev_RNI60OTE7/A  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[1\]/A  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/C  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIAES821\[3\]/A  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/C  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/A  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/Y  sdram_interface_0/init_counter_13_I_1/A  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_12_i_o2\[0\]/A  sdram_interface_0/read_counter_12_i_o2\[0\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/C  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/C  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/B  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/we_RNO_1/C  sdram_interface_0/we_RNO_1/Y  sdram_interface_0/we_RNO/C  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[11\]/CLK  sdram_interface_0/ts_delay\[11\]/Q  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/B  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/A  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[0\]/S  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/row_out_RNO\[8\]/S  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/row_out_RNO\[9\]/S  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[8\]/S  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[7\]/S  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[6\]/S  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[5\]/S  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[4\]/S  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[3\]/S  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[2\]/S  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/col_out_RNO\[1\]/S  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/ba_out_RNO\[1\]/S  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/ba_out_RNO\[0\]/S  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[1\]/S  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[2\]/S  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[3\]/S  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[4\]/S  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[5\]/S  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[6\]/S  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[10\]/S  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[11\]/S  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[12\]/S  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[7\]/S  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/row_out_RNO\[0\]/S  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_cycle_RNIVKP0B/A  sdram_interface_0/read_cycle_RNIVKP0B/Y  sdram_interface_0/address_RNO_4\[9\]/B  sdram_interface_0/address_RNO_4\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/B  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO\[9\]/B  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/B  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/B  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/A  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/B  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/A  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/B  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[0\]/A  sdram_interface_0/address_RNO_5\[0\]/Y  sdram_interface_0/address_RNO_3\[0\]/C  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[7\]/A  sdram_interface_0/address_RNO_5\[7\]/Y  sdram_interface_0/address_RNO_3\[7\]/C  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[2\]/A  sdram_interface_0/address_RNO_5\[2\]/Y  sdram_interface_0/address_RNO_3\[2\]/C  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[3\]/A  sdram_interface_0/address_RNO_5\[3\]/Y  sdram_interface_0/address_RNO_3\[3\]/C  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[8\]/A  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[4\]/A  sdram_interface_0/address_RNO_5\[4\]/Y  sdram_interface_0/address_RNO_3\[4\]/C  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/B  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/B  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[1\]/A  sdram_interface_0/address_RNO_5\[1\]/Y  sdram_interface_0/address_RNO_3\[1\]/C  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNISNR01\[2\]/B  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/A  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/write_counter_RNISINJF\[1\]/B  sdram_interface_0/write_counter_RNISINJF\[1\]/Y  sdram_interface_0/write_counter_RNI86GCH3\[1\]/B  sdram_interface_0/write_counter_RNI86GCH3\[1\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_exit_RNILP82D/B  sdram_interface_0/read_exit_RNILP82D/Y  sdram_interface_0/write_cycle_RNIJ17RD/A  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/B  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/B  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/A  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/address_RNO_3\[10\]/A  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/A  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/C  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/C  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/A  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/C  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/A  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/C  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/we_RNO_2/B  sdram_interface_0/we_RNO_2/Y  sdram_interface_0/we_RNO_0/A  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/schedule_RNI4KI292\[2\]/A  memory_controller_0/schedule_RNI4KI292\[2\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/B  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/A  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/A  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/Y  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/A  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/A  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIAES821\[3\]/A  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/C  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/A  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/Y  sdram_interface_0/init_counter_13_I_8/A  sdram_interface_0/init_counter_13_I_8/Y  sdram_interface_0/init_counter_RNO\[0\]/C  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/cas_RNO_2/C  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/C  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/B  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/B  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/A  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/A  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/A  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/write_cycle_RNIKLV7N/B  sdram_interface_0/write_cycle_RNIKLV7N/Y  sdram_interface_0/write_cycle_RNIG0AAL1/A  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_exit_RNI6NT72/B  sdram_interface_0/write_exit_RNI6NT72/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/C  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIM4F12\[3\]/C  sdram_interface_0/read_counter_RNIM4F12\[3\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/A  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/schedule_RNI4KI292\[2\]/A  memory_controller_0/schedule_RNI4KI292\[2\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/B  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/A  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/A  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/Y  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/A  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/A  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/A  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI2MK23\[2\]/C  sdram_interface_0/read_counter_RNI2MK23\[2\]/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/B  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/B  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/ras_RNO_3/B  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNISNR01\[2\]/B  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/read_counter_RNISKG1J\[2\]/B  sdram_interface_0/read_counter_RNISKG1J\[2\]/Y  sdram_interface_0/read_counter_RNIO263V_0\[2\]/B  sdram_interface_0/read_counter_RNIO263V_0\[2\]/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/A  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/read_counter_RNI2R582\[3\]/B  sdram_interface_0/read_counter_RNI2R582\[3\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/C  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/cke_RNO_8/A  sdram_interface_0/cke_RNO_8/Y  sdram_interface_0/cke_RNO_2/C  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIPM92Q2\[6\]/C  memory_controller_0/schedule_RNIPM92Q2\[6\]/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/B  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/write_counter_RNISINJF\[1\]/A  sdram_interface_0/write_counter_RNISINJF\[1\]/Y  sdram_interface_0/write_counter_RNI86GCH3\[1\]/B  sdram_interface_0/write_counter_RNI86GCH3\[1\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/A  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/B  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_0\[5\]/A  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[7\]/B  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/A  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQ0JV25\[5\]/S  memory_controller_0/schedule_RNIQ0JV25\[5\]/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/C  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI2EBM1\[0\]/B  sdram_interface_0/init_counter_RNI2EBM1\[0\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/A  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/read_prev_RNI60OTE7/B  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/B  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/B  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/read_prev_RNIJ0QT55/B  memory_controller_0/read_prev_RNIJ0QT55/Y  memory_controller_0/schedule_RNO\[0\]/A  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/read_prev_RNIJ0QT55/B  memory_controller_0/read_prev_RNIJ0QT55/Y  memory_controller_0/schedule_RNO\[2\]/B  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/C  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/A  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/we_RNO_0/B  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/write_cycle_RNIPDEDE1/B  sdram_interface_0/write_cycle_RNIPDEDE1/Y  sdram_interface_0/write_cycle_RNI8G3NH2/S  sdram_interface_0/write_cycle_RNI8G3NH2/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/A  memory_controller_0/schedule_RNIH0Q3D2_0\[3\]/Y  memory_controller_0/read_prev_RNISGTC8A/B  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/A  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/A  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/write_cycle_RNIOMU9P/B  sdram_interface_0/write_cycle_RNIOMU9P/Y  sdram_interface_0/write_cycle_RNI4AN2R3/B  sdram_interface_0/write_cycle_RNI4AN2R3/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/A  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[2\]/CLK  memory_controller_0/schedule\[2\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/B  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/C  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/C  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/num_cycles\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/A  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_exit_RNIPBJ01/A  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_counter_RNIM4F12\[3\]/A  sdram_interface_0/read_counter_RNIM4F12\[3\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/A  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/A  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/A  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/A  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/A  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/A  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[18\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/C  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/B  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/A  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/C  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/un40_read_counter_1_SUM1/B  sdram_interface_0/un40_read_counter_1_SUM1/Y  sdram_interface_0/read_counter_RNO\[1\]/B  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/A  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/cke_RNO_11/A  sdram_interface_0/cke_RNO_11/Y  sdram_interface_0/cke_RNO_9/A  sdram_interface_0/cke_RNO_9/Y  sdram_interface_0/cke_RNO_5/C  sdram_interface_0/cke_RNO_5/Y  sdram_interface_0/cke_RNO_1/A  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNI68CS\[0\]/C  sdram_interface_0/write_counter_RNI68CS\[0\]/Y  sdram_interface_0/write_counter_RNILO9F1\[1\]/B  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/B  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNI68CS\[0\]/B  sdram_interface_0/write_counter_RNI68CS\[0\]/Y  sdram_interface_0/write_counter_RNILO9F1\[1\]/B  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/B  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_16_i_o2\[2\]/A  sdram_interface_0/read_counter_16_i_o2\[2\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/A  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6\[0\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/B  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/B  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[1\]/C  sdram_interface_0/write_counter_RNIU0R51\[1\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/C  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/schedule_RNIQ0JV25\[5\]/A  memory_controller_0/schedule_RNIQ0JV25\[5\]/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/C  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_cycle_RNI29TQ2/A  sdram_interface_0/write_cycle_RNI29TQ2/Y  sdram_interface_0/write_cycle_RNIOMU9P/A  sdram_interface_0/write_cycle_RNIOMU9P/Y  sdram_interface_0/write_cycle_RNI4AN2R3/B  sdram_interface_0/write_cycle_RNI4AN2R3/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/A  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/B  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/B  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/A  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI2EBM1\[0\]/A  sdram_interface_0/init_counter_RNI2EBM1\[0\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/A  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/A  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/B  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/A  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[1\]/C  sdram_interface_0/write_counter_RNIU0R51\[1\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/C  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNI2JO81\[0\]/B  sdram_interface_0/init_counter_RNI2JO81\[0\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/A  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/C  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/A  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI5JS74\[1\]/A  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI29U32\[1\]/S  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI29U32\[1\]/S  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNID137B7/A  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNIHT241/B  sdram_interface_0/read_cycle_RNIHT241/Y  sdram_interface_0/read_counter_RNI2R582\[3\]/A  sdram_interface_0/read_counter_RNI2R582\[3\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/C  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/A  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[3\]/CLK  memory_controller_0/schedule\[3\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/B  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/A  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNI68CS\[0\]/A  sdram_interface_0/write_counter_RNI68CS\[0\]/Y  sdram_interface_0/write_counter_RNILO9F1\[1\]/B  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/B  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIGHTI\[3\]/A  sdram_interface_0/write_counter_RNIGHTI\[3\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/B  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/read_prev_RNIGB4MK2/B  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNI38722\[0\]/B  sdram_interface_0/write_counter_RNI38722\[0\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/A  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNO_1\[0\]/C  sdram_interface_0/write_counter_RNO_1\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/C  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/B  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/B  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/A  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/B  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/A  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/B  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/A  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/B  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/A  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/B  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/A  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/B  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/A  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/B  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/A  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/B  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/A  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/B  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/A  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/B  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/A  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/B  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/A  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/B  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/A  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/B  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/A  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/B  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/A  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/B  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/A  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/A  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/B  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/A  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_4_I_9/A  sdram_interface_0/read_counter_4_I_9/Y  sdram_interface_0/read_counter_RNIF8MA2\[3\]/C  sdram_interface_0/read_counter_RNIF8MA2\[3\]/Y  sdram_interface_0/read_counter_8_I_1/A  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/C  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/B  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/A  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO/A  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/S  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/S  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/S  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/S  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/S  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/S  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/S  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/S  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/S  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/S  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/S  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/A  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/S  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/A  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/S  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/S  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/S  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI936NH4\[56\]/S  memory_controller_0/mag_buffer_RNI936NH4\[56\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/A  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/S  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/S  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/S  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNI264DH4\[46\]/S  memory_controller_0/mag_buffer_RNI264DH4\[46\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/A  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/A  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/S  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/S  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/A  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/S  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/A  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/S  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/A  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/S  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/A  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/S  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/A  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/S  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/S  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/A  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/S  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/A  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/S  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/Y  memory_controller_0/data_buffer_RNILG1089\[30\]/A  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/S  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/Y  memory_controller_0/data_buffer_RNITKTV79\[29\]/A  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/S  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/S  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/S  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/S  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/A  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/S  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/A  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/S  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/A  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNI660DH4\[38\]/S  memory_controller_0/mag_buffer_RNI660DH4\[38\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/A  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNI220DH4\[37\]/S  memory_controller_0/mag_buffer_RNI220DH4\[37\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/A  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/S  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/A  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/S  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/A  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/S  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/S  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/A  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/S  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/A  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/S  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/A  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/S  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/A  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/S  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/A  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/A  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/S  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/A  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/read_exit_RNIPBJ01/B  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_counter_RNIM4F12\[3\]/A  sdram_interface_0/read_counter_RNIM4F12\[3\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/A  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/S  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/A  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/S  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/A  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/S  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/A  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/S  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/A  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/S  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/A  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/S  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/A  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/S  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/A  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/S  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/A  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/S  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/S  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/A  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/S  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNO_0\[0\]/C  sdram_interface_0/write_counter_RNO_0\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/A  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/B  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNI79CS\[2\]/A  sdram_interface_0/write_counter_RNI79CS\[2\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/C  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/C  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_cycle_RNIKLV7N/A  sdram_interface_0/write_cycle_RNIKLV7N/Y  sdram_interface_0/write_cycle_RNIG0AAL1/A  sdram_interface_0/write_cycle_RNIG0AAL1/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/B  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_5/A  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNISNR01\[2\]/B  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/read_counter_RNI0PQ23\[2\]/B  sdram_interface_0/read_counter_RNI0PQ23\[2\]/Y  sdram_interface_0/read_counter_RNIRCL1C\[2\]/B  sdram_interface_0/read_counter_RNIRCL1C\[2\]/Y  sdram_interface_0/write_cycle_RNIGNCABE/B  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_cycle_RNI41V12/B  sdram_interface_0/read_cycle_RNI41V12/Y  sdram_interface_0/cas_RNO_3/A  sdram_interface_0/cas_RNO_3/Y  sdram_interface_0/cas_RNO_0/B  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIAES821\[3\]/A  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/C  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNO\[0\]/A  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/B  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/A  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/read_prev_RNI60OTE7/C  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/B  sdram_interface_0/un1_SDRAM_CS_4_d0lt3_i_a3_1/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/B  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/busy_RNO_2/A  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/B  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIGHTI\[3\]/B  sdram_interface_0/write_counter_RNIGHTI\[3\]/Y  sdram_interface_0/write_counter_RNINAEV7\[0\]/B  sdram_interface_0/write_counter_RNINAEV7\[0\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/A  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/C  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/A  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/B  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/ras_RNO_4/B  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_10_0_a2_0\[3\]/B  sdram_interface_0/read_counter_10_0_a2_0\[3\]/Y  sdram_interface_0/read_counter_RNO\[3\]/B  sdram_interface_0/read_counter_RNO\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNISNR01\[2\]/B  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/read_counter_RNINBMV9_0\[2\]/A  sdram_interface_0/read_counter_RNINBMV9_0\[2\]/Y  sdram_interface_0/read_counter_RNIO263V\[2\]/B  sdram_interface_0/read_counter_RNIO263V\[2\]/Y  sdram_interface_0/read_counter_RNI4MUR04\[2\]/A  sdram_interface_0/read_counter_RNI4MUR04\[2\]/Y  sdram_interface_0/address_RNO\[1\]/C  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/B  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/B  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/un2_init_counter_1_I_5/B  sdram_interface_0/un2_init_counter_1_I_5/Y  sdram_interface_0/init_counter_RNI29U32\[1\]/A  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/B  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_6/A  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[6\]/A  sdram_interface_0/address_RNO_4\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/C  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[7\]/A  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[0\]/A  sdram_interface_0/address_RNO_4\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/C  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[2\]/A  sdram_interface_0/address_RNO_4\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/C  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[3\]/A  sdram_interface_0/address_RNO_4\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/C  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[1\]/A  sdram_interface_0/address_RNO_4\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/C  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[4\]/A  sdram_interface_0/address_RNO_4\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/C  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/address_RNO_4\[8\]/A  sdram_interface_0/address_RNO_4\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/C  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/A  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/init_counter_RNIQEFFS\[3\]/A  sdram_interface_0/init_counter_RNIQEFFS\[3\]/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/dqml_RNO_0/B  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNILO9F1\[1\]/A  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/B  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/A  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_1/B  sdram_interface_0/read_counter_8_I_1/Y  sdram_interface_0/read_counter_8_I_10/B  sdram_interface_0/read_counter_8_I_10/Y  sdram_interface_0/read_counter_RNO_1\[1\]/A  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIAES821\[3\]/A  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/cke_RNO_4/A  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIU0R51\[1\]/A  sdram_interface_0/write_counter_RNIU0R51\[1\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/C  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/read_counter_RNIVKP0B\[3\]/A  sdram_interface_0/read_counter_RNIVKP0B\[3\]/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/C  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[6\]/B  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIKN9F1\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNI2I4G6\[0\]/A  sdram_interface_0/write_counter_RNI2I4G6\[0\]/Y  sdram_interface_0/address_RNO_3\[9\]/A  sdram_interface_0/address_RNO_3\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/C  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIHNG64\[2\]/C  memory_controller_0/schedule_RNIHNG64\[2\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/C  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/A  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/C  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/A  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/B  sdram_interface_0/write_counter_RNI2I4G6_0\[0\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/B  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2/B  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/schedule_RNO\[0\]/B  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/C  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/B  sdram_interface_0/read_counter_RNISDL1C_0\[3\]/Y  sdram_interface_0/address_RNO\[10\]/B  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNI38722_0\[0\]/B  sdram_interface_0/write_counter_RNI38722_0\[0\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/B  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/B  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNILO9F1\[1\]/C  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNIC3OE9\[1\]/B  sdram_interface_0/write_counter_RNIC3OE9\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[2\]/A  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_5/A  sdram_interface_0/un2_init_counter_1_I_5/Y  sdram_interface_0/init_counter_RNI29U32\[1\]/A  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/un40_read_counter_1_SUM1/C  sdram_interface_0/un40_read_counter_1_SUM1/Y  sdram_interface_0/read_counter_RNO\[1\]/B  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/A  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/A  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/cas/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/B  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/A  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/ras/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI1IO81\[3\]/B  sdram_interface_0/init_counter_RNI1IO81\[3\]/Y  sdram_interface_0/init_counter_RNI2V3V2\[2\]/A  sdram_interface_0/init_counter_RNI2V3V2\[2\]/Y  sdram_interface_0/init_counter_9_I_14/A  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_6/B  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/init_counter_RNI2V3V2\[2\]/B  sdram_interface_0/init_counter_RNI2V3V2\[2\]/Y  sdram_interface_0/init_counter_9_I_14/A  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/A  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_10_0_a2_0\[3\]/C  sdram_interface_0/read_counter_10_0_a2_0\[3\]/Y  sdram_interface_0/read_counter_RNINBMV9\[2\]/A  sdram_interface_0/read_counter_RNINBMV9\[2\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/C  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNI79CS\[2\]/B  sdram_interface_0/write_counter_RNI79CS\[2\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/C  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/C  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIU0R51\[1\]/B  sdram_interface_0/write_counter_RNIU0R51\[1\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/C  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/B  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/write_counter_RNI0MQR8\[1\]/A  sdram_interface_0/write_counter_RNI0MQR8\[1\]/Y  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/B  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIU0R51\[0\]/C  sdram_interface_0/write_counter_RNIU0R51\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/A  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/A  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI/B  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/C  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIPJRPQ7\[4\]/C  memory_controller_0/schedule_RNIPJRPQ7\[4\]/Y  memory_controller_0/read_prev_RNISGTC8A/C  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/read_prev_RNI3T1JD2_0/C  memory_controller_0/read_prev_RNI3T1JD2_0/Y  memory_controller_0/schedule_RNO\[1\]/B  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNIV9TD4\[0\]/A  sdram_interface_0/write_counter_RNIV9TD4\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/C  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNIFADH42\[17\]/S  memory_controller_0/mag_buffer_RNIFADH42\[17\]/Y  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/B  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/A  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNID8DH42\[16\]/S  memory_controller_0/mag_buffer_RNID8DH42\[16\]/Y  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/B  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/A  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNIB6DH42\[15\]/S  memory_controller_0/mag_buffer_RNIB6DH42\[15\]/Y  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/B  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/A  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI94DH42\[14\]/S  memory_controller_0/mag_buffer_RNI94DH42\[14\]/Y  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/B  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/A  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI72DH42\[13\]/S  memory_controller_0/mag_buffer_RNI72DH42\[13\]/Y  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/B  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/A  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI50DH42\[12\]/S  memory_controller_0/mag_buffer_RNI50DH42\[12\]/Y  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/B  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/A  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI3UCH42\[11\]/S  memory_controller_0/mag_buffer_RNI3UCH42\[11\]/Y  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/B  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/A  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI1SCH42\[10\]/S  memory_controller_0/mag_buffer_RNI1SCH42\[10\]/Y  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/B  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/A  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNIH71G42\[9\]/S  memory_controller_0/mag_buffer_RNIH71G42\[9\]/Y  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/B  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/A  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNIF51G42\[8\]/S  memory_controller_0/mag_buffer_RNIF51G42\[8\]/Y  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/B  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/A  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI5R0G42\[6\]/S  memory_controller_0/mag_buffer_RNI5R0G42\[6\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/B  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI1N0G42\[2\]/S  memory_controller_0/mag_buffer_RNI1N0G42\[2\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/B  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNIVK0G42\[0\]/S  memory_controller_0/mag_buffer_RNIVK0G42\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/B  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[0\]/B  sdram_interface_0/address_RNO_5\[0\]/Y  sdram_interface_0/address_RNO_3\[0\]/C  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[7\]/B  sdram_interface_0/address_RNO_5\[7\]/Y  sdram_interface_0/address_RNO_3\[7\]/C  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[2\]/B  sdram_interface_0/address_RNO_5\[2\]/Y  sdram_interface_0/address_RNO_3\[2\]/C  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[3\]/B  sdram_interface_0/address_RNO_5\[3\]/Y  sdram_interface_0/address_RNO_3\[3\]/C  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[4\]/B  sdram_interface_0/address_RNO_5\[4\]/Y  sdram_interface_0/address_RNO_3\[4\]/C  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[1\]/B  sdram_interface_0/address_RNO_5\[1\]/Y  sdram_interface_0/address_RNO_3\[1\]/C  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_5\[6\]/B  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5_0\[4\]/A  memory_controller_0/schedule_RNI7GOO5_0\[4\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/B  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/address_RNO_5\[8\]/B  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/B  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/B  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/A  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/B  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/A  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIFGTI_0\[1\]/A  sdram_interface_0/write_counter_RNIFGTI_0\[1\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/B  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/C  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/B  sdram_interface_0/read_counter_RNIOCMV9_0\[3\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/B  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer_RNI2O0G42\[3\]/S  memory_controller_0/mag_buffer_RNI2O0G42\[3\]/Y  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/A  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/A  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/S  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/B  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNILSPH42\[74\]/S  memory_controller_0/mag_buffer_RNILSPH42\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/B  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/S  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/B  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/S  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/B  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/S  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/B  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNINSNH42\[66\]/S  memory_controller_0/mag_buffer_RNINSNH42\[66\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/B  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIJONH42\[64\]/S  memory_controller_0/mag_buffer_RNIJONH42\[64\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/B  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/S  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/B  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/A  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/A  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/S  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/Y  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/A  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/A  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/S  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/Y  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/A  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/A  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNINUPH42\[75\]/S  memory_controller_0/mag_buffer_RNINUPH42\[75\]/Y  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/A  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/A  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/S  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/Y  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/A  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/A  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/S  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/Y  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/A  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/A  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/S  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/Y  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/A  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/A  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/S  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/Y  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/A  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/A  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_5\[17\]/Y  memory_controller_0/mag_buffer_RNILQNH42\[65\]/S  memory_controller_0/mag_buffer_RNILQNH42\[65\]/Y  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/A  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/A  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_0\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_0\[1\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/B  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/C  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_exit_RNIHO90B/C  sdram_interface_0/read_exit_RNIHO90B/Y  sdram_interface_0/read_exit_RNILP82D/A  sdram_interface_0/read_exit_RNILP82D/Y  sdram_interface_0/write_cycle_RNIJ17RD/A  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/A  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/address_RNO_3\[9\]/B  sdram_interface_0/address_RNO_3\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/C  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/B  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5_0\[4\]/A  memory_controller_0/schedule_RNI7GOO5_0\[4\]/Y  memory_controller_0/schedule_RNIPM92Q2\[6\]/A  memory_controller_0/schedule_RNIPM92Q2\[6\]/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/B  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIF3T88\[0\]/C  sdram_interface_0/write_counter_RNIF3T88\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/B  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/S  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/B  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/S  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/B  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/S  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/Y  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/A  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/A  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/S  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/Y  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/A  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/A  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIDINH42\[61\]/S  memory_controller_0/mag_buffer_RNIDINH42\[61\]/Y  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/A  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/A  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIRULH42\[59\]/S  memory_controller_0/mag_buffer_RNIRULH42\[59\]/Y  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/A  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/A  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNINQLH42\[57\]/S  memory_controller_0/mag_buffer_RNINQLH42\[57\]/Y  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/A  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/A  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIFILH42\[53\]/S  memory_controller_0/mag_buffer_RNIFILH42\[53\]/Y  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/A  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/A  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIBELH42\[51\]/S  memory_controller_0/mag_buffer_RNIBELH42\[51\]/Y  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/A  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/A  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/S  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/Y  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/A  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/A  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/B  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/read_prev_RNI3KCMJ2/B  memory_controller_0/read_prev_RNI3KCMJ2/Y  memory_controller_0/read_prev_RNI60OTE7/A  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI29U32\[1\]/B  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/B  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/Y  sdram_interface_0/init_counter_13_I_1/A  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNO\[0\]/B  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/S  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/B  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIDAFH42\[25\]/S  memory_controller_0/mag_buffer_RNIDAFH42\[25\]/Y  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/B  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/A  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIB8FH42\[24\]/S  memory_controller_0/mag_buffer_RNIB8FH42\[24\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/B  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNI96FH42\[23\]/S  memory_controller_0/mag_buffer_RNI96FH42\[23\]/Y  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/B  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/A  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNI74FH42\[22\]/S  memory_controller_0/mag_buffer_RNI74FH42\[22\]/Y  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/B  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/A  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNI52FH42\[21\]/S  memory_controller_0/mag_buffer_RNI52FH42\[21\]/Y  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/B  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/A  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNI30FH42\[20\]/S  memory_controller_0/mag_buffer_RNI30FH42\[20\]/Y  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/B  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/A  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIJEDH42\[19\]/S  memory_controller_0/mag_buffer_RNIJEDH42\[19\]/Y  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/B  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/A  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_3\[17\]/Y  memory_controller_0/mag_buffer_RNIHCDH42\[18\]/S  memory_controller_0/mag_buffer_RNIHCDH42\[18\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/B  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI29U32\[1\]/B  sdram_interface_0/init_counter_RNI29U32\[1\]/Y  sdram_interface_0/init_counter_RNI6MDP6\[1\]/C  sdram_interface_0/init_counter_RNI6MDP6\[1\]/Y  sdram_interface_0/init_counter_9_I_12/A  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI4AN2R3/A  sdram_interface_0/write_cycle_RNI4AN2R3/Y  sdram_interface_0/read_counter_RNILQBJ86\[2\]/A  sdram_interface_0/read_counter_RNILQBJ86\[2\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/read_prev_RNI3KCMJ2/B  memory_controller_0/read_prev_RNI3KCMJ2/Y  memory_controller_0/read_prev_RNIJ0QT55/A  memory_controller_0/read_prev_RNIJ0QT55/Y  memory_controller_0/schedule_RNO\[0\]/A  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/S  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/B  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/S  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/B  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/S  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/Y  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/B  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/A  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/S  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/B  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/S  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/B  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/S  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/B  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/S  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/B  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNILMJH42\[47\]/S  memory_controller_0/mag_buffer_RNILMJH42\[47\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/B  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/S  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/Y  memory_controller_0/mag_buffer_RNI264DH4\[46\]/B  memory_controller_0/mag_buffer_RNI264DH4\[46\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/A  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/S  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/B  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/S  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/B  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_4\[17\]/Y  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/S  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/B  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIIREP\[0\]/A  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/cke_RNO_8/B  sdram_interface_0/cke_RNO_8/Y  sdram_interface_0/cke_RNO_2/C  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/B  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/B  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_8/B  sdram_interface_0/init_counter_13_I_8/Y  sdram_interface_0/init_counter_RNO\[0\]/C  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/B  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_exit_RNIPBJ01/A  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/ras_RNO_5/C  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_exit_RNIPBJ01/A  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_exit_RNIHO90B/B  sdram_interface_0/read_exit_RNIHO90B/Y  sdram_interface_0/read_exit_RNILP82D/A  sdram_interface_0/read_exit_RNILP82D/Y  sdram_interface_0/write_cycle_RNIJ17RD/A  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIP34R\[3\]/A  sdram_interface_0/read_counter_RNIP34R\[3\]/Y  sdram_interface_0/read_counter_RNI7RQNA\[3\]/B  sdram_interface_0/read_counter_RNI7RQNA\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/C  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI67OR1\[3\]/A  sdram_interface_0/read_counter_RNI67OR1\[3\]/Y  sdram_interface_0/read_counter_8_I_8/B  sdram_interface_0/read_counter_8_I_8/Y  sdram_interface_0/read_counter_RNO\[0\]/A  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/B  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/address_RNO_2\[10\]/B  sdram_interface_0/address_RNO_2\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/C  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/A  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/ras_RNO_2/B  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/A  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNICRL66\[3\]/A  sdram_interface_0/write_counter_RNICRL66\[3\]/Y  sdram_interface_0/we_RNO_2/A  sdram_interface_0/we_RNO_2/Y  sdram_interface_0/we_RNO_0/A  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/A  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/busy_RNO_6/B  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_cycle_RNIJ17RD/B  sdram_interface_0/write_cycle_RNIJ17RD/Y  sdram_interface_0/write_cycle_RNI578862/C  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_127/A  constant_sensor_data_0/un3_mag_data_I_127/Y  constant_sensor_data_0/un3_mag_data_I_128/A  constant_sensor_data_0/un3_mag_data_I_128/Y  constant_sensor_data_0/mag_stack\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNI19283\[1\]/B  sdram_interface_0/write_counter_RNI19283\[1\]/Y  sdram_interface_0/cas_RNO_4/C  sdram_interface_0/cas_RNO_4/Y  sdram_interface_0/cas_RNO_2/A  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNILIQ91\[3\]/B  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  constant_sensor_data_0/un3_mag_data_I_18/C  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  constant_sensor_data_0/un3_mag_data_I_18/C  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_144/A  constant_sensor_data_0/un3_mag_data_I_144/Y  constant_sensor_data_0/un3_mag_data_I_145/A  constant_sensor_data_0/un3_mag_data_I_145/Y  constant_sensor_data_0/mag_stack\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/B  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/C  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/B  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNILIQ91\[3\]/A  sdram_interface_0/read_counter_RNILIQ91\[3\]/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/B  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  constant_sensor_data_0/un3_mag_data_I_18/A  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/A  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/A  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[22\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/A  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[21\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/A  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[20\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/A  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[19\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/A  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_cycle/CLK  sdram_interface_0/read_cycle/Q  sdram_interface_0/read_cycle_RNIFE4O/C  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNI41V12\[3\]/A  sdram_interface_0/read_counter_RNI41V12\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/A  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/busy_RNO_4/A  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNI4S6O9\[2\]/B  sdram_interface_0/write_counter_RNI4S6O9\[2\]/Y  sdram_interface_0/write_counter_RNIMN6JD\[2\]/B  sdram_interface_0/write_counter_RNIMN6JD\[2\]/Y  sdram_interface_0/write_cycle_RNIKV4CE/A  sdram_interface_0/write_cycle_RNIKV4CE/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/A  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI1IO81\[3\]/A  sdram_interface_0/init_counter_RNI1IO81\[3\]/Y  sdram_interface_0/init_counter_RNI2V3V2\[2\]/A  sdram_interface_0/init_counter_RNI2V3V2\[2\]/Y  sdram_interface_0/init_counter_9_I_14/A  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_29/C  constant_sensor_data_0/un3_mag_data_I_29/Y  constant_sensor_data_0/un3_mag_data_I_68/C  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/address_12_0_o2_0\[11\]/B  sdram_interface_0/address_12_0_o2_0\[11\]/Y  sdram_interface_0/write_counter_RNO_0\[0\]/A  sdram_interface_0/write_counter_RNO_0\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/A  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNI38722\[1\]/A  sdram_interface_0/write_counter_RNI38722\[1\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/A  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNIHT241/B  sdram_interface_0/read_cycle_RNIHT241/Y  sdram_interface_0/dqml_RNO_3/B  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/busy_RNO_1/B  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO/A  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/un40_read_counter_1_SUM1/A  sdram_interface_0/un40_read_counter_1_SUM1/Y  sdram_interface_0/read_counter_RNO\[1\]/B  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/S  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/Y  memory_controller_0/geig_buffer_RNITASNC2\[1\]/A  memory_controller_0/geig_buffer_RNITASNC2\[1\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/A  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_80/A  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  constant_sensor_data_0/un3_mag_data_I_29/B  constant_sensor_data_0/un3_mag_data_I_29/Y  constant_sensor_data_0/un3_mag_data_I_68/C  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIT395\[0\]/A  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/A  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  constant_sensor_data_0/un3_mag_data_I_33/C  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_80/A  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNIU5S54\[74\]/S  memory_controller_0/geig_buffer_RNIU5S54\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/A  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI2AS54\[78\]/S  memory_controller_0/geig_buffer_RNI2AS54\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/A  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI08S54\[76\]/S  memory_controller_0/geig_buffer_RNI08S54\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/A  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  constant_sensor_data_0/un3_mag_data_I_33/A  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_80/A  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  constant_sensor_data_0/un3_mag_data_I_29/A  constant_sensor_data_0/un3_mag_data_I_29/Y  constant_sensor_data_0/un3_mag_data_I_68/C  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/B  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNILR6H4\[9\]/S  memory_controller_0/geig_buffer_RNILR6H4\[9\]/Y  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/A  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/A  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNIJP6H4\[8\]/S  memory_controller_0/geig_buffer_RNIJP6H4\[8\]/Y  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/A  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/A  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/S  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/A  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/S  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/A  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer_RNI396H4\[0\]/S  memory_controller_0/geig_buffer_RNI396H4\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/A  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/dqml_RNO_1/A  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/init_counter_RNI2RR1R\[2\]/C  sdram_interface_0/init_counter_RNI2RR1R\[2\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/B  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_41/C  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/B  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/read_prev_RNIJ0QT55/C  memory_controller_0/read_prev_RNIJ0QT55/Y  memory_controller_0/schedule_RNO\[0\]/A  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/A  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/B  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNI38722\[1\]/B  sdram_interface_0/write_counter_RNI38722\[1\]/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/A  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/address_RNO_0\[5\]/B  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  constant_sensor_data_0/un3_mag_data_I_41/A  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_120/A  constant_sensor_data_0/un3_mag_data_I_120/Y  constant_sensor_data_0/un3_mag_data_I_121/B  constant_sensor_data_0/un3_mag_data_I_121/Y  constant_sensor_data_0/un3_mag_data_I_122/A  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/cas_RNO_4/A  sdram_interface_0/cas_RNO_4/Y  sdram_interface_0/cas_RNO_2/A  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_120/A  constant_sensor_data_0/un3_mag_data_I_120/Y  constant_sensor_data_0/un3_mag_data_I_123/A  constant_sensor_data_0/un3_mag_data_I_123/Y  constant_sensor_data_0/un3_mag_data_I_124/A  constant_sensor_data_0/un3_mag_data_I_124/Y  constant_sensor_data_0/mag_stack\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNI18R54\[68\]/S  memory_controller_0/geig_buffer_RNI18R54\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/A  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_41/C  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_135/A  constant_sensor_data_0/un3_mag_data_I_135/Y  constant_sensor_data_0/un3_mag_data_I_136/A  constant_sensor_data_0/un3_mag_data_I_136/Y  constant_sensor_data_0/mag_stack\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_41/C  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_138/A  constant_sensor_data_0/un3_mag_data_I_138/Y  constant_sensor_data_0/un3_mag_data_I_139/A  constant_sensor_data_0/un3_mag_data_I_139/Y  constant_sensor_data_0/mag_stack\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_41/C  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_141/A  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNIHT241/B  sdram_interface_0/read_cycle_RNIHT241/Y  sdram_interface_0/read_cycle_RNIGIS4C/A  sdram_interface_0/read_cycle_RNIGIS4C/Y  sdram_interface_0/dqml_RNO_0/C  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_147/A  constant_sensor_data_0/un3_mag_data_I_147/Y  constant_sensor_data_0/un3_mag_data_I_148/A  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNIL5F44\[18\]/S  memory_controller_0/geig_buffer_RNIL5F44\[18\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/A  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIBVI44\[31\]/S  memory_controller_0/geig_buffer_RNIBVI44\[31\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/A  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_41/C  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_80/B  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_132/A  constant_sensor_data_0/un3_mag_data_I_132/Y  constant_sensor_data_0/un3_mag_data_I_133/A  constant_sensor_data_0/un3_mag_data_I_133/Y  constant_sensor_data_0/mag_stack\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNIFVE44\[15\]/S  memory_controller_0/geig_buffer_RNIFVE44\[15\]/Y  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/A  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/A  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNIDTE44\[14\]/S  memory_controller_0/geig_buffer_RNIDTE44\[14\]/Y  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/A  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/A  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNIBRE44\[13\]/S  memory_controller_0/geig_buffer_RNIBRE44\[13\]/Y  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/A  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/A  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNI9PE44\[12\]/S  memory_controller_0/geig_buffer_RNI9PE44\[12\]/Y  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/A  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/A  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNI7NE44\[11\]/S  memory_controller_0/geig_buffer_RNI7NE44\[11\]/Y  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/A  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/A  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNI5LE44\[10\]/S  memory_controller_0/geig_buffer_RNI5LE44\[10\]/Y  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/A  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/A  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIU0R51\[0\]/B  sdram_interface_0/write_counter_RNIU0R51\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/A  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/A  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  constant_sensor_data_0/un3_mag_data_I_50/B  constant_sensor_data_0/un3_mag_data_I_50/Y  constant_sensor_data_0/un3_mag_data_I_80/C  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/cas_RNO_1/B  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/schedule_RNIUGQM72\[2\]/A  memory_controller_0/schedule_RNIUGQM72\[2\]/Y  memory_controller_0/geig_buffer_RNITASNC2\[1\]/B  memory_controller_0/geig_buffer_RNITASNC2\[1\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/A  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/A  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/A  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  constant_sensor_data_0/un3_mag_data_I_50/C  constant_sensor_data_0/un3_mag_data_I_50/Y  constant_sensor_data_0/un3_mag_data_I_80/C  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNI18R54\[68\]/S  memory_controller_0/geig_buffer_RNI18R54\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/A  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIU8LE4\[58\]/S  memory_controller_0/geig_buffer_RNIU8LE4\[58\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/A  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIS6LE4\[56\]/S  memory_controller_0/geig_buffer_RNIS6LE4\[56\]/Y  memory_controller_0/mag_buffer_RNI936NH4\[56\]/A  memory_controller_0/mag_buffer_RNI936NH4\[56\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/A  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIO2LE4\[52\]/S  memory_controller_0/geig_buffer_RNIO2LE4\[52\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/A  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIM0LE4\[50\]/S  memory_controller_0/geig_buffer_RNIM0LE4\[50\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/A  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIPFL44\[47\]/S  memory_controller_0/geig_buffer_RNIPFL44\[47\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/A  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNILBL44\[45\]/S  memory_controller_0/geig_buffer_RNILBL44\[45\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/A  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIJ9L44\[44\]/S  memory_controller_0/geig_buffer_RNIJ9L44\[44\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/A  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIH7L44\[43\]/S  memory_controller_0/geig_buffer_RNIH7L44\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/A  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIF5L44\[42\]/S  memory_controller_0/geig_buffer_RNIF5L44\[42\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/A  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNID3L44\[41\]/S  memory_controller_0/geig_buffer_RNID3L44\[41\]/Y  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/A  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/A  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_3\[12\]/Y  memory_controller_0/geig_buffer_RNIB1L44\[40\]/S  memory_controller_0/geig_buffer_RNIB1L44\[40\]/Y  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/A  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/A  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  constant_sensor_data_0/un3_mag_data_I_50/A  constant_sensor_data_0/un3_mag_data_I_50/Y  constant_sensor_data_0/un3_mag_data_I_80/C  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_87/B  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer_RNIL5F44\[18\]/S  memory_controller_0/geig_buffer_RNIL5F44\[18\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/A  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIBVI44\[31\]/S  memory_controller_0/geig_buffer_RNIBVI44\[31\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/A  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIL9J44\[36\]/S  memory_controller_0/geig_buffer_RNIL9J44\[36\]/Y  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/A  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/A  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIJ7J44\[35\]/S  memory_controller_0/geig_buffer_RNIJ7J44\[35\]/Y  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/A  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/A  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIH5J44\[34\]/S  memory_controller_0/geig_buffer_RNIH5J44\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/A  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIF3J44\[33\]/S  memory_controller_0/geig_buffer_RNIF3J44\[33\]/Y  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/A  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/A  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNID1J44\[32\]/S  memory_controller_0/geig_buffer_RNID1J44\[32\]/Y  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/A  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/A  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIN9H44\[28\]/S  memory_controller_0/geig_buffer_RNIN9H44\[28\]/Y  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/A  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/A  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIL7H44\[27\]/S  memory_controller_0/geig_buffer_RNIL7H44\[27\]/Y  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/A  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/A  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIJ5H44\[26\]/S  memory_controller_0/geig_buffer_RNIJ5H44\[26\]/Y  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/A  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/A  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIH3H44\[25\]/S  memory_controller_0/geig_buffer_RNIH3H44\[25\]/Y  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/A  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/A  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIF1H44\[24\]/S  memory_controller_0/geig_buffer_RNIF1H44\[24\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/A  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIDVG44\[23\]/S  memory_controller_0/geig_buffer_RNIDVG44\[23\]/Y  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/A  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/A  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIBTG44\[22\]/S  memory_controller_0/geig_buffer_RNIBTG44\[22\]/Y  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/A  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/A  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNI9RG44\[21\]/S  memory_controller_0/geig_buffer_RNI9RG44\[21\]/Y  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/A  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/A  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNI7PG44\[20\]/S  memory_controller_0/geig_buffer_RNI7PG44\[20\]/Y  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/A  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/A  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_4\[12\]/Y  memory_controller_0/geig_buffer_RNIN7F44\[19\]/S  memory_controller_0/geig_buffer_RNIN7F44\[19\]/Y  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/A  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/A  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/busy_RNO_2/B  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/B  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_67/B  constant_sensor_data_0/un3_mag_data_I_67/Y  constant_sensor_data_0/un3_mag_data_I_68/A  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNIVKP0B\[3\]/B  sdram_interface_0/read_counter_RNIVKP0B\[3\]/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/C  sdram_interface_0/init_counter_RNIIRT6S2_0\[3\]/Y  sdram_interface_0/init_counter_13_I_1/A  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNILLSJ2/B  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/write_counter_RNIBIJU2\[3\]/A  sdram_interface_0/write_counter_RNIBIJU2\[3\]/Y  sdram_interface_0/write_counter_RNIHIBOL\[3\]/B  sdram_interface_0/write_counter_RNIHIBOL\[3\]/Y  sdram_interface_0/write_cycle_RNI578862/A  sdram_interface_0/write_cycle_RNI578862/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/B  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/B  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/read_exit_RNO/B  sdram_interface_0/read_exit_RNO/Y  sdram_interface_0/read_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/ras_RNO_2/A  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_1_sqmuxa/A  sdram_interface_0/read_cycle_1_sqmuxa/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/A  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/Y  sdram_interface_0/busy_RNO_5/A  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/cmd_out12_0_I_1/B  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  constant_sensor_data_0/un3_mag_data_I_67/A  constant_sensor_data_0/un3_mag_data_I_67/Y  constant_sensor_data_0/un3_mag_data_I_68/A  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/C  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_cycle/CLK  sdram_interface_0/write_cycle/Q  sdram_interface_0/write_cycle_RNIU7UO/A  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter_RNI32AB9\[1\]/C  sdram_interface_0/write_counter_RNI32AB9\[1\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/A  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/A  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/A  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIGHTI\[3\]/A  sdram_interface_0/write_counter_RNIGHTI\[3\]/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/B  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/read_counter_RNI6UO12\[3\]/A  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/cas_RNO_4/B  sdram_interface_0/cas_RNO_4/Y  sdram_interface_0/cas_RNO_2/A  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIU0R51\[0\]/A  sdram_interface_0/write_counter_RNIU0R51\[0\]/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/A  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[7\]/S  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[6\]/S  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[27\]/S  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[26\]/S  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[25\]/S  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[24\]/S  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[23\]/S  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[22\]/S  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[20\]/S  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[19\]/S  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[18\]/S  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[17\]/S  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[16\]/S  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[15\]/S  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[14\]/S  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[12\]/S  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[11\]/S  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3/A  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[10\]/S  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[36\]/S  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[49\]/S  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[48\]/S  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[46\]/S  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[45\]/S  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[44\]/S  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[42\]/S  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[41\]/S  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[40\]/S  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[39\]/S  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[37\]/S  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[35\]/S  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[34\]/S  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[33\]/S  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[32\]/S  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[31\]/S  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_0/A  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[30\]/S  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[52\]/S  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[63\]/S  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[62\]/S  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[61\]/S  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[60\]/S  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[59\]/S  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[58\]/S  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[57\]/S  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[56\]/S  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[55\]/S  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[53\]/S  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[51\]/S  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[50\]/S  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[5\]/S  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[4\]/S  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[3\]/S  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[2\]/S  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[1\]/S  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_1/A  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[0\]/S  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_cycle/CLK  sdram_interface_0/write_cycle/Q  sdram_interface_0/write_cycle_RNIU7UO_0/A  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/C  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/read_counter_RNI6UO12\[3\]/A  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[70\]/B  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[79\]/B  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[78\]/B  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[77\]/B  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[76\]/B  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[75\]/B  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[74\]/B  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[73\]/B  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[72\]/B  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[71\]/B  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[69\]/B  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[67\]/B  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[66\]/B  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[65\]/B  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[64\]/B  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIKR7M3_2/A  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[68\]/B  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/C  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIEFTI\[0\]/B  sdram_interface_0/write_counter_RNIEFTI\[0\]/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/A  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/read_counter_RNI6UO12\[3\]/A  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/B  sdram_interface_0/read_counter_RNILIQ91_0\[3\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/B  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNIAHJU2\[2\]/A  sdram_interface_0/write_counter_RNIAHJU2\[2\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/B  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/B  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/A  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/B  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/C  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_107/B  constant_sensor_data_0/un3_mag_data_I_107/Y  constant_sensor_data_0/un3_mag_data_I_108/A  constant_sensor_data_0/un3_mag_data_I_108/Y  constant_sensor_data_0/mag_stack\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNITOR01\[3\]/B  sdram_interface_0/read_counter_RNITOR01\[3\]/Y  sdram_interface_0/read_counter_RNIOCMV9\[3\]/B  sdram_interface_0/read_counter_RNIOCMV9\[3\]/Y  sdram_interface_0/read_counter_RNISDL1C\[3\]/B  sdram_interface_0/read_counter_RNISDL1C\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/A  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_15/A  sdram_interface_0/init_counter_9_I_15/Y  sdram_interface_0/init_counter_9_I_14/B  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_5/B  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_112/A  constant_sensor_data_0/un3_mag_data_I_112/Y  constant_sensor_data_0/un3_mag_data_I_113/A  constant_sensor_data_0/un3_mag_data_I_113/Y  constant_sensor_data_0/mag_stack\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_115/A  constant_sensor_data_0/un3_mag_data_I_115/Y  constant_sensor_data_0/un3_mag_data_I_116/A  constant_sensor_data_0/un3_mag_data_I_116/Y  constant_sensor_data_0/mag_stack\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_118/A  constant_sensor_data_0/un3_mag_data_I_118/Y  constant_sensor_data_0/un3_mag_data_I_119/A  constant_sensor_data_0/un3_mag_data_I_119/Y  constant_sensor_data_0/mag_stack\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_109/A  constant_sensor_data_0/un3_mag_data_I_109/Y  constant_sensor_data_0/un3_mag_data_I_110/A  constant_sensor_data_0/un3_mag_data_I_110/Y  constant_sensor_data_0/mag_stack\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  constant_sensor_data_0/un3_mag_data_I_60/C  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIEFTI\[0\]/A  sdram_interface_0/write_counter_RNIEFTI\[0\]/Y  sdram_interface_0/write_counter_RNIS8PU1\[0\]/A  sdram_interface_0/write_counter_RNIS8PU1\[0\]/Y  sdram_interface_0/read_counter_RNI6UO12\[3\]/A  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_exit_RNIPBJ01/A  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_counter_RNO_1\[0\]/A  sdram_interface_0/read_counter_RNO_1\[0\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/A  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/C  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_9/A  sdram_interface_0/init_counter_9_I_9/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/C  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  constant_sensor_data_0/un3_mag_data_I_60/A  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_71/B  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_84/B  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1\[0\]/A  sdram_interface_0/write_counter_RNIKN9F1\[0\]/Y  sdram_interface_0/write_counter_RNIAHJU2\[2\]/A  sdram_interface_0/write_counter_RNIAHJU2\[2\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/B  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO\[1\]/A  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/B  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/A  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  constant_sensor_data_0/un3_mag_data_I_71/C  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_84/B  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_7_i_o2\[1\]/B  sdram_interface_0/init_counter_7_i_o2\[1\]/Y  sdram_interface_0/init_counter_RNI5JS74\[1\]/C  sdram_interface_0/init_counter_RNI5JS74\[1\]/Y  sdram_interface_0/init_counter_RNIAQDP6\[0\]/C  sdram_interface_0/init_counter_RNIAQDP6\[0\]/Y  sdram_interface_0/init_counter_9_I_1/A  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/init_counter_13_I_10/A  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_1_sqmuxa/A  sdram_interface_0/read_cycle_1_sqmuxa/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/A  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/B  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2_RNIH419A/Y  sdram_interface_0/busy_RNO/B  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIMBDFP4/B  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_0/C  memory_controller_0/busy_hold_RNI86ADP9_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/B  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/B  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  constant_sensor_data_0/un3_mag_data_I_71/A  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_84/B  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI7RQNA\[3\]/A  sdram_interface_0/read_counter_RNI7RQNA\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/C  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNI68CS\[0\]/C  sdram_interface_0/write_counter_RNI68CS\[0\]/Y  sdram_interface_0/write_counter_RNILO9F1\[1\]/B  sdram_interface_0/write_counter_RNILO9F1\[1\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/C  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI2V3V2\[2\]/C  sdram_interface_0/init_counter_RNI2V3V2\[2\]/Y  sdram_interface_0/init_counter_9_I_14/A  sdram_interface_0/init_counter_9_I_14/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/B  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_cycle_RNO/A  sdram_interface_0/write_cycle_RNO/Y  sdram_interface_0/write_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/we_RNO_2/C  sdram_interface_0/we_RNO_2/Y  sdram_interface_0/we_RNO_0/A  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/cmd_out12_0_I_4/B  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO_0/B  sdram_interface_0/write_cycle_RNIU7UO_0/Y  sdram_interface_0/write_exit_RNO/B  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNI57CS\[0\]/B  sdram_interface_0/write_counter_RNI57CS\[0\]/Y  sdram_interface_0/write_counter_RNI38722_0\[0\]/A  sdram_interface_0/write_counter_RNI38722_0\[0\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/B  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNI1FIA\[3\]/B  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/A  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_exit/CLK  sdram_interface_0/write_exit/Q  sdram_interface_0/write_exit_RNI8M221/A  sdram_interface_0/write_exit_RNI8M221/Y  sdram_interface_0/write_exit_RNI6NT72/A  sdram_interface_0/write_exit_RNI6NT72/Y  sdram_interface_0/write_counter_RNIJRLMB\[0\]/C  sdram_interface_0/write_counter_RNIJRLMB\[0\]/Y  sdram_interface_0/write_counter_RNI60OPI\[0\]/A  sdram_interface_0/write_counter_RNI60OPI\[0\]/Y  sdram_interface_0/write_counter_RNIJHGIK\[1\]/A  sdram_interface_0/write_counter_RNIJHGIK\[1\]/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/C  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIK4NRG\[2\]/A  sdram_interface_0/init_counter_RNIK4NRG\[2\]/Y  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/A  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/B  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIVBJ35_0\[2\]/A  memory_controller_0/schedule_RNIVBJ35_0\[2\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/B  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_2/B  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3/B  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_0/B  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[36\]/S  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_1/B  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[52\]/S  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  read_address_traversal_0/current_count_c2/C  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_cycle_RNILLSJ2/C  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_6/B  sdram_interface_0/un6_write_counter_I_6/Y  sdram_interface_0/un6_write_counter_I_7/A  sdram_interface_0/un6_write_counter_I_7/Y  sdram_interface_0/write_counter_RNO_1\[2\]/A  sdram_interface_0/write_counter_RNO_1\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/C  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/B  sdram_interface_0/read_counter_RNI7RQNA_0\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/A  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNISNR01\[2\]/A  sdram_interface_0/read_counter_RNISNR01\[2\]/Y  sdram_interface_0/read_counter_RNI6DR31\[3\]/B  sdram_interface_0/read_counter_RNI6DR31\[3\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/B  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_6/B  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/write_count_0_sqmuxa_0/B  memory_controller_0/write_count_0_sqmuxa_0/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/A  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c9/A  write_address_traversal_0/current_count_c9/Y  write_address_traversal_0/current_count_n11/B  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNI57CS\[0\]/A  sdram_interface_0/write_counter_RNI57CS\[0\]/Y  sdram_interface_0/write_counter_RNI38722_0\[0\]/A  sdram_interface_0/write_counter_RNI38722_0\[0\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/B  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[3\]/CLK  memory_controller_0/schedule\[3\]/Q  memory_controller_0/schedule_RNI1FIA\[3\]/A  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNISUDQ\[3\]/A  memory_controller_0/schedule_RNISUDQ\[3\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/A  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNI57CS\[0\]/C  sdram_interface_0/write_counter_RNI57CS\[0\]/Y  sdram_interface_0/write_counter_RNI38722_0\[0\]/A  sdram_interface_0/write_counter_RNI38722_0\[0\]/Y  sdram_interface_0/write_counter_RNI5I9A5\[1\]/B  sdram_interface_0/write_counter_RNI5I9A5\[1\]/Y  sdram_interface_0/write_counter_RNI4S6O9\[1\]/A  sdram_interface_0/write_counter_RNI4S6O9\[1\]/Y  sdram_interface_0/write_counter_RNI6EB8G\[0\]/A  sdram_interface_0/write_counter_RNI6EB8G\[0\]/Y  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n12/A  write_address_traversal_0/current_count_n12/Y  write_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIAHJU2\[2\]/B  sdram_interface_0/write_counter_RNIAHJU2\[2\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/B  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/dread_cl_1_RNO_0\[0\]/B  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/C  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  constant_sensor_data_0/un3_mag_data_I_83/B  constant_sensor_data_0/un3_mag_data_I_83/Y  constant_sensor_data_0/un3_mag_data_I_84/C  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNIRH741\[0\]/A  memory_controller_0/write_count_RNIRH741\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/C  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/A  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  constant_sensor_data_0/un3_mag_data_I_83/C  constant_sensor_data_0/un3_mag_data_I_83/Y  constant_sensor_data_0/un3_mag_data_I_84/C  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/read_cycle_1_sqmuxa/B  sdram_interface_0/read_cycle_1_sqmuxa/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/A  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/Y  sdram_interface_0/busy_RNO_5/A  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNO_0\[1\]/B  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  constant_sensor_data_0/un3_mag_data_I_83/A  constant_sensor_data_0/un3_mag_data_I_83/Y  constant_sensor_data_0/un3_mag_data_I_84/C  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_97/B  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_6/B  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/C  sdram_interface_0/un1_we_2_sqmuxa_i_a2_3/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/B  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_cycle_RNO/C  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n22/A  read_address_traversal_0/current_count_n22/Y  read_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/dqml_RNO_1/B  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/B  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI2I4G6\[0\]/B  sdram_interface_0/write_counter_RNI2I4G6\[0\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/B  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/B  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/B  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/C  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[78\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[76\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[74\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/mag_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/B  memory_controller_0/schedule_RNIA1GAL4_0\[2\]/Y  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/B  memory_controller_0/schedule_RNI2G5PL4_1\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[17\]/A  timestamp_0/TIMESTAMP_RNI14H24\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c9/A  write_address_traversal_0/current_count_c9/Y  write_address_traversal_0/current_count_n10/A  write_address_traversal_0/current_count_n10/Y  write_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n19/A  write_address_traversal_0/current_count_n19/Y  write_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/B  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/C  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/A  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/A  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c20/B  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c20/B  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n23/A  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R_0\[2\]/B  sdram_interface_0/init_counter_RNI3P5R_0\[2\]/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/C  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/A  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI7KR\[5\]/B  timestamp_0/TIMESTAMP_RNI7KR\[5\]/Y  timestamp_0/TIMESTAMP_RNI54TS\[10\]/C  timestamp_0/TIMESTAMP_RNI54TS\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/B  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI6DR31\[3\]/A  sdram_interface_0/read_counter_RNI6DR31\[3\]/Y  sdram_interface_0/read_counter_RNI9F5FA\[3\]/B  sdram_interface_0/read_counter_RNI9F5FA\[3\]/Y  sdram_interface_0/read_counter_RNIDG4HC\[3\]/A  sdram_interface_0/read_counter_RNIDG4HC\[3\]/Y  sdram_interface_0/read_counter_RNI93S4S\[3\]/A  sdram_interface_0/read_counter_RNI93S4S\[3\]/Y  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/S  sdram_interface_0/write_counter_RNIMAHAC1\[1\]/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNIO84C9\[3\]/A  sdram_interface_0/init_counter_RNIO84C9\[3\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/A  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNI3T1JD2/A  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI2O5R\[1\]/B  sdram_interface_0/init_counter_RNI2O5R\[1\]/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/B  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/A  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5\[2\]/Y  sdram_interface_0/read_counter_RNI2MK23\[2\]/B  sdram_interface_0/read_counter_RNI2MK23\[2\]/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/B  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI0HO81\[2\]/A  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/C  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_n13/B  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/A  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/A  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/we_RNO_0/B  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_c2/A  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/B  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/A  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_RNI3VN7\[6\]/B  read_address_traversal_0/current_count_RNI3VN7\[6\]/Y  read_address_traversal_0/current_count_RNIGHSK\[10\]/C  read_address_traversal_0/current_count_RNIGHSK\[10\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/C  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI59Q19\[3\]/B  sdram_interface_0/read_counter_RNI59Q19\[3\]/Y  sdram_interface_0/read_counter_RNI1NF3L\[3\]/B  sdram_interface_0/read_counter_RNI1NF3L\[3\]/Y  sdram_interface_0/write_cycle_RNIPNJH51/B  sdram_interface_0/write_cycle_RNIPNJH51/Y  sdram_interface_0/write_cycle_RNID137B7/B  sdram_interface_0/write_cycle_RNID137B7/Y  sdram_interface_0/write_cycle_RNIGNCABE/S  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNI7KR\[5\]/A  timestamp_0/TIMESTAMP_RNI7KR\[5\]/Y  timestamp_0/TIMESTAMP_RNI54TS\[10\]/C  timestamp_0/TIMESTAMP_RNI54TS\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/B  sdram_interface_0/write_counter_RNIKN9F1_0\[0\]/Y  sdram_interface_0/un6_write_counter_I_8/A  sdram_interface_0/un6_write_counter_I_8/Y  sdram_interface_0/un6_write_counter_I_9/A  sdram_interface_0/un6_write_counter_I_9/Y  sdram_interface_0/write_counter_RNO\[3\]/B  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/weVAL/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_cycle_RNIU7UO/B  sdram_interface_0/write_cycle_RNIU7UO/Y  sdram_interface_0/write_counter\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNO_0\[0\]/B  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/C  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/C  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/Y  timestamp_0/TIMESTAMP_RNID0OF\[4\]/C  timestamp_0/TIMESTAMP_RNID0OF\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/A  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNI7KR\[5\]/A  timestamp_0/TIMESTAMP_RNI7KR\[5\]/Y  timestamp_0/TIMESTAMP_RNI54TS\[10\]/C  timestamp_0/TIMESTAMP_RNI54TS\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/A  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_c2/A  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n14/A  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/B  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/A  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_12/B  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/A  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/read_cycle_RNILLSJ2/A  sdram_interface_0/read_cycle_RNILLSJ2/Y  sdram_interface_0/dread\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNI3T1JD2_0/A  memory_controller_0/read_prev_RNI3T1JD2_0/Y  memory_controller_0/read_prev_RNI6Q36R4/A  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_12/B  sdram_interface_0/read_counter_4_I_12/Y  sdram_interface_0/read_counter_RNIJ3ST\[3\]/A  sdram_interface_0/read_counter_RNIJ3ST\[3\]/Y  sdram_interface_0/dread_cl_1_RNO_0\[0\]/A  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/C  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/ba_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32\[17\]/B  memory_controller_0/mag_prev_RNI58VU32\[17\]/Y  memory_controller_0/mag_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_1\[17\]/Y  memory_controller_0/mag_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI70GT\[14\]/A  memory_controller_0/mag_prev_RNI70GT\[14\]/Y  memory_controller_0/mag_prev_RNI43DR1\[79\]/C  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_0\[17\]/Y  memory_controller_0/mag_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_RNI3VN7\[6\]/A  read_address_traversal_0/current_count_RNI3VN7\[6\]/Y  read_address_traversal_0/current_count_RNIGHSK\[10\]/C  read_address_traversal_0/current_count_RNIGHSK\[10\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/C  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/A  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/Y  sdram_interface_0/init_counter_RNI0OSL81\[3\]/A  sdram_interface_0/init_counter_RNI0OSL81\[3\]/Y  sdram_interface_0/init_counter_RNI66QKV2\[3\]/B  sdram_interface_0/init_counter_RNI66QKV2\[3\]/Y  sdram_interface_0/address_RNO_3\[10\]/A  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/A  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIK4NRG\[2\]/A  sdram_interface_0/init_counter_RNIK4NRG\[2\]/Y  sdram_interface_0/cke_RNO_6/A  sdram_interface_0/cke_RNO_6/Y  sdram_interface_0/cke_RNO_2/A  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/B  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/Y  timestamp_0/TIMESTAMP_RNID0OF\[4\]/C  timestamp_0/TIMESTAMP_RNID0OF\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNI8MMS33\[3\]/A  sdram_interface_0/init_counter_RNI8MMS33\[3\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/C  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/B  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/A  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_RNIN9B2\[8\]/B  read_address_traversal_0/current_count_RNIN9B2\[8\]/Y  read_address_traversal_0/current_count_RNI7VFF\[15\]/C  read_address_traversal_0/current_count_RNI7VFF\[15\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/A  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/A  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  constant_sensor_data_0/un3_mag_data_I_93/B  constant_sensor_data_0/un3_mag_data_I_93/Y  constant_sensor_data_0/un3_mag_data_I_96/A  constant_sensor_data_0/un3_mag_data_I_96/Y  constant_sensor_data_0/un3_mag_data_I_97/C  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_RNIN9B2\[8\]/A  read_address_traversal_0/current_count_RNIN9B2\[8\]/Y  read_address_traversal_0/current_count_RNI7VFF\[15\]/C  read_address_traversal_0/current_count_RNI7VFF\[15\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/A  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI3P5R_0\[2\]/A  sdram_interface_0/init_counter_RNI3P5R_0\[2\]/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/C  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/A  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/A  timestamp_0/TIMESTAMP_RNI6CSE\[11\]/Y  timestamp_0/TIMESTAMP_RNID0OF\[4\]/C  timestamp_0/TIMESTAMP_RNID0OF\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/A  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/A  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  constant_sensor_data_0/un3_mag_data_I_93/C  constant_sensor_data_0/un3_mag_data_I_93/Y  constant_sensor_data_0/un3_mag_data_I_96/A  constant_sensor_data_0/un3_mag_data_I_96/Y  constant_sensor_data_0/un3_mag_data_I_97/C  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  constant_sensor_data_0/un3_mag_data_I_93/A  constant_sensor_data_0/un3_mag_data_I_93/Y  constant_sensor_data_0/un3_mag_data_I_96/A  constant_sensor_data_0/un3_mag_data_I_96/Y  constant_sensor_data_0/un3_mag_data_I_97/C  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI2O5R\[1\]/A  sdram_interface_0/init_counter_RNI2O5R\[1\]/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/B  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/A  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[17\]/A  timestamp_0/TIMESTAMP_RNI14H24\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNIJP4L2\[1\]/A  sdram_interface_0/write_counter_RNIJP4L2\[1\]/Y  sdram_interface_0/write_counter_RNO_2\[2\]/B  sdram_interface_0/write_counter_RNO_2\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/A  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_cycle_RNIHT241/A  sdram_interface_0/read_cycle_RNIHT241/Y  sdram_interface_0/read_counter_RNI2R582\[3\]/A  sdram_interface_0/read_counter_RNI2R582\[3\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/C  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c20/B  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n21/A  write_address_traversal_0/current_count_n21/Y  write_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[2\]/CLK  memory_controller_0/schedule\[2\]/Q  memory_controller_0/schedule_RNIVCIA\[2\]/A  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/C  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIJ9V5\[2\]/B  sdram_interface_0/read_counter_RNIJ9V5\[2\]/Y  sdram_interface_0/read_counter_RNI2MK23\[2\]/B  sdram_interface_0/read_counter_RNI2MK23\[2\]/Y  sdram_interface_0/read_counter_RNIT9F1C\[2\]/B  sdram_interface_0/read_counter_RNIT9F1C\[2\]/Y  sdram_interface_0/write_counter_RNITJ72G\[0\]/C  sdram_interface_0/write_counter_RNITJ72G\[0\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/B  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIRJ6I05_0/A  memory_controller_0/busy_hold_RNIRJ6I05_0/Y  memory_controller_0/next_read_RNO/B  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIIS7F/B  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNI3T1JD2/A  memory_controller_0/read_prev_RNI3T1JD2/Y  memory_controller_0/read_prev_RNI6Q36R4/B  memory_controller_0/read_prev_RNI6Q36R4/Y  memory_controller_0/read_prev_RNIIQSTV4/B  memory_controller_0/read_prev_RNIIQSTV4/Y  memory_controller_0/busy_hold_RNIRJ6I05_1/A  memory_controller_0/busy_hold_RNIRJ6I05_1/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/B  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIO3RM82_2\[0\]/C  memory_controller_0/write_count_RNIO3RM82_2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/B  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_c4/C  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/B  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/A  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/dread_cl_1\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIKTQF/A  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_cycle_RNIFE4O/A  sdram_interface_0/read_cycle_RNIFE4O/Y  sdram_interface_0/read_counter\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_102/B  constant_sensor_data_0/un3_mag_data_I_102/Y  constant_sensor_data_0/un3_mag_data_I_103/A  constant_sensor_data_0/un3_mag_data_I_103/Y  constant_sensor_data_0/mag_stack\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIRJ6I05/A  memory_controller_0/busy_hold_RNIRJ6I05/Y  memory_controller_0/next_read_RNO/A  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_n12/A  read_address_traversal_0/current_count_n12/Y  read_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[4\]/CLK  memory_controller_0/schedule\[4\]/Q  memory_controller_0/schedule_RNIVCIA\[2\]/B  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIVBJ35\[2\]/C  memory_controller_0/schedule_RNIVBJ35\[2\]/Y  memory_controller_0/schedule_RNI535D92\[3\]/A  memory_controller_0/schedule_RNI535D92\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/B  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/A  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/A  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/write_exit_RNI8M221/B  sdram_interface_0/write_exit_RNI8M221/Y  sdram_interface_0/write_exit_RNO/C  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNIKTQF/B  sdram_interface_0/busy_RNIKTQF/Y  sdram_interface_0/read_exit_RNIPBJ01/A  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_exit_RNO/A  sdram_interface_0/read_exit_RNO/Y  sdram_interface_0/read_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/B  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/S  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/B  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/S  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIHT241\[3\]/C  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/read_counter_RNI2R582\[3\]/B  sdram_interface_0/read_counter_RNI2R582\[3\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/C  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/B  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/B  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/A  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_n9/A  write_address_traversal_0/current_count_n9/Y  write_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_104/A  constant_sensor_data_0/un3_mag_data_I_104/Y  constant_sensor_data_0/un3_mag_data_I_105/A  constant_sensor_data_0/un3_mag_data_I_105/Y  constant_sensor_data_0/mag_stack\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n20/A  read_address_traversal_0/current_count_n20/Y  read_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_n18/A  write_address_traversal_0/current_count_n18/Y  write_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/A  sdram_interface_0/read_counter_RNIJ9V5_0\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[0\]/A  sdram_interface_0/read_counter_RNI2FUB\[0\]/Y  sdram_interface_0/read_counter_4_I_1/B  sdram_interface_0/read_counter_4_I_1/Y  sdram_interface_0/read_counter_4_I_15/A  sdram_interface_0/read_counter_4_I_15/Y  sdram_interface_0/read_counter_4_I_14/B  sdram_interface_0/read_counter_4_I_14/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/A  sdram_interface_0/write_counter_RNIKQ4L2\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/B  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNO_2\[2\]/A  sdram_interface_0/write_counter_RNO_2\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNITTSO\[1\]/B  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/C  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/A  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNID0OF\[4\]/B  timestamp_0/TIMESTAMP_RNID0OF\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_RNI40O7\[9\]/B  read_address_traversal_0/current_count_RNI40O7\[9\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/B  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/C  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_exit/CLK  sdram_interface_0/read_exit/Q  sdram_interface_0/read_exit_RNIPBJ01/C  sdram_interface_0/read_exit_RNIPBJ01/Y  sdram_interface_0/read_counter_RNIM4F12\[3\]/A  sdram_interface_0/read_counter_RNIM4F12\[3\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/A  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNI54TS\[10\]/B  timestamp_0/TIMESTAMP_RNI54TS\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIIBH3E2\[3\]/C  memory_controller_0/schedule_RNIIBH3E2\[3\]/Y  memory_controller_0/schedule_RNI2OUA05\[3\]/A  memory_controller_0/schedule_RNI2OUA05\[3\]/Y  memory_controller_0/read_prev_RNI40BGL7/B  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/A  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/C  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_RNIGHSK\[10\]/B  read_address_traversal_0/current_count_RNIGHSK\[10\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/C  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_RNIL0V7\[14\]/C  write_address_traversal_0/current_count_RNIL0V7\[14\]/Y  write_address_traversal_0/current_count_RNILQLB\[9\]/C  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIM4F12\[3\]/B  sdram_interface_0/read_counter_RNIM4F12\[3\]/Y  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/A  sdram_interface_0/read_counter_RNIQ0MPB\[3\]/Y  sdram_interface_0/read_counter_RNIJH32I\[3\]/A  sdram_interface_0/read_counter_RNIJH32I\[3\]/Y  sdram_interface_0/write_counter_RNI1JLK21\[2\]/S  sdram_interface_0/write_counter_RNI1JLK21\[2\]/Y  sdram_interface_0/write_counter_RNIK467N1\[1\]/B  sdram_interface_0/write_counter_RNIK467N1\[1\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_RNI40O7\[9\]/A  read_address_traversal_0/current_count_RNI40O7\[9\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/B  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[76\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[74\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[70\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[68\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[66\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[64\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_1\[12\]/Y  memory_controller_0/geig_buffer\[78\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/address_12_0_a3_1_0\[11\]/B  sdram_interface_0/address_12_0_a3_1_0\[11\]/Y  sdram_interface_0/address_12_0_a3_1\[11\]/B  sdram_interface_0/address_12_0_a3_1\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/C  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNIDHOO1\[1\]/B  sdram_interface_0/write_counter_RNIDHOO1\[1\]/Y  sdram_interface_0/weVAL_RNO/B  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNI54TS\[10\]/A  timestamp_0/TIMESTAMP_RNI54TS\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/busy_RNO_6/A  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_n17/B  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[0\]/CLK  memory_controller_0/row_out\[0\]/Q  sdram_interface_0/address_RNO_3\[0\]/A  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[1\]/CLK  memory_controller_0/row_out\[1\]/Q  sdram_interface_0/address_RNO_3\[1\]/A  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[2\]/CLK  memory_controller_0/row_out\[2\]/Q  sdram_interface_0/address_RNO_3\[2\]/A  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[3\]/CLK  memory_controller_0/row_out\[3\]/Q  sdram_interface_0/address_RNO_3\[3\]/A  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[4\]/CLK  memory_controller_0/row_out\[4\]/Q  sdram_interface_0/address_RNO_3\[4\]/A  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[6\]/CLK  memory_controller_0/row_out\[6\]/Q  sdram_interface_0/address_RNO_3\[6\]/A  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[7\]/CLK  memory_controller_0/row_out\[7\]/Q  sdram_interface_0/address_RNO_3\[7\]/A  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[8\]/CLK  memory_controller_0/row_out\[8\]/Q  sdram_interface_0/address_RNO_3\[8\]/A  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_6/B  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/B  sdram_interface_0/address_cl_240_iv_i_a2_3\[0\]/Y  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/A  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/A  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/A  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  constant_sensor_data_0/un3_mag_data_I_96/B  constant_sensor_data_0/un3_mag_data_I_96/Y  constant_sensor_data_0/un3_mag_data_I_97/C  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_106/A  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/geig_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_RNIGHSK\[10\]/A  read_address_traversal_0/current_count_RNIGHSK\[10\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/C  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIRILVI\[3\]/A  sdram_interface_0/init_counter_RNIRILVI\[3\]/Y  sdram_interface_0/cke_RNO_4/B  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/C  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/Y  sdram_interface_0/write_counter_RNIJP4L2\[1\]/B  sdram_interface_0/write_counter_RNIJP4L2\[1\]/Y  sdram_interface_0/write_counter_RNO_2\[2\]/B  sdram_interface_0/write_counter_RNO_2\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNID0OF\[4\]/A  timestamp_0/TIMESTAMP_RNID0OF\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI6UO12\[3\]/B  sdram_interface_0/read_counter_RNI6UO12\[3\]/Y  sdram_interface_0/read_counter_RNIEH367\[3\]/A  sdram_interface_0/read_counter_RNIEH367\[3\]/Y  sdram_interface_0/read_counter_RNID6T6I\[3\]/A  sdram_interface_0/read_counter_RNID6T6I\[3\]/Y  sdram_interface_0/read_counter_RNIAQ4921\[3\]/A  sdram_interface_0/read_counter_RNIAQ4921\[3\]/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[0\]/CLK  memory_controller_0/col_out\[0\]/Q  sdram_interface_0/address_RNO_4\[0\]/C  sdram_interface_0/address_RNO_4\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/C  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[1\]/CLK  memory_controller_0/col_out\[1\]/Q  sdram_interface_0/address_RNO_4\[1\]/C  sdram_interface_0/address_RNO_4\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/C  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[2\]/CLK  memory_controller_0/col_out\[2\]/Q  sdram_interface_0/address_RNO_4\[2\]/C  sdram_interface_0/address_RNO_4\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/C  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[3\]/CLK  memory_controller_0/col_out\[3\]/Q  sdram_interface_0/address_RNO_4\[3\]/C  sdram_interface_0/address_RNO_4\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/C  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[4\]/CLK  memory_controller_0/col_out\[4\]/Q  sdram_interface_0/address_RNO_4\[4\]/C  sdram_interface_0/address_RNO_4\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/C  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[6\]/CLK  memory_controller_0/col_out\[6\]/Q  sdram_interface_0/address_RNO_4\[6\]/C  sdram_interface_0/address_RNO_4\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/C  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[7\]/CLK  memory_controller_0/col_out\[7\]/Q  sdram_interface_0/address_RNO_4\[7\]/C  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[8\]/CLK  memory_controller_0/col_out\[8\]/Q  sdram_interface_0/address_RNO_4\[8\]/C  sdram_interface_0/address_RNO_4\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/C  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/address_1_sqmuxa_5_1_i_o2/B  sdram_interface_0/address_1_sqmuxa_5_1_i_o2/Y  sdram_interface_0/address_12_0_a3_1\[11\]/A  sdram_interface_0/address_12_0_a3_1\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/C  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIRILVI\[3\]/A  sdram_interface_0/init_counter_RNIRILVI\[3\]/Y  sdram_interface_0/init_counter_RNIHSLCP\[3\]/A  sdram_interface_0/init_counter_RNIHSLCP\[3\]/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/C  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  read_address_traversal_0/current_count_RNI7VFF\[15\]/B  read_address_traversal_0/current_count_RNI7VFF\[15\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/A  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_n11/B  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_n10/B  read_address_traversal_0/current_count_n10/Y  read_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/busy_RNO_7/B  sdram_interface_0/busy_RNO_7/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/A  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/B  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/address_1_sqmuxa_5_1_i_o2/A  sdram_interface_0/address_1_sqmuxa_5_1_i_o2/Y  sdram_interface_0/address_12_0_a3_1\[11\]/A  sdram_interface_0/address_12_0_a3_1\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/C  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/address_12_0_a3_1_0\[11\]/A  sdram_interface_0/address_12_0_a3_1_0\[11\]/Y  sdram_interface_0/address_12_0_a3_1\[11\]/B  sdram_interface_0/address_12_0_a3_1\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/C  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  read_address_traversal_0/current_count_c5/B  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/C  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_0\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_0\[12\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIGRA2\[34\]/A  memory_controller_0/geig_prev_RNIGRA2\[34\]/Y  memory_controller_0/geig_prev_RNI2PL4\[35\]/C  memory_controller_0/geig_prev_RNI2PL4\[35\]/Y  memory_controller_0/geig_prev_RNIEI0E\[31\]/C  memory_controller_0/geig_prev_RNIEI0E\[31\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/C  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/B  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIONB38\[0\]/B  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/busy_RNO_7/A  sdram_interface_0/busy_RNO_7/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_RNI7VFF\[15\]/A  read_address_traversal_0/current_count_RNI7VFF\[15\]/Y  read_address_traversal_0/current_count_RNIRG4C1\[9\]/A  read_address_traversal_0/current_count_RNIRG4C1\[9\]/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/A  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIK4NRG\[2\]/A  sdram_interface_0/init_counter_RNIK4NRG\[2\]/Y  sdram_interface_0/we_RNO_1/A  sdram_interface_0/we_RNO_1/Y  sdram_interface_0/we_RNO/C  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  write_address_traversal_0/current_count_c4/A  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  write_address_traversal_0/current_count_RNIL0V7\[14\]/B  write_address_traversal_0/current_count_RNIL0V7\[14\]/Y  write_address_traversal_0/current_count_RNILQLB\[9\]/C  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n8/B  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_97/A  constant_sensor_data_0/un3_mag_data_I_97/Y  constant_sensor_data_0/un3_mag_data_I_101/A  constant_sensor_data_0/un3_mag_data_I_101/Y  constant_sensor_data_0/mag_stack\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[9\]/CLK  memory_controller_0/row_out\[9\]/Q  sdram_interface_0/address_RNO_4\[9\]/A  sdram_interface_0/address_RNO_4\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/B  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO\[9\]/B  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_n19/B  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/B  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/C  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/B  sdram_interface_0/address_cl_240_iv_i_o2_0\[0\]/Y  sdram_interface_0/init_counter_RNI28PTC1\[3\]/A  sdram_interface_0/init_counter_RNI28PTC1\[3\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/A  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3_0\[12\]/A  memory_controller_0/geig_prev_RNI40JU3_0\[12\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNIIP62\[17\]/A  memory_controller_0/geig_prev_RNIIP62\[17\]/Y  memory_controller_0/geig_prev_RNI2HD4\[16\]/C  memory_controller_0/geig_prev_RNI2HD4\[16\]/Y  memory_controller_0/geig_prev_RNISPQ8\[14\]/B  memory_controller_0/geig_prev_RNISPQ8\[14\]/Y  memory_controller_0/geig_prev_RNI43PH\[12\]/C  memory_controller_0/geig_prev_RNI43PH\[12\]/Y  memory_controller_0/geig_prev_RNI4FV31\[12\]/B  memory_controller_0/geig_prev_RNI4FV31\[12\]/Y  memory_controller_0/geig_prev_RNI40JU3\[12\]/A  memory_controller_0/geig_prev_RNI40JU3\[12\]/Y  memory_controller_0/geig_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_RNIL0V7\[14\]/A  write_address_traversal_0/current_count_RNIL0V7\[14\]/Y  write_address_traversal_0/current_count_RNILQLB\[9\]/C  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[9\]/CLK  memory_controller_0/row_out\[9\]/Q  sdram_interface_0/address_RNO_5\[9\]/A  sdram_interface_0/address_RNO_5\[9\]/Y  sdram_interface_0/address_RNO_2\[9\]/A  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/dqml_RNO_2/B  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[5\]/CLK  memory_controller_0/row_out\[5\]/Q  sdram_interface_0/address_RNO_2\[5\]/A  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/C  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNI845L\[4\]/B  memory_controller_0/schedule_RNI845L\[4\]/Y  memory_controller_0/schedule_RNI7GOO5_0\[4\]/B  memory_controller_0/schedule_RNI7GOO5_0\[4\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/B  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c15/A  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_n16/A  write_address_traversal_0/current_count_n16/Y  write_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIG3VJD2\[0\]/B  memory_controller_0/write_count_RNIG3VJD2\[0\]/Y  memory_controller_0/write_count_RNI87QAM4_2\[0\]/A  memory_controller_0/write_count_RNI87QAM4_2\[0\]/Y  memory_controller_0/data_buffer_RNI01BIM4\[4\]/B  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNID8CM4\[3\]/A  memory_controller_0/schedule_RNID8CM4\[3\]/Y  memory_controller_0/schedule_RNINU3EE2\[5\]/A  memory_controller_0/schedule_RNINU3EE2\[5\]/Y  memory_controller_0/read_prev_RNIGB4MK2/C  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/col_out\[0\]/CLK  memory_controller_0/col_out\[0\]/Q  sdram_interface_0/address_RNO_2\[0\]/A  sdram_interface_0/address_RNO_2\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/A  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[1\]/CLK  memory_controller_0/col_out\[1\]/Q  sdram_interface_0/address_RNO_2\[1\]/A  sdram_interface_0/address_RNO_2\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/A  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[2\]/CLK  memory_controller_0/col_out\[2\]/Q  sdram_interface_0/address_RNO_2\[2\]/A  sdram_interface_0/address_RNO_2\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/A  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[3\]/CLK  memory_controller_0/col_out\[3\]/Q  sdram_interface_0/address_RNO_2\[3\]/A  sdram_interface_0/address_RNO_2\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/A  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[4\]/CLK  memory_controller_0/col_out\[4\]/Q  sdram_interface_0/address_RNO_2\[4\]/A  sdram_interface_0/address_RNO_2\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/A  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[6\]/CLK  memory_controller_0/col_out\[6\]/Q  sdram_interface_0/address_RNO_2\[6\]/A  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[7\]/CLK  memory_controller_0/col_out\[7\]/Q  sdram_interface_0/address_RNO_2\[7\]/A  sdram_interface_0/address_RNO_2\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/A  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[8\]/CLK  memory_controller_0/col_out\[8\]/Q  sdram_interface_0/address_RNO_2\[8\]/A  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/A  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIHT241\[3\]/A  sdram_interface_0/read_counter_RNIHT241\[3\]/Y  sdram_interface_0/read_counter_RNI2R582\[3\]/B  sdram_interface_0/read_counter_RNI2R582\[3\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/C  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K_0/A  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/B  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/C  sdram_interface_0/address_cl_12_RNI0TUP9\[0\]/Y  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/B  sdram_interface_0/address_cl_12_RNIKS36O\[0\]/Y  sdram_interface_0/address_cl_12_RNO_8\[0\]/B  sdram_interface_0/address_cl_12_RNO_8\[0\]/Y  sdram_interface_0/address_cl_12_RNO_7\[0\]/A  sdram_interface_0/address_cl_12_RNO_7\[0\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNISSSO\[0\]/A  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/A  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_n9/A  read_address_traversal_0/current_count_n9/Y  read_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/address_RNO_1\[10\]/C  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIEIOO1\[3\]/A  sdram_interface_0/write_counter_RNIEIOO1\[3\]/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/C  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n7/A  write_address_traversal_0/current_count_n7/Y  write_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_n18/A  read_address_traversal_0/current_count_n18/Y  read_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/B  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/B  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/Y  sdram_interface_0/write_counter_RNIJP4L2\[1\]/B  sdram_interface_0/write_counter_RNIJP4L2\[1\]/Y  sdram_interface_0/write_counter_RNO_2\[2\]/B  sdram_interface_0/write_counter_RNO_2\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[10\]/CLK  memory_controller_0/row_out\[10\]/Q  sdram_interface_0/address_RNO_3\[10\]/B  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/A  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_RNILQLB\[9\]/B  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIONB38\[0\]/C  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/busy_RNO_7/A  sdram_interface_0/busy_RNO_7/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNIRH741\[0\]/A  memory_controller_0/write_count_RNIRH741\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/C  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNIRH741\[0\]/A  memory_controller_0/write_count_RNIRH741\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/C  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIO3RM82_1\[0\]/C  memory_controller_0/write_count_RNIO3RM82_1\[0\]/Y  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/B  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/A  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K/A  memory_controller_0/busy_hold_RNI9P9K/Y  memory_controller_0/busy_hold_RNI86ADP9/C  memory_controller_0/busy_hold_RNI86ADP9/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIO3RM82\[0\]/C  memory_controller_0/write_count_RNIO3RM82\[0\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/S  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIO3RM82_0\[0\]/C  memory_controller_0/write_count_RNIO3RM82_0\[0\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/S  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  write_address_traversal_0/current_count_RNIUNM3\[6\]/B  write_address_traversal_0/current_count_RNIUNM3\[6\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/B  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/B  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/B  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/B  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/B  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/B  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/B  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/B  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/B  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/B  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/B  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/B  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/B  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNICODF\[15\]/B  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/B  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/B  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/B  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/B  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/B  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/B  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/B  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/B  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/B  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/B  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/B  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/B  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/B  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/B  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/B  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNICODF\[15\]/B  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/B  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/B  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/B  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/B  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_91/A  constant_sensor_data_0/un3_mag_data_I_91/Y  constant_sensor_data_0/un3_mag_data_I_92/A  constant_sensor_data_0/un3_mag_data_I_92/Y  constant_sensor_data_0/mag_stack\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_94/A  constant_sensor_data_0/un3_mag_data_I_94/Y  constant_sensor_data_0/un3_mag_data_I_95/A  constant_sensor_data_0/un3_mag_data_I_95/Y  constant_sensor_data_0/mag_stack\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_87/A  constant_sensor_data_0/un3_mag_data_I_87/Y  constant_sensor_data_0/un3_mag_data_I_88/A  constant_sensor_data_0/un3_mag_data_I_88/Y  constant_sensor_data_0/un3_mag_data_I_89/A  constant_sensor_data_0/un3_mag_data_I_89/Y  constant_sensor_data_0/mag_stack\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  write_address_traversal_0/current_count_c5/B  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNI2RR1R\[2\]/A  sdram_interface_0/init_counter_RNI2RR1R\[2\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/B  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_RNILQLB\[9\]/A  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIONB38\[0\]/B  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/init_counter_RNIQV41L1\[0\]/B  sdram_interface_0/init_counter_RNIQV41L1\[0\]/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_RNIUNM3\[6\]/A  write_address_traversal_0/current_count_RNIUNM3\[6\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/B  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIONB38\[0\]/B  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/busy_RNO_5/B  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNI5JIA\[5\]/A  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/A  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/Y  sdram_interface_0/write_counter_RNO_2\[0\]/B  sdram_interface_0/write_counter_RNO_2\[0\]/Y  sdram_interface_0/write_counter_RNO_1\[0\]/B  sdram_interface_0/write_counter_RNO_1\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/C  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[7\]/CLK  memory_controller_0/schedule\[7\]/Q  memory_controller_0/schedule_RNI5JIA\[5\]/B  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/A  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_RNILM32\[8\]/B  write_address_traversal_0/current_count_RNILM32\[8\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/A  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/read_cmd_RNO/S  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/A  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/B  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/we_RNO_0/B  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_RNILM32\[8\]/A  write_address_traversal_0/current_count_RNILM32\[8\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/A  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_c15/B  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/B  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNI6DU32\[1\]/B  sdram_interface_0/init_counter_RNI6DU32\[1\]/Y  sdram_interface_0/init_counter_RNIRILVI\[3\]/C  sdram_interface_0/init_counter_RNIRILVI\[3\]/Y  sdram_interface_0/cke_RNO_4/B  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/B  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/Y  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/B  sdram_interface_0/init_counter_RNIUIJ4J1\[2\]/Y  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/A  sdram_interface_0/init_counter_RNIPDV7R1\[2\]/Y  sdram_interface_0/we_RNO_0/B  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[11\]/CLK  memory_controller_0/row_out\[11\]/Q  sdram_interface_0/address_RNO_0\[11\]/B  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/C  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[12\]/CLK  memory_controller_0/row_out\[12\]/Q  sdram_interface_0/address_RNO_0\[12\]/B  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_c6/B  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_c8/B  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNI845L\[4\]/A  memory_controller_0/schedule_RNI845L\[4\]/Y  memory_controller_0/schedule_RNI7GOO5_0\[4\]/B  memory_controller_0/schedule_RNI7GOO5_0\[4\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/B  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNI2RR1R\[2\]/B  sdram_interface_0/init_counter_RNI2RR1R\[2\]/Y  sdram_interface_0/init_counter_RNI85UJ23\[2\]/B  sdram_interface_0/init_counter_RNI85UJ23\[2\]/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNO_1\[2\]/B  sdram_interface_0/write_counter_RNO_1\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/C  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/un2_init_counter_1_I_6/B  sdram_interface_0/un2_init_counter_1_I_6/Y  sdram_interface_0/un2_init_counter_1_I_7/A  sdram_interface_0/un2_init_counter_1_I_7/Y  sdram_interface_0/init_counter_RNIO84C9\[3\]/B  sdram_interface_0/init_counter_RNIO84C9\[3\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/A  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dqml_RNO_4/C  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO_2/C  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNI68CS\[0\]/C  sdram_interface_0/write_counter_RNI68CS\[0\]/Y  sdram_interface_0/write_counter_RNIEIOO1\[3\]/C  sdram_interface_0/write_counter_RNIEIOO1\[3\]/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/C  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[5\]/CLK  memory_controller_0/col_out\[5\]/Q  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNIJP4L2\[1\]/A  sdram_interface_0/write_counter_RNIJP4L2\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/C  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/cke_RNO_10/A  sdram_interface_0/cke_RNO_10/Y  sdram_interface_0/cke_RNO_7/C  sdram_interface_0/cke_RNO_7/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_n15/A  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[6\]/CLK  memory_controller_0/schedule\[6\]/Q  memory_controller_0/schedule_RNI3HIA\[4\]/B  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/C  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/init_counter_RNIQEFFS\[3\]/B  sdram_interface_0/init_counter_RNIQEFFS\[3\]/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/ba0_RNO/B  sdram_interface_0/ba0_RNO/Y  sdram_interface_0/ba0/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/write_counter_RNI077C8\[0\]/B  sdram_interface_0/write_counter_RNI077C8\[0\]/Y  sdram_interface_0/dout\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/B  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/Y  constant_sensor_data_0/geiger_stack\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/B  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/Y  constant_sensor_data_0/geiger_stack_0_0\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R\[2\]/B  sdram_interface_0/init_counter_RNI3P5R\[2\]/Y  sdram_interface_0/init_counter_RNI6DU32\[1\]/A  sdram_interface_0/init_counter_RNI6DU32\[1\]/Y  sdram_interface_0/init_counter_RNIRILVI\[3\]/C  sdram_interface_0/init_counter_RNIRILVI\[3\]/Y  sdram_interface_0/cke_RNO_4/B  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/B  sdram_interface_0/write_counter_RNIU0R51_0\[3\]/Y  sdram_interface_0/write_counter_RNO\[3\]/C  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_n17/B  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/A  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIAES821\[3\]/B  sdram_interface_0/init_counter_RNIAES821\[3\]/Y  sdram_interface_0/init_counter_RNICD0851\[3\]/C  sdram_interface_0/init_counter_RNICD0851\[3\]/Y  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/C  sdram_interface_0/init_counter_RNIIRT6S2\[3\]/Y  sdram_interface_0/init_counter_13_I_1/B  sdram_interface_0/init_counter_13_I_1/Y  sdram_interface_0/init_counter_13_I_10/B  sdram_interface_0/init_counter_13_I_10/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/g_counter_RNO\[0\]/B  constant_sensor_data_0/g_counter_RNO\[0\]/Y  constant_sensor_data_0/g_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[0\]/CLK  memory_controller_0/row_out\[0\]/Q  sdram_interface_0/address_RNO_0\[0\]/A  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[1\]/CLK  memory_controller_0/row_out\[1\]/Q  sdram_interface_0/address_RNO_0\[1\]/A  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[2\]/CLK  memory_controller_0/row_out\[2\]/Q  sdram_interface_0/address_RNO_0\[2\]/A  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[3\]/CLK  memory_controller_0/row_out\[3\]/Q  sdram_interface_0/address_RNO_0\[3\]/A  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[4\]/CLK  memory_controller_0/row_out\[4\]/Q  sdram_interface_0/address_RNO_0\[4\]/A  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[6\]/CLK  memory_controller_0/row_out\[6\]/Q  sdram_interface_0/address_RNO_0\[6\]/A  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[7\]/CLK  memory_controller_0/row_out\[7\]/Q  sdram_interface_0/address_RNO_0\[7\]/A  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[8\]/CLK  memory_controller_0/row_out\[8\]/Q  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_exit_RNO/A  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[4\]/CLK  memory_controller_0/schedule\[4\]/Q  memory_controller_0/schedule_RNI3HIA\[4\]/A  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNI7GOO5\[4\]/C  memory_controller_0/schedule_RNI7GOO5\[4\]/Y  memory_controller_0/schedule_RNIC3B36\[5\]/A  memory_controller_0/schedule_RNIC3B36\[5\]/Y  memory_controller_0/schedule_RNIUES6K2\[5\]/C  memory_controller_0/schedule_RNIUES6K2\[5\]/Y  memory_controller_0/schedule_RNIQN92Q2\[7\]/C  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIRQB38\[1\]/A  sdram_interface_0/init_counter_RNIRQB38\[1\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/C  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[2\]/CLK  constant_sensor_data_0/g_counter\[2\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/B  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNO_0\[0\]/B  sdram_interface_0/write_counter_RNO_0\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/A  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_n8/B  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/B  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[1\]/C  sdram_interface_0/write_counter_RNIU0R51\[1\]/Y  sdram_interface_0/write_counter_RNO_2\[0\]/A  sdram_interface_0/write_counter_RNO_2\[0\]/Y  sdram_interface_0/write_counter_RNO_1\[0\]/B  sdram_interface_0/write_counter_RNO_1\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/C  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNIU0R51\[0\]/C  sdram_interface_0/write_counter_RNIU0R51\[0\]/Y  sdram_interface_0/write_counter_RNO_1\[0\]/A  sdram_interface_0/write_counter_RNO_1\[0\]/Y  sdram_interface_0/write_counter_RNO\[0\]/C  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/B  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/A  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIRH741\[0\]/B  memory_controller_0/write_count_RNIRH741\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/C  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/A  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/write_counter_RNI57CS_0\[0\]/A  sdram_interface_0/write_counter_RNI57CS_0\[0\]/Y  sdram_interface_0/write_counter_RNIU0R51\[3\]/A  sdram_interface_0/write_counter_RNIU0R51\[3\]/Y  sdram_interface_0/write_cycle_RNO/B  sdram_interface_0/write_cycle_RNO/Y  sdram_interface_0/write_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNIONB38\[3\]/A  sdram_interface_0/init_counter_RNIONB38\[3\]/Y  sdram_interface_0/ba1_RNO/B  sdram_interface_0/ba1_RNO/Y  sdram_interface_0/ba1/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/busy_RNO_3/C  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNISSSO\[0\]/B  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/init_stage_RNI141B3\[0\]/A  read_buffer_0/init_stage_RNI141B3\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/g_counter_RNO\[4\]/B  constant_sensor_data_0/g_counter_RNO\[4\]/Y  constant_sensor_data_0/g_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/g_counter_RNO\[3\]/B  constant_sensor_data_0/g_counter_RNO\[3\]/Y  constant_sensor_data_0/g_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/g_counter_RNO\[9\]/B  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/g_counter_RNO\[6\]/B  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNI8ACS\[3\]/A  sdram_interface_0/write_counter_RNI8ACS\[3\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/B  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/A  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/C  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/geig_buffer_RNITASNC2\[1\]/C  memory_controller_0/geig_buffer_RNITASNC2\[1\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/A  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNI0JG91\[11\]/Y  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/B  sdram_interface_0/address_12_0_a3_1_RNIUQE22\[11\]/Y  sdram_interface_0/read_counter_RNI28PQA\[3\]/A  sdram_interface_0/read_counter_RNI28PQA\[3\]/Y  sdram_interface_0/read_counter_RNIERHJC3\[3\]/B  sdram_interface_0/read_counter_RNIERHJC3\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/B  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[8\]/CLK  constant_sensor_data_0/g_counter\[8\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/C  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[0\]/CLK  sdram_interface_0/write_counter\[0\]/Q  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/C  sdram_interface_0/write_counter_RNIU0R51_0\[0\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/C  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c5/A  write_address_traversal_0/current_count_c5/Y  write_address_traversal_0/current_count_n6/A  write_address_traversal_0/current_count_n6/Y  write_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/C  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/init_counter_RNIONB38\[0\]/B  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/busy_RNO_1/C  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO/A  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNI8ACS\[3\]/C  sdram_interface_0/write_counter_RNI8ACS\[3\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/B  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[9\]/CLK  constant_sensor_data_0/g_counter\[9\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/A  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_c17_0/B  read_address_traversal_0/current_count_c17_0/Y  read_address_traversal_0/current_count_c17/A  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c5_RNIEPFD1/B  read_address_traversal_0/current_count_c5_RNIEPFD1/Y  read_address_traversal_0/current_count_n16/A  read_address_traversal_0/current_count_n16/Y  read_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIONB38\[0\]/A  sdram_interface_0/init_counter_RNIONB38\[0\]/Y  sdram_interface_0/busy_RNO_7/A  sdram_interface_0/busy_RNO_7/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIRH741\[0\]/C  memory_controller_0/write_count_RNIRH741\[0\]/Y  memory_controller_0/write_count_RNI3Q232\[2\]/C  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/A  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/weVAL_RNO/C  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_34/B  constant_sensor_data_0/un3_mag_data_I_34/Y  constant_sensor_data_0/un3_mag_data_I_35/A  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/cke_RNO_10/B  sdram_interface_0/cke_RNO_10/Y  sdram_interface_0/cke_RNO_7/C  sdram_interface_0/cke_RNO_7/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/A  sdram_interface_0/init_counter_RNIO6JQ6\[3\]/Y  sdram_interface_0/cke_RNO_6/B  sdram_interface_0/cke_RNO_6/Y  sdram_interface_0/cke_RNO_2/A  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/ba_out\[1\]/CLK  memory_controller_0/ba_out\[1\]/Q  sdram_interface_0/ba1_RNO/A  sdram_interface_0/ba1_RNO/Y  sdram_interface_0/ba1/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[0\]/CLK  memory_controller_0/data_out\[0\]/Q  sdram_interface_0/dout_RNO\[0\]/A  sdram_interface_0/dout_RNO\[0\]/Y  sdram_interface_0/dout\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[1\]/CLK  memory_controller_0/data_out\[1\]/Q  sdram_interface_0/dout_RNO\[1\]/A  sdram_interface_0/dout_RNO\[1\]/Y  sdram_interface_0/dout\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[2\]/CLK  memory_controller_0/data_out\[2\]/Q  sdram_interface_0/dout_RNO\[2\]/A  sdram_interface_0/dout_RNO\[2\]/Y  sdram_interface_0/dout\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[3\]/CLK  memory_controller_0/data_out\[3\]/Q  sdram_interface_0/dout_RNO\[3\]/A  sdram_interface_0/dout_RNO\[3\]/Y  sdram_interface_0/dout\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[4\]/CLK  memory_controller_0/data_out\[4\]/Q  sdram_interface_0/dout_RNO\[4\]/A  sdram_interface_0/dout_RNO\[4\]/Y  sdram_interface_0/dout\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[5\]/CLK  memory_controller_0/data_out\[5\]/Q  sdram_interface_0/dout_RNO\[5\]/A  sdram_interface_0/dout_RNO\[5\]/Y  sdram_interface_0/dout\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[6\]/CLK  memory_controller_0/data_out\[6\]/Q  sdram_interface_0/dout_RNO\[6\]/A  sdram_interface_0/dout_RNO\[6\]/Y  sdram_interface_0/dout\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[7\]/CLK  memory_controller_0/data_out\[7\]/Q  sdram_interface_0/dout_RNO\[7\]/A  sdram_interface_0/dout_RNO\[7\]/Y  sdram_interface_0/dout\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[8\]/CLK  memory_controller_0/data_out\[8\]/Q  sdram_interface_0/dout_RNO\[8\]/A  sdram_interface_0/dout_RNO\[8\]/Y  sdram_interface_0/dout\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[9\]/CLK  memory_controller_0/data_out\[9\]/Q  sdram_interface_0/dout_RNO\[9\]/A  sdram_interface_0/dout_RNO\[9\]/Y  sdram_interface_0/dout\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[10\]/CLK  memory_controller_0/data_out\[10\]/Q  sdram_interface_0/dout_RNO\[10\]/A  sdram_interface_0/dout_RNO\[10\]/Y  sdram_interface_0/dout\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[11\]/CLK  memory_controller_0/data_out\[11\]/Q  sdram_interface_0/dout_RNO\[11\]/A  sdram_interface_0/dout_RNO\[11\]/Y  sdram_interface_0/dout\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[12\]/CLK  memory_controller_0/data_out\[12\]/Q  sdram_interface_0/dout_RNO\[12\]/A  sdram_interface_0/dout_RNO\[12\]/Y  sdram_interface_0/dout\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[13\]/CLK  memory_controller_0/data_out\[13\]/Q  sdram_interface_0/dout_RNO\[13\]/A  sdram_interface_0/dout_RNO\[13\]/Y  sdram_interface_0/dout\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[14\]/CLK  memory_controller_0/data_out\[14\]/Q  sdram_interface_0/dout_RNO\[14\]/A  sdram_interface_0/dout_RNO\[14\]/Y  sdram_interface_0/dout\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[15\]/CLK  memory_controller_0/data_out\[15\]/Q  sdram_interface_0/dout_RNO\[15\]/A  sdram_interface_0/dout_RNO\[15\]/Y  sdram_interface_0/dout\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_30/B  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_34/B  constant_sensor_data_0/un3_mag_data_I_34/Y  constant_sensor_data_0/un3_mag_data_I_35/A  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNO\[2\]/B  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  constant_sensor_data_0/un3_mag_data_I_106/B  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIK4NRG\[2\]/B  sdram_interface_0/init_counter_RNIK4NRG\[2\]/Y  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/A  sdram_interface_0/init_counter_RNIKSJHP1\[2\]/Y  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/B  sdram_interface_0/init_counter_RNIC1G0R2\[2\]/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/C  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_c6/A  read_address_traversal_0/current_count_c6/Y  read_address_traversal_0/current_count_n7/A  read_address_traversal_0/current_count_n7/Y  read_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/B  sdram_interface_0/write_counter_RNIFGTI_1\[1\]/Y  sdram_interface_0/dqml_RNO_4/B  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO_2/C  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  constant_sensor_data_0/un3_mag_data_I_106/C  constant_sensor_data_0/un3_mag_data_I_106/Y  constant_sensor_data_0/un3_mag_data_I_126/A  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  read_address_traversal_0/current_count_c17_0/A  read_address_traversal_0/current_count_c17_0/Y  read_address_traversal_0/current_count_c17/A  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_36/A  constant_sensor_data_0/un3_mag_data_I_36/Y  constant_sensor_data_0/un3_mag_data_I_37/A  constant_sensor_data_0/un3_mag_data_I_37/Y  constant_sensor_data_0/mag_stack\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_39/A  constant_sensor_data_0/un3_mag_data_I_39/Y  constant_sensor_data_0/un3_mag_data_I_40/A  constant_sensor_data_0/un3_mag_data_I_40/Y  constant_sensor_data_0/mag_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_42/A  constant_sensor_data_0/un3_mag_data_I_42/Y  constant_sensor_data_0/un3_mag_data_I_43/A  constant_sensor_data_0/un3_mag_data_I_43/Y  constant_sensor_data_0/mag_stack\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_45/A  constant_sensor_data_0/un3_mag_data_I_45/Y  constant_sensor_data_0/un3_mag_data_I_46/A  constant_sensor_data_0/un3_mag_data_I_46/Y  constant_sensor_data_0/mag_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_48/A  constant_sensor_data_0/un3_mag_data_I_48/Y  constant_sensor_data_0/un3_mag_data_I_49/A  constant_sensor_data_0/un3_mag_data_I_49/Y  constant_sensor_data_0/mag_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_31/A  constant_sensor_data_0/un3_mag_data_I_31/Y  constant_sensor_data_0/un3_mag_data_I_32/A  constant_sensor_data_0/un3_mag_data_I_32/Y  constant_sensor_data_0/mag_stack\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNI8ACS\[3\]/B  sdram_interface_0/write_counter_RNI8ACS\[3\]/Y  sdram_interface_0/write_counter_RNI4C283\[3\]/B  sdram_interface_0/write_counter_RNI4C283\[3\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/A  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  constant_sensor_data_0/un3_mag_data_I_10/A  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_30/A  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_34/B  constant_sensor_data_0/un3_mag_data_I_34/Y  constant_sensor_data_0/un3_mag_data_I_35/A  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_114/B  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_126/B  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/ba_out\[0\]/CLK  memory_controller_0/ba_out\[0\]/Q  sdram_interface_0/ba0_RNO/A  sdram_interface_0/ba0_RNO/Y  sdram_interface_0/ba0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/A  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIFGTI\[1\]/B  sdram_interface_0/write_counter_RNIFGTI\[1\]/Y  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/A  sdram_interface_0/write_counter_RNI8ACS_0\[3\]/Y  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/B  sdram_interface_0/write_counter_RNIU0R51_1\[0\]/Y  sdram_interface_0/write_counter_RNO\[3\]/A  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_c10_s/B  read_address_traversal_0/current_count_c10_s/Y  read_address_traversal_0/current_count_c11_0/B  read_address_traversal_0/current_count_c11_0/Y  read_address_traversal_0/current_count_c11/A  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNIGB4MK2/A  memory_controller_0/read_prev_RNIGB4MK2/Y  memory_controller_0/read_prev_RNI40BGL7/C  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/A  sdram_interface_0/write_counter_RNILO9F1_0\[1\]/Y  sdram_interface_0/write_counter_RNIJP4L2\[1\]/B  sdram_interface_0/write_counter_RNIJP4L2\[1\]/Y  sdram_interface_0/write_counter_RNO_2\[2\]/B  sdram_interface_0/write_counter_RNO_2\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  constant_sensor_data_0/un3_mag_data_I_114/C  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_126/B  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_c10_s/A  read_address_traversal_0/current_count_c10_s/Y  read_address_traversal_0/current_count_c11_0/B  read_address_traversal_0/current_count_c11_0/Y  read_address_traversal_0/current_count_c11/A  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_54/A  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_55/B  constant_sensor_data_0/un3_mag_data_I_55/Y  constant_sensor_data_0/un3_mag_data_I_56/A  constant_sensor_data_0/un3_mag_data_I_56/Y  constant_sensor_data_0/mag_stack\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/A  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQ0JV25\[5\]/B  memory_controller_0/schedule_RNIQ0JV25\[5\]/Y  memory_controller_0/schedule_RNIC4M0OC\[5\]/C  memory_controller_0/schedule_RNIC4M0OC\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_73/A  constant_sensor_data_0/un3_mag_data_I_73/Y  constant_sensor_data_0/un3_mag_data_I_74/A  constant_sensor_data_0/un3_mag_data_I_74/Y  constant_sensor_data_0/mag_stack\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_76/A  constant_sensor_data_0/un3_mag_data_I_76/Y  constant_sensor_data_0/un3_mag_data_I_77/A  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_81/A  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_85/A  constant_sensor_data_0/un3_mag_data_I_85/Y  constant_sensor_data_0/un3_mag_data_I_86/A  constant_sensor_data_0/un3_mag_data_I_86/Y  constant_sensor_data_0/mag_stack\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_68/B  constant_sensor_data_0/un3_mag_data_I_68/Y  constant_sensor_data_0/un3_mag_data_I_69/A  constant_sensor_data_0/un3_mag_data_I_69/Y  constant_sensor_data_0/un3_mag_data_I_70/A  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  constant_sensor_data_0/un3_mag_data_I_114/A  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_126/B  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_85/C  constant_sensor_data_0/un3_mag_data_I_85/Y  constant_sensor_data_0/un3_mag_data_I_86/A  constant_sensor_data_0/un3_mag_data_I_86/Y  constant_sensor_data_0/mag_stack\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_54/B  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_55/B  constant_sensor_data_0/un3_mag_data_I_55/Y  constant_sensor_data_0/un3_mag_data_I_56/A  constant_sensor_data_0/un3_mag_data_I_56/Y  constant_sensor_data_0/mag_stack\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_54/B  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_64/B  constant_sensor_data_0/un3_mag_data_I_64/Y  constant_sensor_data_0/un3_mag_data_I_65/A  constant_sensor_data_0/un3_mag_data_I_65/Y  constant_sensor_data_0/mag_stack\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_54/B  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_69/B  constant_sensor_data_0/un3_mag_data_I_69/Y  constant_sensor_data_0/un3_mag_data_I_70/A  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_54/B  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_73/B  constant_sensor_data_0/un3_mag_data_I_73/Y  constant_sensor_data_0/un3_mag_data_I_74/A  constant_sensor_data_0/un3_mag_data_I_74/Y  constant_sensor_data_0/mag_stack\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_54/B  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_76/B  constant_sensor_data_0/un3_mag_data_I_76/Y  constant_sensor_data_0/un3_mag_data_I_77/A  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[64\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/geiger_stack\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/geiger_stack\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/geiger_stack\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/mag_stack\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3_0\[1\]/Y  constant_sensor_data_0/g_data\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3_1\[1\]/Y  constant_sensor_data_0/geiger_stack\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3_2\[1\]/Y  constant_sensor_data_0/g_data\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3_4\[1\]/Y  constant_sensor_data_0/mag_stack\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/A  constant_sensor_data_0/g_counter_RNIMQTP\[2\]/Y  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/A  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3_3\[1\]/Y  constant_sensor_data_0/mag_stack\[64\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_88/B  constant_sensor_data_0/un3_mag_data_I_88/Y  constant_sensor_data_0/un3_mag_data_I_89/A  constant_sensor_data_0/un3_mag_data_I_89/Y  constant_sensor_data_0/mag_stack\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_91/B  constant_sensor_data_0/un3_mag_data_I_91/Y  constant_sensor_data_0/un3_mag_data_I_92/A  constant_sensor_data_0/un3_mag_data_I_92/Y  constant_sensor_data_0/mag_stack\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_84/A  constant_sensor_data_0/un3_mag_data_I_84/Y  constant_sensor_data_0/un3_mag_data_I_94/B  constant_sensor_data_0/un3_mag_data_I_94/Y  constant_sensor_data_0/un3_mag_data_I_95/A  constant_sensor_data_0/un3_mag_data_I_95/Y  constant_sensor_data_0/mag_stack\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[78\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[76\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[74\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[70\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[68\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[66\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/g_counter_RNI90T61\[9\]/B  constant_sensor_data_0/g_counter_RNI90T61\[9\]/Y  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/B  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/mag_stack\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/C  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[15\]/CLK  sdram_interface_0/dread\[15\]/Q  sdram_interface_0/dread_RNICODF\[15\]/A  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[14\]/CLK  sdram_interface_0/dread\[14\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/A  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[13\]/CLK  sdram_interface_0/dread\[13\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/A  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[12\]/CLK  sdram_interface_0/dread\[12\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/A  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[11\]/CLK  sdram_interface_0/dread\[11\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/A  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[10\]/CLK  sdram_interface_0/dread\[10\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/A  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[9\]/CLK  sdram_interface_0/dread\[9\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/A  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[8\]/CLK  sdram_interface_0/dread\[8\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/A  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[7\]/CLK  sdram_interface_0/dread\[7\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/A  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[6\]/CLK  sdram_interface_0/dread\[6\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/A  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[5\]/CLK  sdram_interface_0/dread\[5\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/A  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[4\]/CLK  sdram_interface_0/dread\[4\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/A  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[3\]/CLK  sdram_interface_0/dread\[3\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/A  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[2\]/CLK  sdram_interface_0/dread\[2\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/A  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[1\]/CLK  sdram_interface_0/dread\[1\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/A  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[0\]/CLK  sdram_interface_0/dread\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/A  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIEIOO1\[3\]/B  sdram_interface_0/write_counter_RNIEIOO1\[3\]/Y  sdram_interface_0/write_counter_RNIARHN3\[3\]/C  sdram_interface_0/write_counter_RNIARHN3\[3\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/C  constant_sensor_data_0/g_counter_RNISNQ02\[1\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/A  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_51/A  constant_sensor_data_0/un3_mag_data_I_51/Y  constant_sensor_data_0/un3_mag_data_I_52/A  constant_sensor_data_0/un3_mag_data_I_52/Y  constant_sensor_data_0/un3_mag_data_I_53/A  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_c8/C  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_51/B  constant_sensor_data_0/un3_mag_data_I_51/Y  constant_sensor_data_0/un3_mag_data_I_52/A  constant_sensor_data_0/un3_mag_data_I_52/Y  constant_sensor_data_0/un3_mag_data_I_53/A  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNI3Q232\[2\]/B  memory_controller_0/write_count_RNI3Q232\[2\]/Y  memory_controller_0/write_count_RNI5A8SN4\[2\]/A  memory_controller_0/write_count_RNI5A8SN4\[2\]/Y  memory_controller_0/write_count_RNI88OD9J\[2\]/C  memory_controller_0/write_count_RNI88OD9J\[2\]/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[5\]/CLK  constant_sensor_data_0/g_counter\[5\]/Q  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/B  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_29/C  constant_sensor_data_0/un3_mag_data_I_29/Y  constant_sensor_data_0/un3_mag_data_I_30/C  constant_sensor_data_0/un3_mag_data_I_30/Y  constant_sensor_data_0/un3_mag_data_I_34/B  constant_sensor_data_0/un3_mag_data_I_34/Y  constant_sensor_data_0/un3_mag_data_I_35/A  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/read_cmd_RNO/A  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNO\[0\]/B  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[7\]/CLK  constant_sensor_data_0/g_counter\[7\]/Q  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/C  constant_sensor_data_0/g_counter_RNIGPRJ1\[7\]/Y  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/B  constant_sensor_data_0/g_counter_RNICHMK3\[1\]/Y  constant_sensor_data_0/next_byte_control_RNO/B  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_c8/A  read_address_traversal_0/current_count_c8/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_24/A  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[2\]/CLK  constant_sensor_data_0/g_counter\[2\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/C  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_24/A  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI2FUB\[3\]/A  sdram_interface_0/read_counter_RNI2FUB\[3\]/Y  sdram_interface_0/read_counter_RNO\[3\]/A  sdram_interface_0/read_counter_RNO\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/A  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  constant_sensor_data_0/un3_mag_data_I_50/B  constant_sensor_data_0/un3_mag_data_I_50/Y  constant_sensor_data_0/un3_mag_data_I_54/C  constant_sensor_data_0/un3_mag_data_I_54/Y  constant_sensor_data_0/un3_mag_data_I_55/B  constant_sensor_data_0/un3_mag_data_I_55/Y  constant_sensor_data_0/un3_mag_data_I_56/A  constant_sensor_data_0/un3_mag_data_I_56/Y  constant_sensor_data_0/mag_stack\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_10/A  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_36/A  constant_sensor_data_0/un3_g_data_I_36/Y  constant_sensor_data_0/un3_g_data_I_37/A  constant_sensor_data_0/un3_g_data_I_37/Y  constant_sensor_data_0/g_data\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_39/A  constant_sensor_data_0/un3_g_data_I_39/Y  constant_sensor_data_0/un3_g_data_I_40/A  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/g_data\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_42/A  constant_sensor_data_0/un3_g_data_I_42/Y  constant_sensor_data_0/un3_g_data_I_43/A  constant_sensor_data_0/un3_g_data_I_43/Y  constant_sensor_data_0/g_data\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_45/A  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_31/A  constant_sensor_data_0/un3_g_data_I_31/Y  constant_sensor_data_0/un3_g_data_I_32/A  constant_sensor_data_0/un3_g_data_I_32/Y  constant_sensor_data_0/g_data\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_18/B  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_30/B  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[0\]/CLK  constant_sensor_data_0/g_counter\[0\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/A  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_24/A  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_18/A  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_30/B  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_80/A  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_85/B  constant_sensor_data_0/un3_mag_data_I_85/Y  constant_sensor_data_0/un3_mag_data_I_86/A  constant_sensor_data_0/un3_mag_data_I_86/Y  constant_sensor_data_0/mag_stack\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_80/A  constant_sensor_data_0/un3_mag_data_I_80/Y  constant_sensor_data_0/un3_mag_data_I_81/B  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_44/A  constant_sensor_data_0/un3_mag_data_I_44/Y  constant_sensor_data_0/un3_mag_data_I_45/B  constant_sensor_data_0/un3_mag_data_I_45/Y  constant_sensor_data_0/un3_mag_data_I_46/A  constant_sensor_data_0/un3_mag_data_I_46/Y  constant_sensor_data_0/mag_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_44/A  constant_sensor_data_0/un3_mag_data_I_44/Y  constant_sensor_data_0/un3_mag_data_I_48/B  constant_sensor_data_0/un3_mag_data_I_48/Y  constant_sensor_data_0/un3_mag_data_I_49/A  constant_sensor_data_0/un3_mag_data_I_49/Y  constant_sensor_data_0/mag_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_44/A  constant_sensor_data_0/un3_mag_data_I_44/Y  constant_sensor_data_0/un3_mag_data_I_52/B  constant_sensor_data_0/un3_mag_data_I_52/Y  constant_sensor_data_0/un3_mag_data_I_53/A  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[2\]/CLK  constant_sensor_data_0/g_data\[2\]/Q  constant_sensor_data_0/un3_g_data_I_10/C  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_30/A  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  constant_sensor_data_0/un3_mag_data_I_125/C  constant_sensor_data_0/un3_mag_data_I_125/Y  constant_sensor_data_0/un3_mag_data_I_126/C  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/cke_RNO_11/S  sdram_interface_0/cke_RNO_11/Y  sdram_interface_0/cke_RNO_9/A  sdram_interface_0/cke_RNO_9/Y  sdram_interface_0/cke_RNO_5/C  sdram_interface_0/cke_RNO_5/Y  sdram_interface_0/cke_RNO_1/A  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_29/C  constant_sensor_data_0/un3_mag_data_I_29/Y  constant_sensor_data_0/un3_mag_data_I_51/C  constant_sensor_data_0/un3_mag_data_I_51/Y  constant_sensor_data_0/un3_mag_data_I_52/A  constant_sensor_data_0/un3_mag_data_I_52/Y  constant_sensor_data_0/un3_mag_data_I_53/A  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[6\]/B  read_buffer_0/init_wait_RNIHHSM\[6\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_18/B  constant_sensor_data_0/un5_g_counter_1_I_18/Y  constant_sensor_data_0/un5_g_counter_1_I_24/B  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIAHJU2\[2\]/C  sdram_interface_0/write_counter_RNIAHJU2\[2\]/Y  sdram_interface_0/write_counter_RNIETL66\[2\]/B  sdram_interface_0/write_counter_RNIETL66\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/cke_RNO_11/B  sdram_interface_0/cke_RNO_11/Y  sdram_interface_0/cke_RNO_9/A  sdram_interface_0/cke_RNO_9/Y  sdram_interface_0/cke_RNO_5/C  sdram_interface_0/cke_RNO_5/Y  sdram_interface_0/cke_RNO_1/A  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K_1/A  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIMBDFP4/B  memory_controller_0/busy_hold_RNIMBDFP4/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/C  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[5\]/CLK  constant_sensor_data_0/g_counter\[5\]/Q  constant_sensor_data_0/un5_g_counter_1_I_18/C  constant_sensor_data_0/un5_g_counter_1_I_18/Y  constant_sensor_data_0/un5_g_counter_1_I_24/B  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_44/B  constant_sensor_data_0/un3_mag_data_I_44/Y  constant_sensor_data_0/un3_mag_data_I_45/B  constant_sensor_data_0/un3_mag_data_I_45/Y  constant_sensor_data_0/un3_mag_data_I_46/A  constant_sensor_data_0/un3_mag_data_I_46/Y  constant_sensor_data_0/mag_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/B  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/Y  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/C  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[5\]/CLK  constant_sensor_data_0/g_data\[5\]/Q  constant_sensor_data_0/un3_g_data_I_18/C  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_30/B  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/un5_g_counter_1_I_18/A  constant_sensor_data_0/un5_g_counter_1_I_18/Y  constant_sensor_data_0/un5_g_counter_1_I_24/B  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNINBMV9\[2\]/B  sdram_interface_0/read_counter_RNINBMV9\[2\]/Y  sdram_interface_0/read_counter_RNIB62101\[2\]/C  sdram_interface_0/read_counter_RNIB62101\[2\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_24/A  constant_sensor_data_0/un3_mag_data_I_24/Y  constant_sensor_data_0/un3_mag_data_I_25/B  constant_sensor_data_0/un3_mag_data_I_25/Y  constant_sensor_data_0/un3_mag_data_I_26/A  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_2/B  memory_controller_0/busy_hold_RNIKR7M3_2/Y  memory_controller_0/data_buffer_RNO\[8\]/S  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3/B  memory_controller_0/busy_hold_RNIKR7M3/Y  memory_controller_0/data_buffer_RNO\[28\]/S  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_0/B  memory_controller_0/busy_hold_RNIKR7M3_0/Y  memory_controller_0/data_buffer_RNO\[38\]/S  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIKR7M3_1/B  memory_controller_0/busy_hold_RNIKR7M3_1/Y  memory_controller_0/data_buffer_RNO\[54\]/S  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  constant_sensor_data_0/un3_mag_data_I_125/B  constant_sensor_data_0/un3_mag_data_I_125/Y  constant_sensor_data_0/un3_mag_data_I_126/C  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_24/B  constant_sensor_data_0/un3_mag_data_I_24/Y  constant_sensor_data_0/un3_mag_data_I_25/B  constant_sensor_data_0/un3_mag_data_I_25/Y  constant_sensor_data_0/un3_mag_data_I_26/A  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_129/B  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_140/A  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[5\]/B  sdram_interface_0/dout_RNO\[5\]/Y  sdram_interface_0/dout\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[14\]/B  sdram_interface_0/dout_RNO\[14\]/Y  sdram_interface_0/dout\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[4\]/B  sdram_interface_0/dout_RNO\[4\]/Y  sdram_interface_0/dout\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[13\]/B  sdram_interface_0/dout_RNO\[13\]/Y  sdram_interface_0/dout\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[12\]/B  sdram_interface_0/dout_RNO\[12\]/Y  sdram_interface_0/dout\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[11\]/B  sdram_interface_0/dout_RNO\[11\]/Y  sdram_interface_0/dout\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[10\]/B  sdram_interface_0/dout_RNO\[10\]/Y  sdram_interface_0/dout\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[9\]/B  sdram_interface_0/dout_RNO\[9\]/Y  sdram_interface_0/dout\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[8\]/B  sdram_interface_0/dout_RNO\[8\]/Y  sdram_interface_0/dout\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[7\]/B  sdram_interface_0/dout_RNO\[7\]/Y  sdram_interface_0/dout\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[6\]/B  sdram_interface_0/dout_RNO\[6\]/Y  sdram_interface_0/dout\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[3\]/B  sdram_interface_0/dout_RNO\[3\]/Y  sdram_interface_0/dout\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[2\]/B  sdram_interface_0/dout_RNO\[2\]/Y  sdram_interface_0/dout\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[1\]/B  sdram_interface_0/dout_RNO\[1\]/Y  sdram_interface_0/dout\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[0\]/B  sdram_interface_0/dout_RNO\[0\]/Y  sdram_interface_0/dout\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_up_hold_RNI4UDD6/A  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/dout_RNO\[15\]/B  sdram_interface_0/dout_RNO\[15\]/Y  sdram_interface_0/dout\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  write_address_traversal_0/current_count_c15/C  write_address_traversal_0/current_count_c15/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[6\]/A  read_buffer_0/init_wait_RNIHHSM\[6\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  constant_sensor_data_0/un3_mag_data_I_129/C  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_140/A  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  constant_sensor_data_0/un3_mag_data_I_125/A  constant_sensor_data_0/un3_mag_data_I_125/Y  constant_sensor_data_0/un3_mag_data_I_126/C  constant_sensor_data_0/un3_mag_data_I_126/Y  constant_sensor_data_0/un3_mag_data_I_130/B  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_24/A  constant_sensor_data_0/un3_mag_data_I_24/Y  constant_sensor_data_0/un3_mag_data_I_27/A  constant_sensor_data_0/un3_mag_data_I_27/Y  constant_sensor_data_0/un3_mag_data_I_28/A  constant_sensor_data_0/un3_mag_data_I_28/Y  constant_sensor_data_0/mag_stack\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  constant_sensor_data_0/un3_mag_data_I_129/A  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_140/A  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_114/B  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_120/B  constant_sensor_data_0/un3_mag_data_I_120/Y  constant_sensor_data_0/un3_mag_data_I_121/B  constant_sensor_data_0/un3_mag_data_I_121/Y  constant_sensor_data_0/un3_mag_data_I_122/A  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/A  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/Y  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/C  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_RNIL0V7\[14\]/C  write_address_traversal_0/current_count_RNIL0V7\[14\]/Y  write_address_traversal_0/current_count_RNILQLB\[9\]/C  write_address_traversal_0/current_count_RNILQLB\[9\]/Y  write_address_traversal_0/current_count_RNI89GH\[6\]/C  write_address_traversal_0/current_count_RNI89GH\[6\]/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_72/A  constant_sensor_data_0/un3_mag_data_I_72/Y  constant_sensor_data_0/un3_mag_data_I_73/C  constant_sensor_data_0/un3_mag_data_I_73/Y  constant_sensor_data_0/un3_mag_data_I_74/A  constant_sensor_data_0/un3_mag_data_I_74/Y  constant_sensor_data_0/mag_stack\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_63/A  constant_sensor_data_0/un3_mag_data_I_63/Y  constant_sensor_data_0/un3_mag_data_I_64/C  constant_sensor_data_0/un3_mag_data_I_64/Y  constant_sensor_data_0/un3_mag_data_I_65/A  constant_sensor_data_0/un3_mag_data_I_65/Y  constant_sensor_data_0/mag_stack\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  write_address_traversal_0/current_count_c20_1/B  write_address_traversal_0/current_count_c20_1/Y  write_address_traversal_0/current_count_c20_2/C  write_address_traversal_0/current_count_c20_2/Y  write_address_traversal_0/current_count_c20/C  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_66/A  constant_sensor_data_0/un3_mag_data_I_66/Y  constant_sensor_data_0/un3_mag_data_I_69/C  constant_sensor_data_0/un3_mag_data_I_69/Y  constant_sensor_data_0/un3_mag_data_I_70/A  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_75/A  constant_sensor_data_0/un3_mag_data_I_75/Y  constant_sensor_data_0/un3_mag_data_I_76/C  constant_sensor_data_0/un3_mag_data_I_76/Y  constant_sensor_data_0/un3_mag_data_I_77/A  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_79/A  constant_sensor_data_0/un3_mag_data_I_79/Y  constant_sensor_data_0/un3_mag_data_I_81/C  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/A  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/C  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/B  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_71/B  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_72/B  constant_sensor_data_0/un3_mag_data_I_72/Y  constant_sensor_data_0/un3_mag_data_I_73/C  constant_sensor_data_0/un3_mag_data_I_73/Y  constant_sensor_data_0/un3_mag_data_I_74/A  constant_sensor_data_0/un3_mag_data_I_74/Y  constant_sensor_data_0/mag_stack\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_29/C  constant_sensor_data_0/un3_g_data_I_29/Y  constant_sensor_data_0/un3_g_data_I_30/C  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_71/B  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_75/B  constant_sensor_data_0/un3_mag_data_I_75/Y  constant_sensor_data_0/un3_mag_data_I_76/C  constant_sensor_data_0/un3_mag_data_I_76/Y  constant_sensor_data_0/un3_mag_data_I_77/A  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_71/B  constant_sensor_data_0/un3_mag_data_I_71/Y  constant_sensor_data_0/un3_mag_data_I_79/B  constant_sensor_data_0/un3_mag_data_I_79/Y  constant_sensor_data_0/un3_mag_data_I_81/C  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_c20_1/A  write_address_traversal_0/current_count_c20_1/Y  write_address_traversal_0/current_count_c20_2/C  write_address_traversal_0/current_count_c20_2/Y  write_address_traversal_0/current_count_c20/C  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/cke_RNO_7/A  sdram_interface_0/cke_RNO_7/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/A  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_114/B  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_147/B  constant_sensor_data_0/un3_mag_data_I_147/Y  constant_sensor_data_0/un3_mag_data_I_148/A  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_11/B  constant_sensor_data_0/un5_g_counter_1_I_11/Y  constant_sensor_data_0/un5_g_counter_1_I_12/A  constant_sensor_data_0/un5_g_counter_1_I_12/Y  constant_sensor_data_0/g_counter_RNO\[4\]/A  constant_sensor_data_0/g_counter_RNO\[4\]/Y  constant_sensor_data_0/g_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/un5_g_counter_1_I_21/A  constant_sensor_data_0/un5_g_counter_1_I_21/Y  constant_sensor_data_0/un5_g_counter_1_I_24/C  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNI3KCMJ2/A  memory_controller_0/read_prev_RNI3KCMJ2/Y  memory_controller_0/read_prev_RNI60OTE7/A  memory_controller_0/read_prev_RNI60OTE7/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/init_counter_RNI0HO81\[2\]/B  sdram_interface_0/init_counter_RNI0HO81\[2\]/Y  sdram_interface_0/init_counter_RNO\[3\]/A  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_c5/A  read_address_traversal_0/current_count_c5/Y  read_address_traversal_0/current_count_n6/A  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_24/A  constant_sensor_data_0/un3_g_data_I_24/Y  constant_sensor_data_0/un3_g_data_I_25/B  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_n5/A  write_address_traversal_0/current_count_n5/Y  write_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_c11_0/A  read_address_traversal_0/current_count_c11_0/Y  read_address_traversal_0/current_count_c11/A  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/cke_RNO_10/C  sdram_interface_0/cke_RNO_10/Y  sdram_interface_0/cke_RNO_7/C  sdram_interface_0/cke_RNO_7/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_18/B  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_24/B  constant_sensor_data_0/un3_g_data_I_24/Y  constant_sensor_data_0/un3_g_data_I_25/B  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_29/A  constant_sensor_data_0/un3_g_data_I_29/Y  constant_sensor_data_0/un3_g_data_I_30/C  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_24/A  constant_sensor_data_0/un3_g_data_I_24/Y  constant_sensor_data_0/un3_g_data_I_27/A  constant_sensor_data_0/un3_g_data_I_27/Y  constant_sensor_data_0/un3_g_data_I_28/A  constant_sensor_data_0/un3_g_data_I_28/Y  constant_sensor_data_0/g_data\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[7\]/CLK  constant_sensor_data_0/g_counter\[7\]/Q  constant_sensor_data_0/un5_g_counter_1_I_21/B  constant_sensor_data_0/un5_g_counter_1_I_21/Y  constant_sensor_data_0/un5_g_counter_1_I_24/C  constant_sensor_data_0/un5_g_counter_1_I_24/Y  constant_sensor_data_0/un5_g_counter_1_I_25/B  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_16/A  constant_sensor_data_0/un5_g_counter_1_I_16/Y  constant_sensor_data_0/un5_g_counter_1_I_17/A  constant_sensor_data_0/un5_g_counter_1_I_17/Y  constant_sensor_data_0/g_counter_RNO\[6\]/A  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIP34R\[3\]/B  sdram_interface_0/read_counter_RNIP34R\[3\]/Y  sdram_interface_0/read_counter_RNI7RQNA\[3\]/B  sdram_interface_0/read_counter_RNI7RQNA\[3\]/Y  sdram_interface_0/read_counter_RNISH7324\[3\]/C  sdram_interface_0/read_counter_RNISH7324\[3\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  constant_sensor_data_0/un3_mag_data_I_137/B  constant_sensor_data_0/un3_mag_data_I_137/Y  constant_sensor_data_0/un3_mag_data_I_140/B  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_c8/C  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  constant_sensor_data_0/un3_mag_data_I_137/C  constant_sensor_data_0/un3_mag_data_I_137/Y  constant_sensor_data_0/un3_mag_data_I_140/B  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[7\]/CLK  constant_sensor_data_0/g_data\[7\]/Q  constant_sensor_data_0/un3_g_data_I_29/B  constant_sensor_data_0/un3_g_data_I_29/Y  constant_sensor_data_0/un3_g_data_I_30/C  constant_sensor_data_0/un3_g_data_I_30/Y  constant_sensor_data_0/un3_g_data_I_34/B  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/cke_RNO_9/B  sdram_interface_0/cke_RNO_9/Y  sdram_interface_0/cke_RNO_5/C  sdram_interface_0/cke_RNO_5/Y  sdram_interface_0/cke_RNO_1/A  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  constant_sensor_data_0/un3_mag_data_I_137/A  constant_sensor_data_0/un3_mag_data_I_137/Y  constant_sensor_data_0/un3_mag_data_I_140/B  constant_sensor_data_0/un3_mag_data_I_140/Y  constant_sensor_data_0/un3_mag_data_I_141/B  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_c8/A  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c11/B  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_exit/CLK  sdram_interface_0/read_exit/Q  sdram_interface_0/busy_2_sqmuxa_1_i_o2/B  sdram_interface_0/busy_2_sqmuxa_1_i_o2/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/B  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/Y  sdram_interface_0/busy_RNO_5/A  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/C  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_44/A  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_11/B  constant_sensor_data_0/un3_mag_data_I_11/Y  constant_sensor_data_0/un3_mag_data_I_12/A  constant_sensor_data_0/un3_mag_data_I_12/Y  constant_sensor_data_0/mag_stack\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter_RNIHSLCP\[3\]/B  sdram_interface_0/init_counter_RNIHSLCP\[3\]/Y  sdram_interface_0/init_counter_RNIMRQA84\[3\]/C  sdram_interface_0/init_counter_RNIMRQA84\[3\]/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  constant_sensor_data_0/un3_mag_data_I_21/B  constant_sensor_data_0/un3_mag_data_I_21/Y  constant_sensor_data_0/un3_mag_data_I_24/C  constant_sensor_data_0/un3_mag_data_I_24/Y  constant_sensor_data_0/un3_mag_data_I_25/B  constant_sensor_data_0/un3_mag_data_I_25/Y  constant_sensor_data_0/un3_mag_data_I_26/A  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  constant_sensor_data_0/un3_mag_data_I_117/B  constant_sensor_data_0/un3_mag_data_I_117/Y  constant_sensor_data_0/un3_mag_data_I_120/C  constant_sensor_data_0/un3_mag_data_I_120/Y  constant_sensor_data_0/un3_mag_data_I_121/B  constant_sensor_data_0/un3_mag_data_I_121/Y  constant_sensor_data_0/un3_mag_data_I_122/A  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_n4/B  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/un2_init_counter_1_I_8/C  sdram_interface_0/un2_init_counter_1_I_8/Y  sdram_interface_0/un2_init_counter_1_I_9/A  sdram_interface_0/un2_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNO\[3\]/B  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  constant_sensor_data_0/un3_mag_data_I_21/A  constant_sensor_data_0/un3_mag_data_I_21/Y  constant_sensor_data_0/un3_mag_data_I_24/C  constant_sensor_data_0/un3_mag_data_I_24/Y  constant_sensor_data_0/un3_mag_data_I_25/B  constant_sensor_data_0/un3_mag_data_I_25/Y  constant_sensor_data_0/un3_mag_data_I_26/A  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  constant_sensor_data_0/un3_mag_data_I_117/A  constant_sensor_data_0/un3_mag_data_I_117/Y  constant_sensor_data_0/un3_mag_data_I_120/C  constant_sensor_data_0/un3_mag_data_I_120/Y  constant_sensor_data_0/un3_mag_data_I_121/B  constant_sensor_data_0/un3_mag_data_I_121/Y  constant_sensor_data_0/un3_mag_data_I_122/A  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/ba_out\[0\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[8\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[7\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[6\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[5\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[4\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[3\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[2\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/col_out\[0\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/row_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNI86ADP9_1/C  memory_controller_0/busy_hold_RNI86ADP9_1/Y  memory_controller_0/row_out\[0\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/B  sdram_interface_0/init_counter_RNI3P5R_1\[2\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/A  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/A  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[10\]/CLK  constant_sensor_data_0/g_data\[10\]/Q  constant_sensor_data_0/un3_g_data_I_33/B  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_44/A  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/dqml_RNO_2/A  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  constant_sensor_data_0/un3_mag_data_I_78/B  constant_sensor_data_0/un3_mag_data_I_78/Y  constant_sensor_data_0/un3_mag_data_I_79/C  constant_sensor_data_0/un3_mag_data_I_79/Y  constant_sensor_data_0/un3_mag_data_I_81/C  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIFGTI\[0\]/B  sdram_interface_0/write_counter_RNIFGTI\[0\]/Y  sdram_interface_0/write_counter_RNI79CS\[2\]/A  sdram_interface_0/write_counter_RNI79CS\[2\]/Y  sdram_interface_0/write_counter_RNO\[0\]/B  sdram_interface_0/write_counter_RNO\[0\]/Y  sdram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  constant_sensor_data_0/un3_mag_data_I_125/C  constant_sensor_data_0/un3_mag_data_I_125/Y  constant_sensor_data_0/un3_mag_data_I_147/C  constant_sensor_data_0/un3_mag_data_I_147/Y  constant_sensor_data_0/un3_mag_data_I_148/A  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIRILVI\[3\]/B  sdram_interface_0/init_counter_RNIRILVI\[3\]/Y  sdram_interface_0/cke_RNO_4/B  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  constant_sensor_data_0/un3_mag_data_I_78/A  constant_sensor_data_0/un3_mag_data_I_78/Y  constant_sensor_data_0/un3_mag_data_I_79/C  constant_sensor_data_0/un3_mag_data_I_79/Y  constant_sensor_data_0/un3_mag_data_I_81/C  constant_sensor_data_0/un3_mag_data_I_81/Y  constant_sensor_data_0/un3_mag_data_I_82/A  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIHI3G2\[8\]/C  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093_0\[8\]/A  read_buffer_0/init_wait_RNIEG093_0\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_60/B  constant_sensor_data_0/un3_mag_data_I_60/Y  constant_sensor_data_0/un3_mag_data_I_61/C  constant_sensor_data_0/un3_mag_data_I_61/Y  constant_sensor_data_0/un3_mag_data_I_62/A  constant_sensor_data_0/un3_mag_data_I_62/Y  constant_sensor_data_0/mag_stack\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_16/A  constant_sensor_data_0/un3_mag_data_I_16/Y  constant_sensor_data_0/un3_mag_data_I_17/A  constant_sensor_data_0/un3_mag_data_I_17/Y  constant_sensor_data_0/mag_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_19/A  constant_sensor_data_0/un3_mag_data_I_19/Y  constant_sensor_data_0/un3_mag_data_I_20/A  constant_sensor_data_0/un3_mag_data_I_20/Y  constant_sensor_data_0/mag_stack\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_22/A  constant_sensor_data_0/un3_mag_data_I_22/Y  constant_sensor_data_0/un3_mag_data_I_23/A  constant_sensor_data_0/un3_mag_data_I_23/Y  constant_sensor_data_0/mag_stack\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_10/B  constant_sensor_data_0/un3_mag_data_I_10/Y  constant_sensor_data_0/un3_mag_data_I_13/A  constant_sensor_data_0/un3_mag_data_I_13/Y  constant_sensor_data_0/un3_mag_data_I_14/A  constant_sensor_data_0/un3_mag_data_I_14/Y  constant_sensor_data_0/mag_stack\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_22/B  constant_sensor_data_0/un3_mag_data_I_22/Y  constant_sensor_data_0/un3_mag_data_I_23/A  constant_sensor_data_0/un3_mag_data_I_23/Y  constant_sensor_data_0/mag_stack\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_18/B  constant_sensor_data_0/un3_mag_data_I_18/Y  constant_sensor_data_0/un3_mag_data_I_19/B  constant_sensor_data_0/un3_mag_data_I_19/Y  constant_sensor_data_0/un3_mag_data_I_20/A  constant_sensor_data_0/un3_mag_data_I_20/Y  constant_sensor_data_0/mag_stack\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_c11_1/C  write_address_traversal_0/current_count_c11_1/Y  write_address_traversal_0/current_count_c11/A  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_39/B  constant_sensor_data_0/un3_mag_data_I_39/Y  constant_sensor_data_0/un3_mag_data_I_40/A  constant_sensor_data_0/un3_mag_data_I_40/Y  constant_sensor_data_0/mag_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_42/B  constant_sensor_data_0/un3_mag_data_I_42/Y  constant_sensor_data_0/un3_mag_data_I_43/A  constant_sensor_data_0/un3_mag_data_I_43/Y  constant_sensor_data_0/mag_stack\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_36/B  constant_sensor_data_0/un3_mag_data_I_36/Y  constant_sensor_data_0/un3_mag_data_I_37/A  constant_sensor_data_0/un3_mag_data_I_37/Y  constant_sensor_data_0/mag_stack\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_cycle/CLK  sdram_interface_0/read_cycle/Q  sdram_interface_0/busy_2_sqmuxa_1_i_o2/A  sdram_interface_0/busy_2_sqmuxa_1_i_o2/Y  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/B  sdram_interface_0/un1_busy_0_sqmuxa_2_0_a2/Y  sdram_interface_0/busy_RNO_5/A  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/B  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNI40BGL7/A  memory_controller_0/read_prev_RNI40BGL7/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/A  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_114/B  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_118/B  constant_sensor_data_0/un3_mag_data_I_118/Y  constant_sensor_data_0/un3_mag_data_I_119/A  constant_sensor_data_0/un3_mag_data_I_119/Y  constant_sensor_data_0/mag_stack\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_114/B  constant_sensor_data_0/un3_mag_data_I_114/Y  constant_sensor_data_0/un3_mag_data_I_115/B  constant_sensor_data_0/un3_mag_data_I_115/Y  constant_sensor_data_0/un3_mag_data_I_116/A  constant_sensor_data_0/un3_mag_data_I_116/Y  constant_sensor_data_0/mag_stack\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_33/B  constant_sensor_data_0/un3_mag_data_I_33/Y  constant_sensor_data_0/un3_mag_data_I_34/A  constant_sensor_data_0/un3_mag_data_I_34/Y  constant_sensor_data_0/un3_mag_data_I_35/A  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/B  timestamp_0/TIMESTAMP_RNIBT1S\[17\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[17\]/B  timestamp_0/TIMESTAMP_RNI14H24\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_c11_1/B  write_address_traversal_0/current_count_c11_1/Y  write_address_traversal_0/current_count_c11/A  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNI3KO81\[1\]/A  sdram_interface_0/init_counter_RNI3KO81\[1\]/Y  sdram_interface_0/pwr_up_hold_RNO/B  sdram_interface_0/pwr_up_hold_RNO/Y  sdram_interface_0/pwr_up_hold/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/A  timestamp_0/TIMESTAMP_RNIHM4O1\[20\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[11\]/CLK  constant_sensor_data_0/g_data\[11\]/Q  constant_sensor_data_0/un3_g_data_I_33/C  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_44/A  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_21/A  constant_sensor_data_0/un3_g_data_I_21/Y  constant_sensor_data_0/un3_g_data_I_24/C  constant_sensor_data_0/un3_g_data_I_24/Y  constant_sensor_data_0/un3_g_data_I_25/B  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_129/B  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_135/B  constant_sensor_data_0/un3_mag_data_I_135/Y  constant_sensor_data_0/un3_mag_data_I_136/A  constant_sensor_data_0/un3_mag_data_I_136/Y  constant_sensor_data_0/mag_stack\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_129/B  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_138/B  constant_sensor_data_0/un3_mag_data_I_138/Y  constant_sensor_data_0/un3_mag_data_I_139/A  constant_sensor_data_0/un3_mag_data_I_139/Y  constant_sensor_data_0/mag_stack\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_129/B  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_132/B  constant_sensor_data_0/un3_mag_data_I_132/Y  constant_sensor_data_0/un3_mag_data_I_133/A  constant_sensor_data_0/un3_mag_data_I_133/Y  constant_sensor_data_0/mag_stack\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_11/B  constant_sensor_data_0/un3_g_data_I_11/Y  constant_sensor_data_0/un3_g_data_I_12/A  constant_sensor_data_0/un3_g_data_I_12/Y  constant_sensor_data_0/g_data\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_11/B  constant_sensor_data_0/un3_g_data_I_11/Y  constant_sensor_data_0/un3_g_data_I_12/A  constant_sensor_data_0/un3_g_data_I_12/Y  constant_sensor_data_0/geiger_stack\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_c19/C  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_15/B  constant_sensor_data_0/un5_g_counter_1_I_15/Y  constant_sensor_data_0/un5_g_counter_1_I_16/B  constant_sensor_data_0/un5_g_counter_1_I_16/Y  constant_sensor_data_0/un5_g_counter_1_I_17/A  constant_sensor_data_0/un5_g_counter_1_I_17/Y  constant_sensor_data_0/g_counter_RNO\[6\]/A  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_c11_1/A  write_address_traversal_0/current_count_c11_1/Y  write_address_traversal_0/current_count_c11/A  write_address_traversal_0/current_count_c11/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/un5_g_counter_1_I_15/A  constant_sensor_data_0/un5_g_counter_1_I_15/Y  constant_sensor_data_0/un5_g_counter_1_I_16/B  constant_sensor_data_0/un5_g_counter_1_I_16/Y  constant_sensor_data_0/un5_g_counter_1_I_17/A  constant_sensor_data_0/un5_g_counter_1_I_17/Y  constant_sensor_data_0/g_counter_RNO\[6\]/A  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/A  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/num_cycles\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_41/B  constant_sensor_data_0/un3_mag_data_I_41/Y  constant_sensor_data_0/un3_mag_data_I_42/C  constant_sensor_data_0/un3_mag_data_I_42/Y  constant_sensor_data_0/un3_mag_data_I_43/A  constant_sensor_data_0/un3_mag_data_I_43/Y  constant_sensor_data_0/mag_stack\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/dqml_RNO_4/A  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO_2/C  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  write_address_traversal_0/current_count_c20_2/B  write_address_traversal_0/current_count_c20_2/Y  write_address_traversal_0/current_count_c20/C  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_1/A  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_129/B  constant_sensor_data_0/un3_mag_data_I_129/Y  constant_sensor_data_0/un3_mag_data_I_130/A  constant_sensor_data_0/un3_mag_data_I_130/Y  constant_sensor_data_0/un3_mag_data_I_131/A  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/dqml_RNO_3/S  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[12\]/CLK  constant_sensor_data_0/g_data\[12\]/Q  constant_sensor_data_0/un3_g_data_I_41/A  constant_sensor_data_0/un3_g_data_I_41/Y  constant_sensor_data_0/un3_g_data_I_44/B  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[7\]/CLK  constant_sensor_data_0/g_data\[7\]/Q  constant_sensor_data_0/un3_g_data_I_21/B  constant_sensor_data_0/un3_g_data_I_21/Y  constant_sensor_data_0/un3_g_data_I_24/C  constant_sensor_data_0/un3_g_data_I_24/Y  constant_sensor_data_0/un3_g_data_I_25/B  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_c21/B  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNO_1\[0\]/B  sdram_interface_0/read_counter_RNO_1\[0\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/A  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/C  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_cycle_RNO/B  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  write_address_traversal_0/current_count_c20_2/A  write_address_traversal_0/current_count_c20_2/Y  write_address_traversal_0/current_count_c20/C  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_16/A  constant_sensor_data_0/un3_g_data_I_16/Y  constant_sensor_data_0/un3_g_data_I_17/A  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/g_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_19/A  constant_sensor_data_0/un3_g_data_I_19/Y  constant_sensor_data_0/un3_g_data_I_20/A  constant_sensor_data_0/un3_g_data_I_20/Y  constant_sensor_data_0/g_data\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_22/A  constant_sensor_data_0/un3_g_data_I_22/Y  constant_sensor_data_0/un3_g_data_I_23/A  constant_sensor_data_0/un3_g_data_I_23/Y  constant_sensor_data_0/g_data\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_10/B  constant_sensor_data_0/un3_g_data_I_10/Y  constant_sensor_data_0/un3_g_data_I_13/A  constant_sensor_data_0/un3_g_data_I_13/Y  constant_sensor_data_0/un3_g_data_I_14/A  constant_sensor_data_0/un3_g_data_I_14/Y  constant_sensor_data_0/g_data\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c2/B  write_address_traversal_0/current_count_c2/Y  write_address_traversal_0/current_count_n3/A  write_address_traversal_0/current_count_n3/Y  write_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_13/A  constant_sensor_data_0/un5_g_counter_1_I_13/Y  constant_sensor_data_0/un5_g_counter_1_I_14/A  constant_sensor_data_0/un5_g_counter_1_I_14/Y  constant_sensor_data_0/g_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_19/A  constant_sensor_data_0/un5_g_counter_1_I_19/Y  constant_sensor_data_0/un5_g_counter_1_I_20/A  constant_sensor_data_0/un5_g_counter_1_I_20/Y  constant_sensor_data_0/g_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_10/B  constant_sensor_data_0/un5_g_counter_1_I_10/Y  constant_sensor_data_0/un5_g_counter_1_I_22/A  constant_sensor_data_0/un5_g_counter_1_I_22/Y  constant_sensor_data_0/un5_g_counter_1_I_23/A  constant_sensor_data_0/un5_g_counter_1_I_23/Y  constant_sensor_data_0/g_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[13\]/CLK  constant_sensor_data_0/g_data\[13\]/Q  constant_sensor_data_0/un3_g_data_I_41/B  constant_sensor_data_0/un3_g_data_I_41/Y  constant_sensor_data_0/un3_g_data_I_44/B  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/read_prev_RNISGTC8A/A  memory_controller_0/read_prev_RNISGTC8A/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_18/B  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_22/B  constant_sensor_data_0/un3_g_data_I_22/Y  constant_sensor_data_0/un3_g_data_I_23/A  constant_sensor_data_0/un3_g_data_I_23/Y  constant_sensor_data_0/g_data\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_18/B  constant_sensor_data_0/un3_g_data_I_18/Y  constant_sensor_data_0/un3_g_data_I_19/B  constant_sensor_data_0/un3_g_data_I_19/Y  constant_sensor_data_0/un3_g_data_I_20/A  constant_sensor_data_0/un3_g_data_I_20/Y  constant_sensor_data_0/g_data\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/dqml_RNO_1/C  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_c13_0/B  read_address_traversal_0/current_count_c13_0/Y  read_address_traversal_0/current_count_c13/A  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  constant_sensor_data_0/un3_mag_data_I_50/B  constant_sensor_data_0/un3_mag_data_I_50/Y  constant_sensor_data_0/un3_mag_data_I_52/C  constant_sensor_data_0/un3_mag_data_I_52/Y  constant_sensor_data_0/un3_mag_data_I_53/A  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_39/B  constant_sensor_data_0/un3_g_data_I_39/Y  constant_sensor_data_0/un3_g_data_I_40/A  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/g_data\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_42/B  constant_sensor_data_0/un3_g_data_I_42/Y  constant_sensor_data_0/un3_g_data_I_43/A  constant_sensor_data_0/un3_g_data_I_43/Y  constant_sensor_data_0/g_data\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_36/B  constant_sensor_data_0/un3_g_data_I_36/Y  constant_sensor_data_0/un3_g_data_I_37/A  constant_sensor_data_0/un3_g_data_I_37/Y  constant_sensor_data_0/g_data\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  write_address_traversal_0/current_count_c17/C  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n5/A  read_address_traversal_0/current_count_n5/Y  read_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_34/A  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_33/A  constant_sensor_data_0/un3_g_data_I_33/Y  constant_sensor_data_0/un3_g_data_I_34/A  constant_sensor_data_0/un3_g_data_I_34/Y  constant_sensor_data_0/un3_g_data_I_35/A  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/geiger_stack\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c18/A  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[14\]/CLK  constant_sensor_data_0/g_data\[14\]/Q  constant_sensor_data_0/un3_g_data_I_41/C  constant_sensor_data_0/un3_g_data_I_41/Y  constant_sensor_data_0/un3_g_data_I_44/B  constant_sensor_data_0/un3_g_data_I_44/Y  constant_sensor_data_0/un3_g_data_I_45/B  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_18/B  constant_sensor_data_0/un5_g_counter_1_I_18/Y  constant_sensor_data_0/un5_g_counter_1_I_22/B  constant_sensor_data_0/un5_g_counter_1_I_22/Y  constant_sensor_data_0/un5_g_counter_1_I_23/A  constant_sensor_data_0/un5_g_counter_1_I_23/Y  constant_sensor_data_0/g_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_18/B  constant_sensor_data_0/un5_g_counter_1_I_18/Y  constant_sensor_data_0/un5_g_counter_1_I_19/B  constant_sensor_data_0/un5_g_counter_1_I_19/Y  constant_sensor_data_0/un5_g_counter_1_I_20/A  constant_sensor_data_0/un5_g_counter_1_I_20/Y  constant_sensor_data_0/g_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_c13_0/A  read_address_traversal_0/current_count_c13_0/Y  read_address_traversal_0/current_count_c13/A  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n15/B  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[1\]/CLK  memory_controller_0/geig_buffer\[1\]/Q  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/A  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/Y  memory_controller_0/geig_buffer_RNITASNC2\[1\]/A  memory_controller_0/geig_buffer_RNITASNC2\[1\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/A  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[64\]/CLK  memory_controller_0/geig_buffer\[64\]/Q  memory_controller_0/geig_buffer_RNIT3R54\[64\]/A  memory_controller_0/geig_buffer_RNIT3R54\[64\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/A  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[66\]/CLK  memory_controller_0/geig_buffer\[66\]/Q  memory_controller_0/geig_buffer_RNIV5R54\[66\]/A  memory_controller_0/geig_buffer_RNIV5R54\[66\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/A  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[68\]/CLK  memory_controller_0/geig_buffer\[68\]/Q  memory_controller_0/geig_buffer_RNI18R54\[68\]/A  memory_controller_0/geig_buffer_RNI18R54\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/A  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[70\]/CLK  memory_controller_0/geig_buffer\[70\]/Q  memory_controller_0/geig_buffer_RNIQ1S54\[70\]/A  memory_controller_0/geig_buffer_RNIQ1S54\[70\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/A  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[72\]/CLK  memory_controller_0/geig_buffer\[72\]/Q  memory_controller_0/geig_buffer_RNIS3S54\[72\]/A  memory_controller_0/geig_buffer_RNIS3S54\[72\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/A  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[74\]/CLK  memory_controller_0/geig_buffer\[74\]/Q  memory_controller_0/geig_buffer_RNIU5S54\[74\]/A  memory_controller_0/geig_buffer_RNIU5S54\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/A  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[76\]/CLK  memory_controller_0/geig_buffer\[76\]/Q  memory_controller_0/geig_buffer_RNI08S54\[76\]/A  memory_controller_0/geig_buffer_RNI08S54\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/A  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[78\]/CLK  memory_controller_0/geig_buffer\[78\]/Q  memory_controller_0/geig_buffer_RNI2AS54\[78\]/A  memory_controller_0/geig_buffer_RNI2AS54\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/A  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  constant_sensor_data_0/un3_mag_data_I_75/C  constant_sensor_data_0/un3_mag_data_I_75/Y  constant_sensor_data_0/un3_mag_data_I_76/C  constant_sensor_data_0/un3_mag_data_I_76/Y  constant_sensor_data_0/un3_mag_data_I_77/A  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[64\]/CLK  memory_controller_0/mag_buffer\[64\]/Q  memory_controller_0/mag_buffer_RNIJONH42\[64\]/A  memory_controller_0/mag_buffer_RNIJONH42\[64\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/B  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[66\]/CLK  memory_controller_0/mag_buffer\[66\]/Q  memory_controller_0/mag_buffer_RNINSNH42\[66\]/A  memory_controller_0/mag_buffer_RNINSNH42\[66\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/B  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[68\]/CLK  memory_controller_0/mag_buffer\[68\]/Q  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/A  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/B  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[70\]/CLK  memory_controller_0/mag_buffer\[70\]/Q  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/A  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/B  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[72\]/CLK  memory_controller_0/mag_buffer\[72\]/Q  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/A  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/B  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[74\]/CLK  memory_controller_0/mag_buffer\[74\]/Q  memory_controller_0/mag_buffer_RNILSPH42\[74\]/A  memory_controller_0/mag_buffer_RNILSPH42\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/B  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[76\]/CLK  memory_controller_0/mag_buffer\[76\]/Q  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/A  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/B  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[78\]/CLK  memory_controller_0/mag_buffer\[78\]/Q  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/A  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/B  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/B  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  constant_sensor_data_0/un3_mag_data_I_63/B  constant_sensor_data_0/un3_mag_data_I_63/Y  constant_sensor_data_0/un3_mag_data_I_64/C  constant_sensor_data_0/un3_mag_data_I_64/Y  constant_sensor_data_0/un3_mag_data_I_65/A  constant_sensor_data_0/un3_mag_data_I_65/Y  constant_sensor_data_0/mag_stack\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  constant_sensor_data_0/un3_mag_data_I_66/B  constant_sensor_data_0/un3_mag_data_I_66/Y  constant_sensor_data_0/un3_mag_data_I_69/C  constant_sensor_data_0/un3_mag_data_I_69/Y  constant_sensor_data_0/un3_mag_data_I_70/A  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[0\]/CLK  memory_controller_0/geig_buffer\[0\]/Q  memory_controller_0/geig_buffer_RNI396H4\[0\]/A  memory_controller_0/geig_buffer_RNI396H4\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/A  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[2\]/CLK  memory_controller_0/geig_buffer\[2\]/Q  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/A  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/A  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[6\]/CLK  memory_controller_0/geig_buffer\[6\]/Q  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/A  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/A  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[8\]/CLK  memory_controller_0/geig_buffer\[8\]/Q  memory_controller_0/geig_buffer_RNIJP6H4\[8\]/A  memory_controller_0/geig_buffer_RNIJP6H4\[8\]/Y  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/A  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/A  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[9\]/CLK  memory_controller_0/geig_buffer\[9\]/Q  memory_controller_0/geig_buffer_RNILR6H4\[9\]/A  memory_controller_0/geig_buffer_RNILR6H4\[9\]/Y  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/A  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/A  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[10\]/CLK  memory_controller_0/geig_buffer\[10\]/Q  memory_controller_0/geig_buffer_RNI5LE44\[10\]/A  memory_controller_0/geig_buffer_RNI5LE44\[10\]/Y  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/A  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/A  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[11\]/CLK  memory_controller_0/geig_buffer\[11\]/Q  memory_controller_0/geig_buffer_RNI7NE44\[11\]/A  memory_controller_0/geig_buffer_RNI7NE44\[11\]/Y  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/A  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/A  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[12\]/CLK  memory_controller_0/geig_buffer\[12\]/Q  memory_controller_0/geig_buffer_RNI9PE44\[12\]/A  memory_controller_0/geig_buffer_RNI9PE44\[12\]/Y  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/A  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/A  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[13\]/CLK  memory_controller_0/geig_buffer\[13\]/Q  memory_controller_0/geig_buffer_RNIBRE44\[13\]/A  memory_controller_0/geig_buffer_RNIBRE44\[13\]/Y  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/A  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/A  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[14\]/CLK  memory_controller_0/geig_buffer\[14\]/Q  memory_controller_0/geig_buffer_RNIDTE44\[14\]/A  memory_controller_0/geig_buffer_RNIDTE44\[14\]/Y  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/A  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/A  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[15\]/CLK  memory_controller_0/geig_buffer\[15\]/Q  memory_controller_0/geig_buffer_RNIFVE44\[15\]/A  memory_controller_0/geig_buffer_RNIFVE44\[15\]/Y  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/A  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/A  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[16\]/CLK  memory_controller_0/geig_buffer\[16\]/Q  memory_controller_0/geig_buffer_RNIH1F44\[16\]/A  memory_controller_0/geig_buffer_RNIH1F44\[16\]/Y  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/A  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/A  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[17\]/CLK  memory_controller_0/geig_buffer\[17\]/Q  memory_controller_0/geig_buffer_RNIJ3F44\[17\]/A  memory_controller_0/geig_buffer_RNIJ3F44\[17\]/Y  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/A  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/A  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[18\]/CLK  memory_controller_0/geig_buffer\[18\]/Q  memory_controller_0/geig_buffer_RNIL5F44\[18\]/A  memory_controller_0/geig_buffer_RNIL5F44\[18\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/A  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[19\]/CLK  memory_controller_0/geig_buffer\[19\]/Q  memory_controller_0/geig_buffer_RNIN7F44\[19\]/A  memory_controller_0/geig_buffer_RNIN7F44\[19\]/Y  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/A  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/A  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[20\]/CLK  memory_controller_0/geig_buffer\[20\]/Q  memory_controller_0/geig_buffer_RNI7PG44\[20\]/A  memory_controller_0/geig_buffer_RNI7PG44\[20\]/Y  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/A  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/A  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[21\]/CLK  memory_controller_0/geig_buffer\[21\]/Q  memory_controller_0/geig_buffer_RNI9RG44\[21\]/A  memory_controller_0/geig_buffer_RNI9RG44\[21\]/Y  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/A  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/A  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[22\]/CLK  memory_controller_0/geig_buffer\[22\]/Q  memory_controller_0/geig_buffer_RNIBTG44\[22\]/A  memory_controller_0/geig_buffer_RNIBTG44\[22\]/Y  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/A  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/A  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[23\]/CLK  memory_controller_0/geig_buffer\[23\]/Q  memory_controller_0/geig_buffer_RNIDVG44\[23\]/A  memory_controller_0/geig_buffer_RNIDVG44\[23\]/Y  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/A  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/A  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[24\]/CLK  memory_controller_0/geig_buffer\[24\]/Q  memory_controller_0/geig_buffer_RNIF1H44\[24\]/A  memory_controller_0/geig_buffer_RNIF1H44\[24\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/A  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[25\]/CLK  memory_controller_0/geig_buffer\[25\]/Q  memory_controller_0/geig_buffer_RNIH3H44\[25\]/A  memory_controller_0/geig_buffer_RNIH3H44\[25\]/Y  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/A  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/A  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[26\]/CLK  memory_controller_0/geig_buffer\[26\]/Q  memory_controller_0/geig_buffer_RNIJ5H44\[26\]/A  memory_controller_0/geig_buffer_RNIJ5H44\[26\]/Y  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/A  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/A  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[27\]/CLK  memory_controller_0/geig_buffer\[27\]/Q  memory_controller_0/geig_buffer_RNIL7H44\[27\]/A  memory_controller_0/geig_buffer_RNIL7H44\[27\]/Y  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/A  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/A  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[28\]/CLK  memory_controller_0/geig_buffer\[28\]/Q  memory_controller_0/geig_buffer_RNIN9H44\[28\]/A  memory_controller_0/geig_buffer_RNIN9H44\[28\]/Y  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/A  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/A  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[29\]/CLK  memory_controller_0/geig_buffer\[29\]/Q  memory_controller_0/geig_buffer_RNIPBH44\[29\]/A  memory_controller_0/geig_buffer_RNIPBH44\[29\]/Y  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/A  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/Y  memory_controller_0/data_buffer_RNITKTV79\[29\]/A  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[30\]/CLK  memory_controller_0/geig_buffer\[30\]/Q  memory_controller_0/geig_buffer_RNI9TI44\[30\]/A  memory_controller_0/geig_buffer_RNI9TI44\[30\]/Y  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/A  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/Y  memory_controller_0/data_buffer_RNILG1089\[30\]/A  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[31\]/CLK  memory_controller_0/geig_buffer\[31\]/Q  memory_controller_0/geig_buffer_RNIBVI44\[31\]/A  memory_controller_0/geig_buffer_RNIBVI44\[31\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/A  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[32\]/CLK  memory_controller_0/geig_buffer\[32\]/Q  memory_controller_0/geig_buffer_RNID1J44\[32\]/A  memory_controller_0/geig_buffer_RNID1J44\[32\]/Y  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/A  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/A  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[33\]/CLK  memory_controller_0/geig_buffer\[33\]/Q  memory_controller_0/geig_buffer_RNIF3J44\[33\]/A  memory_controller_0/geig_buffer_RNIF3J44\[33\]/Y  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/A  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/A  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[34\]/CLK  memory_controller_0/geig_buffer\[34\]/Q  memory_controller_0/geig_buffer_RNIH5J44\[34\]/A  memory_controller_0/geig_buffer_RNIH5J44\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/A  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[35\]/CLK  memory_controller_0/geig_buffer\[35\]/Q  memory_controller_0/geig_buffer_RNIJ7J44\[35\]/A  memory_controller_0/geig_buffer_RNIJ7J44\[35\]/Y  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/A  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/A  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[36\]/CLK  memory_controller_0/geig_buffer\[36\]/Q  memory_controller_0/geig_buffer_RNIL9J44\[36\]/A  memory_controller_0/geig_buffer_RNIL9J44\[36\]/Y  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/A  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/A  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[37\]/CLK  memory_controller_0/geig_buffer\[37\]/Q  memory_controller_0/geig_buffer_RNINBJ44\[37\]/A  memory_controller_0/geig_buffer_RNINBJ44\[37\]/Y  memory_controller_0/mag_buffer_RNI220DH4\[37\]/A  memory_controller_0/mag_buffer_RNI220DH4\[37\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/A  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[38\]/CLK  memory_controller_0/geig_buffer\[38\]/Q  memory_controller_0/geig_buffer_RNIPDJ44\[38\]/A  memory_controller_0/geig_buffer_RNIPDJ44\[38\]/Y  memory_controller_0/mag_buffer_RNI660DH4\[38\]/A  memory_controller_0/mag_buffer_RNI660DH4\[38\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/A  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[39\]/CLK  memory_controller_0/geig_buffer\[39\]/Q  memory_controller_0/geig_buffer_RNIRFJ44\[39\]/A  memory_controller_0/geig_buffer_RNIRFJ44\[39\]/Y  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/A  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/A  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[40\]/CLK  memory_controller_0/geig_buffer\[40\]/Q  memory_controller_0/geig_buffer_RNIB1L44\[40\]/A  memory_controller_0/geig_buffer_RNIB1L44\[40\]/Y  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/A  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/A  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[41\]/CLK  memory_controller_0/geig_buffer\[41\]/Q  memory_controller_0/geig_buffer_RNID3L44\[41\]/A  memory_controller_0/geig_buffer_RNID3L44\[41\]/Y  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/A  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/A  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[42\]/CLK  memory_controller_0/geig_buffer\[42\]/Q  memory_controller_0/geig_buffer_RNIF5L44\[42\]/A  memory_controller_0/geig_buffer_RNIF5L44\[42\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/A  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[43\]/CLK  memory_controller_0/geig_buffer\[43\]/Q  memory_controller_0/geig_buffer_RNIH7L44\[43\]/A  memory_controller_0/geig_buffer_RNIH7L44\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/A  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[44\]/CLK  memory_controller_0/geig_buffer\[44\]/Q  memory_controller_0/geig_buffer_RNIJ9L44\[44\]/A  memory_controller_0/geig_buffer_RNIJ9L44\[44\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/A  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[45\]/CLK  memory_controller_0/geig_buffer\[45\]/Q  memory_controller_0/geig_buffer_RNILBL44\[45\]/A  memory_controller_0/geig_buffer_RNILBL44\[45\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/A  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[46\]/CLK  memory_controller_0/geig_buffer\[46\]/Q  memory_controller_0/geig_buffer_RNINDL44\[46\]/A  memory_controller_0/geig_buffer_RNINDL44\[46\]/Y  memory_controller_0/mag_buffer_RNI264DH4\[46\]/A  memory_controller_0/mag_buffer_RNI264DH4\[46\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/A  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[47\]/CLK  memory_controller_0/geig_buffer\[47\]/Q  memory_controller_0/geig_buffer_RNIPFL44\[47\]/A  memory_controller_0/geig_buffer_RNIPFL44\[47\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/A  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[48\]/CLK  memory_controller_0/geig_buffer\[48\]/Q  memory_controller_0/geig_buffer_RNIRHL44\[48\]/A  memory_controller_0/geig_buffer_RNIRHL44\[48\]/Y  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/A  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/A  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[50\]/CLK  memory_controller_0/geig_buffer\[50\]/Q  memory_controller_0/geig_buffer_RNIM0LE4\[50\]/A  memory_controller_0/geig_buffer_RNIM0LE4\[50\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/A  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[52\]/CLK  memory_controller_0/geig_buffer\[52\]/Q  memory_controller_0/geig_buffer_RNIO2LE4\[52\]/A  memory_controller_0/geig_buffer_RNIO2LE4\[52\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/A  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[54\]/CLK  memory_controller_0/geig_buffer\[54\]/Q  memory_controller_0/geig_buffer_RNIQ4LE4\[54\]/A  memory_controller_0/geig_buffer_RNIQ4LE4\[54\]/Y  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/A  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/A  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[56\]/CLK  memory_controller_0/geig_buffer\[56\]/Q  memory_controller_0/geig_buffer_RNIS6LE4\[56\]/A  memory_controller_0/geig_buffer_RNIS6LE4\[56\]/Y  memory_controller_0/mag_buffer_RNI936NH4\[56\]/A  memory_controller_0/mag_buffer_RNI936NH4\[56\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/A  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[58\]/CLK  memory_controller_0/geig_buffer\[58\]/Q  memory_controller_0/geig_buffer_RNIU8LE4\[58\]/A  memory_controller_0/geig_buffer_RNIU8LE4\[58\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/A  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[60\]/CLK  memory_controller_0/geig_buffer\[60\]/Q  memory_controller_0/geig_buffer_RNIPVQ54\[60\]/A  memory_controller_0/geig_buffer_RNIPVQ54\[60\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/A  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[62\]/CLK  memory_controller_0/geig_buffer\[62\]/Q  memory_controller_0/geig_buffer_RNIR1R54\[62\]/A  memory_controller_0/geig_buffer_RNIR1R54\[62\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/A  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  constant_sensor_data_0/un3_mag_data_I_21/B  constant_sensor_data_0/un3_mag_data_I_21/Y  constant_sensor_data_0/un3_mag_data_I_22/C  constant_sensor_data_0/un3_mag_data_I_22/Y  constant_sensor_data_0/un3_mag_data_I_23/A  constant_sensor_data_0/un3_mag_data_I_23/Y  constant_sensor_data_0/mag_stack\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  constant_sensor_data_0/un3_mag_data_I_117/B  constant_sensor_data_0/un3_mag_data_I_117/Y  constant_sensor_data_0/un3_mag_data_I_118/C  constant_sensor_data_0/un3_mag_data_I_118/Y  constant_sensor_data_0/un3_mag_data_I_119/A  constant_sensor_data_0/un3_mag_data_I_119/Y  constant_sensor_data_0/mag_stack\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_15/B  constant_sensor_data_0/un3_mag_data_I_15/Y  constant_sensor_data_0/un3_mag_data_I_16/B  constant_sensor_data_0/un3_mag_data_I_16/Y  constant_sensor_data_0/un3_mag_data_I_17/A  constant_sensor_data_0/un3_mag_data_I_17/Y  constant_sensor_data_0/mag_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_111/B  constant_sensor_data_0/un3_mag_data_I_111/Y  constant_sensor_data_0/un3_mag_data_I_112/B  constant_sensor_data_0/un3_mag_data_I_112/Y  constant_sensor_data_0/un3_mag_data_I_113/A  constant_sensor_data_0/un3_mag_data_I_113/Y  constant_sensor_data_0/mag_stack\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  constant_sensor_data_0/un3_mag_data_I_93/B  constant_sensor_data_0/un3_mag_data_I_93/Y  constant_sensor_data_0/un3_mag_data_I_94/C  constant_sensor_data_0/un3_mag_data_I_94/Y  constant_sensor_data_0/un3_mag_data_I_95/A  constant_sensor_data_0/un3_mag_data_I_95/Y  constant_sensor_data_0/mag_stack\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  constant_sensor_data_0/un3_mag_data_I_137/B  constant_sensor_data_0/un3_mag_data_I_137/Y  constant_sensor_data_0/un3_mag_data_I_138/C  constant_sensor_data_0/un3_mag_data_I_138/Y  constant_sensor_data_0/un3_mag_data_I_139/A  constant_sensor_data_0/un3_mag_data_I_139/Y  constant_sensor_data_0/mag_stack\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[0\]/CLK  memory_controller_0/mag_buffer\[0\]/Q  memory_controller_0/mag_buffer_RNIVK0G42\[0\]/A  memory_controller_0/mag_buffer_RNIVK0G42\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/B  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[2\]/CLK  memory_controller_0/mag_buffer\[2\]/Q  memory_controller_0/mag_buffer_RNI1N0G42\[2\]/A  memory_controller_0/mag_buffer_RNI1N0G42\[2\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/B  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNI5R0G42\[6\]/A  memory_controller_0/mag_buffer_RNI5R0G42\[6\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/B  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[8\]/CLK  memory_controller_0/mag_buffer\[8\]/Q  memory_controller_0/mag_buffer_RNIF51G42\[8\]/A  memory_controller_0/mag_buffer_RNIF51G42\[8\]/Y  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/B  memory_controller_0/mag_buffer_RNIQ23OH4\[8\]/Y  memory_controller_0/data_buffer_RNIU7EA89\[8\]/A  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[9\]/CLK  memory_controller_0/mag_buffer\[9\]/Q  memory_controller_0/mag_buffer_RNIH71G42\[9\]/A  memory_controller_0/mag_buffer_RNIH71G42\[9\]/Y  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/B  memory_controller_0/mag_buffer_RNIU63OH4\[9\]/Y  memory_controller_0/data_buffer_RNI3DEA89\[9\]/A  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[10\]/CLK  memory_controller_0/mag_buffer\[10\]/Q  memory_controller_0/mag_buffer_RNI1SCH42\[10\]/A  memory_controller_0/mag_buffer_RNI1SCH42\[10\]/Y  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/B  memory_controller_0/mag_buffer_RNIUKMCH4\[10\]/Y  memory_controller_0/data_buffer_RNIBSMV79\[10\]/A  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[11\]/CLK  memory_controller_0/mag_buffer\[11\]/Q  memory_controller_0/mag_buffer_RNI3UCH42\[11\]/A  memory_controller_0/mag_buffer_RNI3UCH42\[11\]/Y  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/B  memory_controller_0/mag_buffer_RNI2PMCH4\[11\]/Y  memory_controller_0/data_buffer_RNIG1NV79\[11\]/A  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[12\]/CLK  memory_controller_0/mag_buffer\[12\]/Q  memory_controller_0/mag_buffer_RNI50DH42\[12\]/A  memory_controller_0/mag_buffer_RNI50DH42\[12\]/Y  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/B  memory_controller_0/mag_buffer_RNI6TMCH4\[12\]/Y  memory_controller_0/data_buffer_RNIL6NV79\[12\]/A  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[13\]/CLK  memory_controller_0/mag_buffer\[13\]/Q  memory_controller_0/mag_buffer_RNI72DH42\[13\]/A  memory_controller_0/mag_buffer_RNI72DH42\[13\]/Y  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/B  memory_controller_0/mag_buffer_RNIA1NCH4\[13\]/Y  memory_controller_0/data_buffer_RNIQBNV79\[13\]/A  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[14\]/CLK  memory_controller_0/mag_buffer\[14\]/Q  memory_controller_0/mag_buffer_RNI94DH42\[14\]/A  memory_controller_0/mag_buffer_RNI94DH42\[14\]/Y  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/B  memory_controller_0/mag_buffer_RNIE5NCH4\[14\]/Y  memory_controller_0/data_buffer_RNIVGNV79\[14\]/A  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[15\]/CLK  memory_controller_0/mag_buffer\[15\]/Q  memory_controller_0/mag_buffer_RNIB6DH42\[15\]/A  memory_controller_0/mag_buffer_RNIB6DH42\[15\]/Y  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/B  memory_controller_0/mag_buffer_RNII9NCH4\[15\]/Y  memory_controller_0/data_buffer_RNI4MNV79\[15\]/A  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[16\]/CLK  memory_controller_0/mag_buffer\[16\]/Q  memory_controller_0/mag_buffer_RNID8DH42\[16\]/A  memory_controller_0/mag_buffer_RNID8DH42\[16\]/Y  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/B  memory_controller_0/mag_buffer_RNIMDNCH4\[16\]/Y  memory_controller_0/data_buffer_RNI9RNV79\[16\]/A  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[17\]/CLK  memory_controller_0/mag_buffer\[17\]/Q  memory_controller_0/mag_buffer_RNIFADH42\[17\]/A  memory_controller_0/mag_buffer_RNIFADH42\[17\]/Y  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/B  memory_controller_0/mag_buffer_RNIQHNCH4\[17\]/Y  memory_controller_0/data_buffer_RNIE0OV79\[17\]/A  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[18\]/CLK  memory_controller_0/mag_buffer\[18\]/Q  memory_controller_0/mag_buffer_RNIHCDH42\[18\]/A  memory_controller_0/mag_buffer_RNIHCDH42\[18\]/Y  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/B  memory_controller_0/mag_buffer_RNIULNCH4\[18\]/Y  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/A  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[19\]/CLK  memory_controller_0/mag_buffer\[19\]/Q  memory_controller_0/mag_buffer_RNIJEDH42\[19\]/A  memory_controller_0/mag_buffer_RNIJEDH42\[19\]/Y  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/B  memory_controller_0/mag_buffer_RNI2QNCH4\[19\]/Y  memory_controller_0/data_buffer_RNIOAOV79\[19\]/A  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[20\]/CLK  memory_controller_0/mag_buffer\[20\]/Q  memory_controller_0/mag_buffer_RNI30FH42\[20\]/A  memory_controller_0/mag_buffer_RNI30FH42\[20\]/Y  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/B  memory_controller_0/mag_buffer_RNI2TQCH4\[20\]/Y  memory_controller_0/data_buffer_RNIG6SV79\[20\]/A  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[21\]/CLK  memory_controller_0/mag_buffer\[21\]/Q  memory_controller_0/mag_buffer_RNI52FH42\[21\]/A  memory_controller_0/mag_buffer_RNI52FH42\[21\]/Y  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/B  memory_controller_0/mag_buffer_RNI61RCH4\[21\]/Y  memory_controller_0/data_buffer_RNILBSV79\[21\]/A  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[22\]/CLK  memory_controller_0/mag_buffer\[22\]/Q  memory_controller_0/mag_buffer_RNI74FH42\[22\]/A  memory_controller_0/mag_buffer_RNI74FH42\[22\]/Y  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/B  memory_controller_0/mag_buffer_RNIA5RCH4\[22\]/Y  memory_controller_0/data_buffer_RNIQGSV79\[22\]/A  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[23\]/CLK  memory_controller_0/mag_buffer\[23\]/Q  memory_controller_0/mag_buffer_RNI96FH42\[23\]/A  memory_controller_0/mag_buffer_RNI96FH42\[23\]/Y  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/B  memory_controller_0/mag_buffer_RNIE9RCH4\[23\]/Y  memory_controller_0/data_buffer_RNIVLSV79\[23\]/A  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[24\]/CLK  memory_controller_0/mag_buffer\[24\]/Q  memory_controller_0/mag_buffer_RNIB8FH42\[24\]/A  memory_controller_0/mag_buffer_RNIB8FH42\[24\]/Y  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/B  memory_controller_0/mag_buffer_RNIIDRCH4\[24\]/Y  memory_controller_0/data_buffer_RNI4RSV79\[24\]/A  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[25\]/CLK  memory_controller_0/mag_buffer\[25\]/Q  memory_controller_0/mag_buffer_RNIDAFH42\[25\]/A  memory_controller_0/mag_buffer_RNIDAFH42\[25\]/Y  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/B  memory_controller_0/mag_buffer_RNIMHRCH4\[25\]/Y  memory_controller_0/data_buffer_RNI90TV79\[25\]/A  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[26\]/CLK  memory_controller_0/mag_buffer\[26\]/Q  memory_controller_0/mag_buffer_RNIFCFH42\[26\]/A  memory_controller_0/mag_buffer_RNIFCFH42\[26\]/Y  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/B  memory_controller_0/mag_buffer_RNIQLRCH4\[26\]/Y  memory_controller_0/data_buffer_RNIE5TV79\[26\]/A  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[27\]/CLK  memory_controller_0/mag_buffer\[27\]/Q  memory_controller_0/mag_buffer_RNIHEFH42\[27\]/A  memory_controller_0/mag_buffer_RNIHEFH42\[27\]/Y  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/B  memory_controller_0/mag_buffer_RNIUPRCH4\[27\]/Y  memory_controller_0/data_buffer_RNIJATV79\[27\]/A  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[28\]/CLK  memory_controller_0/mag_buffer\[28\]/Q  memory_controller_0/mag_buffer_RNIJGFH42\[28\]/A  memory_controller_0/mag_buffer_RNIJGFH42\[28\]/Y  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/B  memory_controller_0/mag_buffer_RNI2URCH4\[28\]/Y  memory_controller_0/data_buffer_RNIOFTV79\[28\]/A  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[29\]/CLK  memory_controller_0/mag_buffer\[29\]/Q  memory_controller_0/mag_buffer_RNILIFH42\[29\]/A  memory_controller_0/mag_buffer_RNILIFH42\[29\]/Y  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/B  memory_controller_0/mag_buffer_RNI62SCH4\[29\]/Y  memory_controller_0/data_buffer_RNITKTV79\[29\]/A  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[30\]/CLK  memory_controller_0/mag_buffer\[30\]/Q  memory_controller_0/mag_buffer_RNI54HH42\[30\]/A  memory_controller_0/mag_buffer_RNI54HH42\[30\]/Y  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/B  memory_controller_0/mag_buffer_RNI65VCH4\[30\]/Y  memory_controller_0/data_buffer_RNILG1089\[30\]/A  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[31\]/CLK  memory_controller_0/mag_buffer\[31\]/Q  memory_controller_0/mag_buffer_RNI76HH42\[31\]/A  memory_controller_0/mag_buffer_RNI76HH42\[31\]/Y  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/B  memory_controller_0/mag_buffer_RNIA9VCH4\[31\]/Y  memory_controller_0/data_buffer_RNIQL1089\[31\]/A  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[32\]/CLK  memory_controller_0/mag_buffer\[32\]/Q  memory_controller_0/mag_buffer_RNI98HH42\[32\]/A  memory_controller_0/mag_buffer_RNI98HH42\[32\]/Y  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/B  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/A  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[33\]/CLK  memory_controller_0/mag_buffer\[33\]/Q  memory_controller_0/mag_buffer_RNIBAHH42\[33\]/A  memory_controller_0/mag_buffer_RNIBAHH42\[33\]/Y  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/B  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/A  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[34\]/CLK  memory_controller_0/mag_buffer\[34\]/Q  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/A  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/B  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[35\]/CLK  memory_controller_0/mag_buffer\[35\]/Q  memory_controller_0/mag_buffer_RNIFEHH42\[35\]/A  memory_controller_0/mag_buffer_RNIFEHH42\[35\]/Y  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/B  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/A  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[36\]/CLK  memory_controller_0/mag_buffer\[36\]/Q  memory_controller_0/mag_buffer_RNIHGHH42\[36\]/A  memory_controller_0/mag_buffer_RNIHGHH42\[36\]/Y  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/B  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/A  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[37\]/CLK  memory_controller_0/mag_buffer\[37\]/Q  memory_controller_0/mag_buffer_RNIJIHH42\[37\]/A  memory_controller_0/mag_buffer_RNIJIHH42\[37\]/Y  memory_controller_0/mag_buffer_RNI220DH4\[37\]/B  memory_controller_0/mag_buffer_RNI220DH4\[37\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/A  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[38\]/CLK  memory_controller_0/mag_buffer\[38\]/Q  memory_controller_0/mag_buffer_RNILKHH42\[38\]/A  memory_controller_0/mag_buffer_RNILKHH42\[38\]/Y  memory_controller_0/mag_buffer_RNI660DH4\[38\]/B  memory_controller_0/mag_buffer_RNI660DH4\[38\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/A  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[39\]/CLK  memory_controller_0/mag_buffer\[39\]/Q  memory_controller_0/mag_buffer_RNINMHH42\[39\]/A  memory_controller_0/mag_buffer_RNINMHH42\[39\]/Y  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/B  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/A  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[40\]/CLK  memory_controller_0/mag_buffer\[40\]/Q  memory_controller_0/mag_buffer_RNI78JH42\[40\]/A  memory_controller_0/mag_buffer_RNI78JH42\[40\]/Y  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/B  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/A  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[41\]/CLK  memory_controller_0/mag_buffer\[41\]/Q  memory_controller_0/mag_buffer_RNI9AJH42\[41\]/A  memory_controller_0/mag_buffer_RNI9AJH42\[41\]/Y  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/B  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/A  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[42\]/CLK  memory_controller_0/mag_buffer\[42\]/Q  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/A  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/B  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[43\]/CLK  memory_controller_0/mag_buffer\[43\]/Q  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/A  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/B  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[44\]/CLK  memory_controller_0/mag_buffer\[44\]/Q  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/A  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/B  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[45\]/CLK  memory_controller_0/mag_buffer\[45\]/Q  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/A  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/B  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[46\]/CLK  memory_controller_0/mag_buffer\[46\]/Q  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/A  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/Y  memory_controller_0/mag_buffer_RNI264DH4\[46\]/B  memory_controller_0/mag_buffer_RNI264DH4\[46\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/A  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[47\]/CLK  memory_controller_0/mag_buffer\[47\]/Q  memory_controller_0/mag_buffer_RNILMJH42\[47\]/A  memory_controller_0/mag_buffer_RNILMJH42\[47\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/B  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[48\]/CLK  memory_controller_0/mag_buffer\[48\]/Q  memory_controller_0/mag_buffer_RNINOJH42\[48\]/A  memory_controller_0/mag_buffer_RNINOJH42\[48\]/Y  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/B  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/A  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[50\]/CLK  memory_controller_0/mag_buffer\[50\]/Q  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/A  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/B  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[52\]/CLK  memory_controller_0/mag_buffer\[52\]/Q  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/A  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/B  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[54\]/CLK  memory_controller_0/mag_buffer\[54\]/Q  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/A  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/Y  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/B  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/A  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[56\]/CLK  memory_controller_0/mag_buffer\[56\]/Q  memory_controller_0/mag_buffer_RNILOLH42\[56\]/A  memory_controller_0/mag_buffer_RNILOLH42\[56\]/Y  memory_controller_0/mag_buffer_RNI936NH4\[56\]/B  memory_controller_0/mag_buffer_RNI936NH4\[56\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/A  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[58\]/CLK  memory_controller_0/mag_buffer\[58\]/Q  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/A  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/B  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[60\]/CLK  memory_controller_0/mag_buffer\[60\]/Q  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/A  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/B  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[62\]/CLK  memory_controller_0/mag_buffer\[62\]/Q  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/A  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/B  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[0\]/CLK  sdram_interface_0/address\[0\]/Q  sdram_interface_0/address_RNO_5\[0\]/C  sdram_interface_0/address_RNO_5\[0\]/Y  sdram_interface_0/address_RNO_3\[0\]/C  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[1\]/CLK  sdram_interface_0/address\[1\]/Q  sdram_interface_0/address_RNO_5\[1\]/C  sdram_interface_0/address_RNO_5\[1\]/Y  sdram_interface_0/address_RNO_3\[1\]/C  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[2\]/CLK  sdram_interface_0/address\[2\]/Q  sdram_interface_0/address_RNO_5\[2\]/C  sdram_interface_0/address_RNO_5\[2\]/Y  sdram_interface_0/address_RNO_3\[2\]/C  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[3\]/CLK  sdram_interface_0/address\[3\]/Q  sdram_interface_0/address_RNO_5\[3\]/C  sdram_interface_0/address_RNO_5\[3\]/Y  sdram_interface_0/address_RNO_3\[3\]/C  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[4\]/CLK  sdram_interface_0/address\[4\]/Q  sdram_interface_0/address_RNO_5\[4\]/C  sdram_interface_0/address_RNO_5\[4\]/Y  sdram_interface_0/address_RNO_3\[4\]/C  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[6\]/CLK  sdram_interface_0/address\[6\]/Q  sdram_interface_0/address_RNO_5\[6\]/C  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[7\]/CLK  sdram_interface_0/address\[7\]/Q  sdram_interface_0/address_RNO_5\[7\]/C  sdram_interface_0/address_RNO_5\[7\]/Y  sdram_interface_0/address_RNO_3\[7\]/C  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[8\]/CLK  sdram_interface_0/address\[8\]/Q  sdram_interface_0/address_RNO_5\[8\]/C  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[65\]/CLK  memory_controller_0/mag_buffer\[65\]/Q  memory_controller_0/mag_buffer_RNILQNH42\[65\]/A  memory_controller_0/mag_buffer_RNILQNH42\[65\]/Y  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/A  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/A  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[67\]/CLK  memory_controller_0/mag_buffer\[67\]/Q  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/A  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/Y  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/A  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/A  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[69\]/CLK  memory_controller_0/mag_buffer\[69\]/Q  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/A  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/Y  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/A  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/A  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[71\]/CLK  memory_controller_0/mag_buffer\[71\]/Q  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/A  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/Y  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/A  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/A  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[73\]/CLK  memory_controller_0/mag_buffer\[73\]/Q  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/A  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/Y  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/A  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/A  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[75\]/CLK  memory_controller_0/mag_buffer\[75\]/Q  memory_controller_0/mag_buffer_RNINUPH42\[75\]/A  memory_controller_0/mag_buffer_RNINUPH42\[75\]/Y  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/A  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/A  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[77\]/CLK  memory_controller_0/mag_buffer\[77\]/Q  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/A  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/Y  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/A  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/A  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[79\]/CLK  memory_controller_0/mag_buffer\[79\]/Q  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/A  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/Y  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/A  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/A  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_66/C  constant_sensor_data_0/un3_mag_data_I_66/Y  constant_sensor_data_0/un3_mag_data_I_69/C  constant_sensor_data_0/un3_mag_data_I_69/Y  constant_sensor_data_0/un3_mag_data_I_70/A  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  constant_sensor_data_0/un3_mag_data_I_143/B  constant_sensor_data_0/un3_mag_data_I_143/Y  constant_sensor_data_0/un3_mag_data_I_144/C  constant_sensor_data_0/un3_mag_data_I_144/Y  constant_sensor_data_0/un3_mag_data_I_145/A  constant_sensor_data_0/un3_mag_data_I_145/Y  constant_sensor_data_0/mag_stack\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_38/B  constant_sensor_data_0/un3_mag_data_I_38/Y  constant_sensor_data_0/un3_mag_data_I_39/C  constant_sensor_data_0/un3_mag_data_I_39/Y  constant_sensor_data_0/un3_mag_data_I_40/A  constant_sensor_data_0/un3_mag_data_I_40/Y  constant_sensor_data_0/mag_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  constant_sensor_data_0/un3_mag_data_I_47/B  constant_sensor_data_0/un3_mag_data_I_47/Y  constant_sensor_data_0/un3_mag_data_I_48/C  constant_sensor_data_0/un3_mag_data_I_48/Y  constant_sensor_data_0/un3_mag_data_I_49/A  constant_sensor_data_0/un3_mag_data_I_49/Y  constant_sensor_data_0/mag_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_57/B  constant_sensor_data_0/un3_mag_data_I_57/Y  constant_sensor_data_0/un3_mag_data_I_58/C  constant_sensor_data_0/un3_mag_data_I_58/Y  constant_sensor_data_0/un3_mag_data_I_59/A  constant_sensor_data_0/un3_mag_data_I_59/Y  constant_sensor_data_0/mag_stack\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  constant_sensor_data_0/un3_mag_data_I_90/B  constant_sensor_data_0/un3_mag_data_I_90/Y  constant_sensor_data_0/un3_mag_data_I_91/C  constant_sensor_data_0/un3_mag_data_I_91/Y  constant_sensor_data_0/un3_mag_data_I_92/A  constant_sensor_data_0/un3_mag_data_I_92/Y  constant_sensor_data_0/mag_stack\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  constant_sensor_data_0/un3_mag_data_I_134/B  constant_sensor_data_0/un3_mag_data_I_134/Y  constant_sensor_data_0/un3_mag_data_I_135/C  constant_sensor_data_0/un3_mag_data_I_135/Y  constant_sensor_data_0/un3_mag_data_I_136/A  constant_sensor_data_0/un3_mag_data_I_136/Y  constant_sensor_data_0/mag_stack\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[3\]/CLK  memory_controller_0/mag_buffer\[3\]/Q  memory_controller_0/mag_buffer_RNI2O0G42\[3\]/A  memory_controller_0/mag_buffer_RNI2O0G42\[3\]/Y  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/A  memory_controller_0/mag_buffer_RNIQRR6D4\[3\]/Y  memory_controller_0/data_buffer_RNIPR6P39\[3\]/A  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[49\]/CLK  memory_controller_0/mag_buffer\[49\]/Q  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/A  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/Y  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/A  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/A  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[51\]/CLK  memory_controller_0/mag_buffer\[51\]/Q  memory_controller_0/mag_buffer_RNIBELH42\[51\]/A  memory_controller_0/mag_buffer_RNIBELH42\[51\]/Y  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/A  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/A  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[53\]/CLK  memory_controller_0/mag_buffer\[53\]/Q  memory_controller_0/mag_buffer_RNIFILH42\[53\]/A  memory_controller_0/mag_buffer_RNIFILH42\[53\]/Y  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/A  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/A  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[55\]/CLK  memory_controller_0/mag_buffer\[55\]/Q  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/A  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/Y  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/A  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/A  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[57\]/CLK  memory_controller_0/mag_buffer\[57\]/Q  memory_controller_0/mag_buffer_RNINQLH42\[57\]/A  memory_controller_0/mag_buffer_RNINQLH42\[57\]/Y  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/A  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/A  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[59\]/CLK  memory_controller_0/mag_buffer\[59\]/Q  memory_controller_0/mag_buffer_RNIRULH42\[59\]/A  memory_controller_0/mag_buffer_RNIRULH42\[59\]/Y  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/A  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/A  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[61\]/CLK  memory_controller_0/mag_buffer\[61\]/Q  memory_controller_0/mag_buffer_RNIDINH42\[61\]/A  memory_controller_0/mag_buffer_RNIDINH42\[61\]/Y  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/A  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/A  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[63\]/CLK  memory_controller_0/mag_buffer\[63\]/Q  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/A  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/Y  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/A  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/A  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  constant_sensor_data_0/un3_mag_data_I_146/B  constant_sensor_data_0/un3_mag_data_I_146/Y  constant_sensor_data_0/un3_mag_data_I_148/C  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  constant_sensor_data_0/un3_mag_data_I_143/A  constant_sensor_data_0/un3_mag_data_I_143/Y  constant_sensor_data_0/un3_mag_data_I_144/C  constant_sensor_data_0/un3_mag_data_I_144/Y  constant_sensor_data_0/un3_mag_data_I_145/A  constant_sensor_data_0/un3_mag_data_I_145/Y  constant_sensor_data_0/mag_stack\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  constant_sensor_data_0/un3_mag_data_I_38/A  constant_sensor_data_0/un3_mag_data_I_38/Y  constant_sensor_data_0/un3_mag_data_I_39/C  constant_sensor_data_0/un3_mag_data_I_39/Y  constant_sensor_data_0/un3_mag_data_I_40/A  constant_sensor_data_0/un3_mag_data_I_40/Y  constant_sensor_data_0/mag_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  constant_sensor_data_0/un3_mag_data_I_47/A  constant_sensor_data_0/un3_mag_data_I_47/Y  constant_sensor_data_0/un3_mag_data_I_48/C  constant_sensor_data_0/un3_mag_data_I_48/Y  constant_sensor_data_0/un3_mag_data_I_49/A  constant_sensor_data_0/un3_mag_data_I_49/Y  constant_sensor_data_0/mag_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  constant_sensor_data_0/un3_mag_data_I_90/A  constant_sensor_data_0/un3_mag_data_I_90/Y  constant_sensor_data_0/un3_mag_data_I_91/C  constant_sensor_data_0/un3_mag_data_I_91/Y  constant_sensor_data_0/un3_mag_data_I_92/A  constant_sensor_data_0/un3_mag_data_I_92/Y  constant_sensor_data_0/mag_stack\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  constant_sensor_data_0/un3_mag_data_I_134/A  constant_sensor_data_0/un3_mag_data_I_134/Y  constant_sensor_data_0/un3_mag_data_I_135/C  constant_sensor_data_0/un3_mag_data_I_135/Y  constant_sensor_data_0/un3_mag_data_I_136/A  constant_sensor_data_0/un3_mag_data_I_136/Y  constant_sensor_data_0/mag_stack\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  constant_sensor_data_0/un3_mag_data_I_15/A  constant_sensor_data_0/un3_mag_data_I_15/Y  constant_sensor_data_0/un3_mag_data_I_16/B  constant_sensor_data_0/un3_mag_data_I_16/Y  constant_sensor_data_0/un3_mag_data_I_17/A  constant_sensor_data_0/un3_mag_data_I_17/Y  constant_sensor_data_0/mag_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  constant_sensor_data_0/un3_mag_data_I_111/A  constant_sensor_data_0/un3_mag_data_I_111/Y  constant_sensor_data_0/un3_mag_data_I_112/B  constant_sensor_data_0/un3_mag_data_I_112/Y  constant_sensor_data_0/un3_mag_data_I_113/A  constant_sensor_data_0/un3_mag_data_I_113/Y  constant_sensor_data_0/mag_stack\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  constant_sensor_data_0/un3_mag_data_I_146/C  constant_sensor_data_0/un3_mag_data_I_146/Y  constant_sensor_data_0/un3_mag_data_I_148/C  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  constant_sensor_data_0/un3_mag_data_I_146/A  constant_sensor_data_0/un3_mag_data_I_146/Y  constant_sensor_data_0/un3_mag_data_I_148/C  constant_sensor_data_0/un3_mag_data_I_148/Y  constant_sensor_data_0/un3_mag_data_I_149/A  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_15/B  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_n4/B  read_address_traversal_0/current_count_n4/Y  read_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNID7AI\[10\]/A  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  constant_sensor_data_0/un3_mag_data_I_57/A  constant_sensor_data_0/un3_mag_data_I_57/Y  constant_sensor_data_0/un3_mag_data_I_58/C  constant_sensor_data_0/un3_mag_data_I_58/Y  constant_sensor_data_0/un3_mag_data_I_59/A  constant_sensor_data_0/un3_mag_data_I_59/Y  constant_sensor_data_0/mag_stack\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNID7AI\[10\]/C  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/pwr_up_hold_RNO_0/C  sdram_interface_0/pwr_up_hold_RNO_0/Y  sdram_interface_0/pwr_up_hold_RNO/A  sdram_interface_0/pwr_up_hold_RNO/Y  sdram_interface_0/pwr_up_hold/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_15/B  constant_sensor_data_0/un3_g_data_I_15/Y  constant_sensor_data_0/un3_g_data_I_16/B  constant_sensor_data_0/un3_g_data_I_16/Y  constant_sensor_data_0/un3_g_data_I_17/A  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/g_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/un5_g_counter_1_I_11/A  constant_sensor_data_0/un5_g_counter_1_I_11/Y  constant_sensor_data_0/un5_g_counter_1_I_12/A  constant_sensor_data_0/un5_g_counter_1_I_12/Y  constant_sensor_data_0/g_counter_RNO\[4\]/A  constant_sensor_data_0/g_counter_RNO\[4\]/Y  constant_sensor_data_0/g_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_8/B  constant_sensor_data_0/un5_g_counter_1_I_8/Y  constant_sensor_data_0/un5_g_counter_1_I_9/A  constant_sensor_data_0/un5_g_counter_1_I_9/Y  constant_sensor_data_0/g_counter_RNO\[3\]/A  constant_sensor_data_0/g_counter_RNO\[3\]/Y  constant_sensor_data_0/g_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[12\]/CLK  constant_sensor_data_0/g_data\[12\]/Q  constant_sensor_data_0/un3_g_data_I_41/A  constant_sensor_data_0/un3_g_data_I_41/Y  constant_sensor_data_0/un3_g_data_I_42/C  constant_sensor_data_0/un3_g_data_I_42/Y  constant_sensor_data_0/un3_g_data_I_43/A  constant_sensor_data_0/un3_g_data_I_43/Y  constant_sensor_data_0/g_data\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_21/A  constant_sensor_data_0/un3_g_data_I_21/Y  constant_sensor_data_0/un3_g_data_I_22/C  constant_sensor_data_0/un3_g_data_I_22/Y  constant_sensor_data_0/un3_g_data_I_23/A  constant_sensor_data_0/un3_g_data_I_23/Y  constant_sensor_data_0/g_data\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_c9/B  write_address_traversal_0/current_count_c9/Y  write_address_traversal_0/current_count_n11/B  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_15/A  constant_sensor_data_0/un3_g_data_I_15/Y  constant_sensor_data_0/un3_g_data_I_16/B  constant_sensor_data_0/un3_g_data_I_16/Y  constant_sensor_data_0/un3_g_data_I_17/A  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/g_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[2\]/CLK  constant_sensor_data_0/g_counter\[2\]/Q  constant_sensor_data_0/un5_g_counter_1_I_8/C  constant_sensor_data_0/un5_g_counter_1_I_8/Y  constant_sensor_data_0/un5_g_counter_1_I_9/A  constant_sensor_data_0/un5_g_counter_1_I_9/Y  constant_sensor_data_0/g_counter_RNO\[3\]/A  constant_sensor_data_0/g_counter_RNO\[3\]/Y  constant_sensor_data_0/g_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[5\]/CLK  constant_sensor_data_0/g_counter\[5\]/Q  constant_sensor_data_0/un5_g_counter_1_I_16/C  constant_sensor_data_0/un5_g_counter_1_I_16/Y  constant_sensor_data_0/un5_g_counter_1_I_17/A  constant_sensor_data_0/un5_g_counter_1_I_17/Y  constant_sensor_data_0/g_counter_RNO\[6\]/A  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_c20/A  write_address_traversal_0/current_count_c20/Y  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/un5_g_counter_1_I_21/A  constant_sensor_data_0/un5_g_counter_1_I_21/Y  constant_sensor_data_0/un5_g_counter_1_I_22/C  constant_sensor_data_0/un5_g_counter_1_I_22/Y  constant_sensor_data_0/un5_g_counter_1_I_23/A  constant_sensor_data_0/un5_g_counter_1_I_23/Y  constant_sensor_data_0/g_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[12\]/CLK  constant_sensor_data_0/g_data\[12\]/Q  constant_sensor_data_0/un3_g_data_I_38/A  constant_sensor_data_0/un3_g_data_I_38/Y  constant_sensor_data_0/un3_g_data_I_39/C  constant_sensor_data_0/un3_g_data_I_39/Y  constant_sensor_data_0/un3_g_data_I_40/A  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/g_data\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c13_0/B  write_address_traversal_0/current_count_c13_0/Y  write_address_traversal_0/current_count_n14/B  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/pwr_stabalize_RNO/A  sdram_interface_0/pwr_stabalize_RNO/Y  sdram_interface_0/pwr_stabalize/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[0\]/CLK  constant_sensor_data_0/g_counter\[0\]/Q  constant_sensor_data_0/un5_g_counter_1_I_8/A  constant_sensor_data_0/un5_g_counter_1_I_8/Y  constant_sensor_data_0/un5_g_counter_1_I_9/A  constant_sensor_data_0/un5_g_counter_1_I_9/Y  constant_sensor_data_0/g_counter_RNO\[3\]/A  constant_sensor_data_0/g_counter_RNO\[3\]/Y  constant_sensor_data_0/g_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_cl_1_RNO_0\[0\]/C  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/C  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6/A  sdram_interface_0/pwr_up_hold_RNIM90D6/Y  sdram_interface_0/cke_RNO_0/A  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[13\]/CLK  constant_sensor_data_0/g_data\[13\]/Q  constant_sensor_data_0/un3_g_data_I_38/B  constant_sensor_data_0/un3_g_data_I_38/Y  constant_sensor_data_0/un3_g_data_I_39/C  constant_sensor_data_0/un3_g_data_I_39/Y  constant_sensor_data_0/un3_g_data_I_40/A  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/g_data\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[7\]/CLK  memory_controller_0/schedule\[7\]/Q  memory_controller_0/schedule_RNIQN92Q2\[7\]/A  memory_controller_0/schedule_RNIQN92Q2\[7\]/Y  memory_controller_0/schedule_RNIUNKIFA\[7\]/A  memory_controller_0/schedule_RNIUNKIFA\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_c18/B  write_address_traversal_0/current_count_c18/Y  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_n2/A  write_address_traversal_0/current_count_n2/Y  write_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_c10_s/B  read_address_traversal_0/current_count_c10_s/Y  read_address_traversal_0/current_count_n11/A  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[6\]/CLK  memory_controller_0/schedule\[6\]/Q  memory_controller_0/schedule_RNIPM92Q2\[6\]/B  memory_controller_0/schedule_RNIPM92Q2\[6\]/Y  memory_controller_0/schedule_RNITMKIFA\[6\]/B  memory_controller_0/schedule_RNITMKIFA\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  write_address_traversal_0/current_count_c22_0/B  write_address_traversal_0/current_count_c22_0/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  read_address_traversal_0/current_count_c21/C  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/un5_g_counter_1_I_9/B  constant_sensor_data_0/un5_g_counter_1_I_9/Y  constant_sensor_data_0/g_counter_RNO\[3\]/A  constant_sensor_data_0/g_counter_RNO\[3\]/Y  constant_sensor_data_0/g_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/B  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_n3/A  read_address_traversal_0/current_count_n3/Y  read_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K/B  memory_controller_0/busy_hold_RNI9P9K/Y  memory_controller_0/busy_hold_RNI86ADP9/C  memory_controller_0/busy_hold_RNI86ADP9/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/address\[10\]/CLK  sdram_interface_0/address\[10\]/Q  sdram_interface_0/address_RNO_2\[10\]/C  sdram_interface_0/address_RNO_2\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_c13_0/A  write_address_traversal_0/current_count_c13_0/Y  write_address_traversal_0/current_count_n14/B  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[8\]/CLK  constant_sensor_data_0/g_counter\[8\]/Q  constant_sensor_data_0/un5_g_counter_1_I_25/A  constant_sensor_data_0/un5_g_counter_1_I_25/Y  constant_sensor_data_0/un5_g_counter_1_I_26/A  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_c21/A  read_address_traversal_0/current_count_c21/Y  read_address_traversal_0/current_count_n23/B  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_12/B  constant_sensor_data_0/un5_g_counter_1_I_12/Y  constant_sensor_data_0/g_counter_RNO\[4\]/A  constant_sensor_data_0/g_counter_RNO\[4\]/Y  constant_sensor_data_0/g_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  write_address_traversal_0/current_count_c22_0/A  write_address_traversal_0/current_count_c22_0/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/cke_RNO_3/C  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO/C  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/un5_g_counter_1_I_17/B  constant_sensor_data_0/un5_g_counter_1_I_17/Y  constant_sensor_data_0/g_counter_RNO\[6\]/A  constant_sensor_data_0/g_counter_RNO\[6\]/Y  constant_sensor_data_0/g_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_8/B  constant_sensor_data_0/un3_mag_data_I_8/Y  constant_sensor_data_0/un3_mag_data_I_9/A  constant_sensor_data_0/un3_mag_data_I_9/Y  constant_sensor_data_0/mag_stack\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_13/C  constant_sensor_data_0/un3_mag_data_I_13/Y  constant_sensor_data_0/un3_mag_data_I_14/A  constant_sensor_data_0/un3_mag_data_I_14/Y  constant_sensor_data_0/mag_stack\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  constant_sensor_data_0/un3_mag_data_I_27/C  constant_sensor_data_0/un3_mag_data_I_27/Y  constant_sensor_data_0/un3_mag_data_I_28/A  constant_sensor_data_0/un3_mag_data_I_28/Y  constant_sensor_data_0/mag_stack\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  constant_sensor_data_0/un3_mag_data_I_19/C  constant_sensor_data_0/un3_mag_data_I_19/Y  constant_sensor_data_0/un3_mag_data_I_20/A  constant_sensor_data_0/un3_mag_data_I_20/Y  constant_sensor_data_0/mag_stack\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  constant_sensor_data_0/un3_mag_data_I_36/C  constant_sensor_data_0/un3_mag_data_I_36/Y  constant_sensor_data_0/un3_mag_data_I_37/A  constant_sensor_data_0/un3_mag_data_I_37/Y  constant_sensor_data_0/mag_stack\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  constant_sensor_data_0/un3_mag_data_I_45/C  constant_sensor_data_0/un3_mag_data_I_45/Y  constant_sensor_data_0/un3_mag_data_I_46/A  constant_sensor_data_0/un3_mag_data_I_46/Y  constant_sensor_data_0/mag_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  constant_sensor_data_0/un3_mag_data_I_88/C  constant_sensor_data_0/un3_mag_data_I_88/Y  constant_sensor_data_0/un3_mag_data_I_89/A  constant_sensor_data_0/un3_mag_data_I_89/Y  constant_sensor_data_0/mag_stack\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_109/C  constant_sensor_data_0/un3_mag_data_I_109/Y  constant_sensor_data_0/un3_mag_data_I_110/A  constant_sensor_data_0/un3_mag_data_I_110/Y  constant_sensor_data_0/mag_stack\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  constant_sensor_data_0/un3_mag_data_I_115/C  constant_sensor_data_0/un3_mag_data_I_115/Y  constant_sensor_data_0/un3_mag_data_I_116/A  constant_sensor_data_0/un3_mag_data_I_116/Y  constant_sensor_data_0/mag_stack\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  constant_sensor_data_0/un3_mag_data_I_123/C  constant_sensor_data_0/un3_mag_data_I_123/Y  constant_sensor_data_0/un3_mag_data_I_124/A  constant_sensor_data_0/un3_mag_data_I_124/Y  constant_sensor_data_0/mag_stack\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  constant_sensor_data_0/un3_mag_data_I_132/C  constant_sensor_data_0/un3_mag_data_I_132/Y  constant_sensor_data_0/un3_mag_data_I_133/A  constant_sensor_data_0/un3_mag_data_I_133/Y  constant_sensor_data_0/mag_stack\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  constant_sensor_data_0/un3_mag_data_I_141/C  constant_sensor_data_0/un3_mag_data_I_141/Y  constant_sensor_data_0/un3_mag_data_I_142/A  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  constant_sensor_data_0/un3_mag_data_I_13/B  constant_sensor_data_0/un3_mag_data_I_13/Y  constant_sensor_data_0/un3_mag_data_I_14/A  constant_sensor_data_0/un3_mag_data_I_14/Y  constant_sensor_data_0/mag_stack\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  constant_sensor_data_0/un3_mag_data_I_109/B  constant_sensor_data_0/un3_mag_data_I_109/Y  constant_sensor_data_0/un3_mag_data_I_110/A  constant_sensor_data_0/un3_mag_data_I_110/Y  constant_sensor_data_0/mag_stack\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_cycle_RNO/A  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_27/B  constant_sensor_data_0/un3_mag_data_I_27/Y  constant_sensor_data_0/un3_mag_data_I_28/A  constant_sensor_data_0/un3_mag_data_I_28/Y  constant_sensor_data_0/mag_stack\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  constant_sensor_data_0/un3_mag_data_I_31/B  constant_sensor_data_0/un3_mag_data_I_31/Y  constant_sensor_data_0/un3_mag_data_I_32/A  constant_sensor_data_0/un3_mag_data_I_32/Y  constant_sensor_data_0/mag_stack\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  constant_sensor_data_0/un3_mag_data_I_104/B  constant_sensor_data_0/un3_mag_data_I_104/Y  constant_sensor_data_0/un3_mag_data_I_105/A  constant_sensor_data_0/un3_mag_data_I_105/Y  constant_sensor_data_0/mag_stack\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  constant_sensor_data_0/un3_mag_data_I_123/B  constant_sensor_data_0/un3_mag_data_I_123/Y  constant_sensor_data_0/un3_mag_data_I_124/A  constant_sensor_data_0/un3_mag_data_I_124/Y  constant_sensor_data_0/mag_stack\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  constant_sensor_data_0/un3_mag_data_I_127/B  constant_sensor_data_0/un3_mag_data_I_127/Y  constant_sensor_data_0/un3_mag_data_I_128/A  constant_sensor_data_0/un3_mag_data_I_128/Y  constant_sensor_data_0/mag_stack\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/A  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  constant_sensor_data_0/un3_mag_data_I_16/C  constant_sensor_data_0/un3_mag_data_I_16/Y  constant_sensor_data_0/un3_mag_data_I_17/A  constant_sensor_data_0/un3_mag_data_I_17/Y  constant_sensor_data_0/mag_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_31/C  constant_sensor_data_0/un3_mag_data_I_31/Y  constant_sensor_data_0/un3_mag_data_I_32/A  constant_sensor_data_0/un3_mag_data_I_32/Y  constant_sensor_data_0/mag_stack\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  constant_sensor_data_0/un3_mag_data_I_104/C  constant_sensor_data_0/un3_mag_data_I_104/Y  constant_sensor_data_0/un3_mag_data_I_105/A  constant_sensor_data_0/un3_mag_data_I_105/Y  constant_sensor_data_0/mag_stack\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  constant_sensor_data_0/un3_mag_data_I_112/C  constant_sensor_data_0/un3_mag_data_I_112/Y  constant_sensor_data_0/un3_mag_data_I_113/A  constant_sensor_data_0/un3_mag_data_I_113/Y  constant_sensor_data_0/mag_stack\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_127/C  constant_sensor_data_0/un3_mag_data_I_127/Y  constant_sensor_data_0/un3_mag_data_I_128/A  constant_sensor_data_0/un3_mag_data_I_128/Y  constant_sensor_data_0/mag_stack\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/B  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[9\]/CLK  sdram_interface_0/address\[9\]/Q  sdram_interface_0/address_RNO_3\[9\]/C  sdram_interface_0/address_RNO_3\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/C  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  constant_sensor_data_0/un3_mag_data_I_11/A  constant_sensor_data_0/un3_mag_data_I_11/Y  constant_sensor_data_0/un3_mag_data_I_12/A  constant_sensor_data_0/un3_mag_data_I_12/Y  constant_sensor_data_0/mag_stack\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  constant_sensor_data_0/un3_mag_data_I_107/A  constant_sensor_data_0/un3_mag_data_I_107/Y  constant_sensor_data_0/un3_mag_data_I_108/A  constant_sensor_data_0/un3_mag_data_I_108/Y  constant_sensor_data_0/mag_stack\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/B  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_25/A  constant_sensor_data_0/un3_mag_data_I_25/Y  constant_sensor_data_0/un3_mag_data_I_26/A  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  constant_sensor_data_0/un3_mag_data_I_8/A  constant_sensor_data_0/un3_mag_data_I_8/Y  constant_sensor_data_0/un3_mag_data_I_9/A  constant_sensor_data_0/un3_mag_data_I_9/Y  constant_sensor_data_0/mag_stack\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  constant_sensor_data_0/un3_mag_data_I_102/A  constant_sensor_data_0/un3_mag_data_I_102/Y  constant_sensor_data_0/un3_mag_data_I_103/A  constant_sensor_data_0/un3_mag_data_I_103/Y  constant_sensor_data_0/mag_stack\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  constant_sensor_data_0/un3_mag_data_I_121/A  constant_sensor_data_0/un3_mag_data_I_121/Y  constant_sensor_data_0/un3_mag_data_I_122/A  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  constant_sensor_data_0/un3_mag_data_I_55/C  constant_sensor_data_0/un3_mag_data_I_55/Y  constant_sensor_data_0/un3_mag_data_I_56/A  constant_sensor_data_0/un3_mag_data_I_56/Y  constant_sensor_data_0/mag_stack\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/A  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIM90D6_0/C  sdram_interface_0/pwr_up_hold_RNIM90D6_0/Y  sdram_interface_0/init_counter\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNO\[9\]/B  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[3\]/CLK  constant_sensor_data_0/g_counter\[3\]/Q  constant_sensor_data_0/un5_g_counter_1_I_13/B  constant_sensor_data_0/un5_g_counter_1_I_13/Y  constant_sensor_data_0/un5_g_counter_1_I_14/A  constant_sensor_data_0/un5_g_counter_1_I_14/Y  constant_sensor_data_0/g_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_6/B  constant_sensor_data_0/un3_g_data_I_6/Y  constant_sensor_data_0/un3_g_data_I_7/A  constant_sensor_data_0/un3_g_data_I_7/Y  constant_sensor_data_0/g_data\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_6/B  constant_sensor_data_0/un3_g_data_I_6/Y  constant_sensor_data_0/un3_g_data_I_7/A  constant_sensor_data_0/un3_g_data_I_7/Y  constant_sensor_data_0/geiger_stack\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_13/B  constant_sensor_data_0/un3_g_data_I_13/Y  constant_sensor_data_0/un3_g_data_I_14/A  constant_sensor_data_0/un3_g_data_I_14/Y  constant_sensor_data_0/g_data\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[4\]/CLK  constant_sensor_data_0/g_counter\[4\]/Q  constant_sensor_data_0/un5_g_counter_1_I_13/C  constant_sensor_data_0/un5_g_counter_1_I_13/Y  constant_sensor_data_0/un5_g_counter_1_I_14/A  constant_sensor_data_0/un5_g_counter_1_I_14/Y  constant_sensor_data_0/g_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[0\]/CLK  constant_sensor_data_0/g_counter\[0\]/Q  constant_sensor_data_0/un5_g_counter_1_I_6/B  constant_sensor_data_0/un5_g_counter_1_I_6/Y  constant_sensor_data_0/un5_g_counter_1_I_7/A  constant_sensor_data_0/un5_g_counter_1_I_7/Y  constant_sensor_data_0/g_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_13/C  constant_sensor_data_0/un3_g_data_I_13/Y  constant_sensor_data_0/un3_g_data_I_14/A  constant_sensor_data_0/un3_g_data_I_14/Y  constant_sensor_data_0/g_data\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_19/C  constant_sensor_data_0/un3_g_data_I_19/Y  constant_sensor_data_0/un3_g_data_I_20/A  constant_sensor_data_0/un3_g_data_I_20/Y  constant_sensor_data_0/g_data\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_27/C  constant_sensor_data_0/un3_g_data_I_27/Y  constant_sensor_data_0/un3_g_data_I_28/A  constant_sensor_data_0/un3_g_data_I_28/Y  constant_sensor_data_0/g_data\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[12\]/CLK  constant_sensor_data_0/g_data\[12\]/Q  constant_sensor_data_0/un3_g_data_I_36/C  constant_sensor_data_0/un3_g_data_I_36/Y  constant_sensor_data_0/un3_g_data_I_37/A  constant_sensor_data_0/un3_g_data_I_37/Y  constant_sensor_data_0/g_data\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/A  constant_sensor_data_0/geiger_stack_RNILALN3\[0\]/Y  constant_sensor_data_0/geiger_stack\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_8/B  constant_sensor_data_0/un3_g_data_I_8/Y  constant_sensor_data_0/un3_g_data_I_9/A  constant_sensor_data_0/un3_g_data_I_9/Y  constant_sensor_data_0/g_data\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_27/B  constant_sensor_data_0/un3_g_data_I_27/Y  constant_sensor_data_0/un3_g_data_I_28/A  constant_sensor_data_0/un3_g_data_I_28/Y  constant_sensor_data_0/g_data\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_31/B  constant_sensor_data_0/un3_g_data_I_31/Y  constant_sensor_data_0/un3_g_data_I_32/A  constant_sensor_data_0/un3_g_data_I_32/Y  constant_sensor_data_0/g_data\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[6\]/CLK  constant_sensor_data_0/g_counter\[6\]/Q  constant_sensor_data_0/un5_g_counter_1_I_19/C  constant_sensor_data_0/un5_g_counter_1_I_19/Y  constant_sensor_data_0/un5_g_counter_1_I_20/A  constant_sensor_data_0/un5_g_counter_1_I_20/Y  constant_sensor_data_0/g_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/A  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/A  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[5\]/B  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[7\]/B  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[3\]/B  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_11/A  constant_sensor_data_0/un3_g_data_I_11/Y  constant_sensor_data_0/un3_g_data_I_12/A  constant_sensor_data_0/un3_g_data_I_12/Y  constant_sensor_data_0/g_data\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl\[0\]/CLK  sdram_interface_0/address_cl\[0\]/Q  sdram_interface_0/address_cl_RNO_0\[0\]/A  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/A  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_1\[0\]/CLK  sdram_interface_0/address_cl_1\[0\]/Q  sdram_interface_0/address_cl_1_RNO_0\[0\]/A  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_2\[0\]/CLK  sdram_interface_0/address_cl_2\[0\]/Q  sdram_interface_0/address_cl_2_RNO_0\[0\]/A  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/A  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/A  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/cke_RNO_4/C  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/B  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  sdram_interface_0/weVAL_RNO/A  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_6/A  constant_sensor_data_0/un5_g_counter_1_I_6/Y  constant_sensor_data_0/un5_g_counter_1_I_7/A  constant_sensor_data_0/un5_g_counter_1_I_7/Y  constant_sensor_data_0/g_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_8/A  constant_sensor_data_0/un3_g_data_I_8/Y  constant_sensor_data_0/un3_g_data_I_9/A  constant_sensor_data_0/un3_g_data_I_9/Y  constant_sensor_data_0/g_data\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/A  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNO\[3\]/C  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  constant_sensor_data_0/un3_mag_data_I_9/B  constant_sensor_data_0/un3_mag_data_I_9/Y  constant_sensor_data_0/mag_stack\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/B  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  constant_sensor_data_0/un3_mag_data_I_105/B  constant_sensor_data_0/un3_mag_data_I_105/Y  constant_sensor_data_0/mag_stack\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/B  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_6/A  constant_sensor_data_0/un3_g_data_I_6/Y  constant_sensor_data_0/un3_g_data_I_7/A  constant_sensor_data_0/un3_g_data_I_7/Y  constant_sensor_data_0/g_data\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_25/A  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_25/A  constant_sensor_data_0/un3_g_data_I_25/Y  constant_sensor_data_0/un3_g_data_I_26/A  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/geiger_stack\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_n13/A  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_n11/A  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_n8/A  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  constant_sensor_data_0/un3_mag_data_I_12/B  constant_sensor_data_0/un3_mag_data_I_12/Y  constant_sensor_data_0/mag_stack\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  constant_sensor_data_0/un3_mag_data_I_23/B  constant_sensor_data_0/un3_mag_data_I_23/Y  constant_sensor_data_0/mag_stack\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  constant_sensor_data_0/un3_mag_data_I_26/B  constant_sensor_data_0/un3_mag_data_I_26/Y  constant_sensor_data_0/mag_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  constant_sensor_data_0/un3_mag_data_I_17/B  constant_sensor_data_0/un3_mag_data_I_17/Y  constant_sensor_data_0/mag_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  constant_sensor_data_0/un3_mag_data_I_35/B  constant_sensor_data_0/un3_mag_data_I_35/Y  constant_sensor_data_0/mag_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  constant_sensor_data_0/un3_mag_data_I_43/B  constant_sensor_data_0/un3_mag_data_I_43/Y  constant_sensor_data_0/mag_stack\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  constant_sensor_data_0/un3_mag_data_I_7/B  constant_sensor_data_0/un3_mag_data_I_7/Y  constant_sensor_data_0/mag_stack\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  constant_sensor_data_0/un3_mag_data_I_62/B  constant_sensor_data_0/un3_mag_data_I_62/Y  constant_sensor_data_0/mag_stack\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  constant_sensor_data_0/un3_mag_data_I_74/B  constant_sensor_data_0/un3_mag_data_I_74/Y  constant_sensor_data_0/mag_stack\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  constant_sensor_data_0/un3_mag_data_I_86/B  constant_sensor_data_0/un3_mag_data_I_86/Y  constant_sensor_data_0/mag_stack\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_n12/B  write_address_traversal_0/current_count_n12/Y  write_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_n10/B  write_address_traversal_0/current_count_n10/Y  write_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_n9/B  write_address_traversal_0/current_count_n9/Y  write_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_n7/B  write_address_traversal_0/current_count_n7/Y  write_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  constant_sensor_data_0/un3_mag_data_I_101/B  constant_sensor_data_0/un3_mag_data_I_101/Y  constant_sensor_data_0/mag_stack\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  constant_sensor_data_0/un3_mag_data_I_108/B  constant_sensor_data_0/un3_mag_data_I_108/Y  constant_sensor_data_0/mag_stack\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  constant_sensor_data_0/un3_mag_data_I_119/B  constant_sensor_data_0/un3_mag_data_I_119/Y  constant_sensor_data_0/mag_stack\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  constant_sensor_data_0/un3_mag_data_I_113/B  constant_sensor_data_0/un3_mag_data_I_113/Y  constant_sensor_data_0/mag_stack\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  constant_sensor_data_0/un3_mag_data_I_122/B  constant_sensor_data_0/un3_mag_data_I_122/Y  constant_sensor_data_0/mag_stack\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  constant_sensor_data_0/un3_mag_data_I_131/B  constant_sensor_data_0/un3_mag_data_I_131/Y  constant_sensor_data_0/mag_stack\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  constant_sensor_data_0/un3_mag_data_I_139/B  constant_sensor_data_0/un3_mag_data_I_139/Y  constant_sensor_data_0/mag_stack\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  write_address_traversal_0/current_count_n4/A  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  constant_sensor_data_0/un3_mag_data_I_14/B  constant_sensor_data_0/un3_mag_data_I_14/Y  constant_sensor_data_0/mag_stack\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  constant_sensor_data_0/un3_mag_data_I_28/B  constant_sensor_data_0/un3_mag_data_I_28/Y  constant_sensor_data_0/mag_stack\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  constant_sensor_data_0/un3_mag_data_I_20/B  constant_sensor_data_0/un3_mag_data_I_20/Y  constant_sensor_data_0/mag_stack\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  constant_sensor_data_0/un3_mag_data_I_37/B  constant_sensor_data_0/un3_mag_data_I_37/Y  constant_sensor_data_0/mag_stack\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  constant_sensor_data_0/un3_mag_data_I_46/B  constant_sensor_data_0/un3_mag_data_I_46/Y  constant_sensor_data_0/mag_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  constant_sensor_data_0/un3_mag_data_I_56/B  constant_sensor_data_0/un3_mag_data_I_56/Y  constant_sensor_data_0/mag_stack\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  constant_sensor_data_0/un3_mag_data_I_65/B  constant_sensor_data_0/un3_mag_data_I_65/Y  constant_sensor_data_0/mag_stack\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  constant_sensor_data_0/un3_mag_data_I_77/B  constant_sensor_data_0/un3_mag_data_I_77/Y  constant_sensor_data_0/mag_stack\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  constant_sensor_data_0/un3_mag_data_I_89/B  constant_sensor_data_0/un3_mag_data_I_89/Y  constant_sensor_data_0/mag_stack\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  write_address_traversal_0/current_count_n3/B  write_address_traversal_0/current_count_n3/Y  write_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  write_address_traversal_0/current_count_n6/B  write_address_traversal_0/current_count_n6/Y  write_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  constant_sensor_data_0/un3_mag_data_I_103/B  constant_sensor_data_0/un3_mag_data_I_103/Y  constant_sensor_data_0/mag_stack\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  constant_sensor_data_0/un3_mag_data_I_110/B  constant_sensor_data_0/un3_mag_data_I_110/Y  constant_sensor_data_0/mag_stack\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  constant_sensor_data_0/un3_mag_data_I_116/B  constant_sensor_data_0/un3_mag_data_I_116/Y  constant_sensor_data_0/mag_stack\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  constant_sensor_data_0/un3_mag_data_I_124/B  constant_sensor_data_0/un3_mag_data_I_124/Y  constant_sensor_data_0/mag_stack\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  constant_sensor_data_0/un3_mag_data_I_133/B  constant_sensor_data_0/un3_mag_data_I_133/Y  constant_sensor_data_0/mag_stack\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  constant_sensor_data_0/un3_mag_data_I_142/B  constant_sensor_data_0/un3_mag_data_I_142/Y  constant_sensor_data_0/mag_stack\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[2\]/CLK  constant_sensor_data_0/g_data\[2\]/Q  constant_sensor_data_0/un3_g_data_I_8/C  constant_sensor_data_0/un3_g_data_I_8/Y  constant_sensor_data_0/un3_g_data_I_9/A  constant_sensor_data_0/un3_g_data_I_9/Y  constant_sensor_data_0/g_data\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[5\]/CLK  constant_sensor_data_0/g_data\[5\]/Q  constant_sensor_data_0/un3_g_data_I_16/C  constant_sensor_data_0/un3_g_data_I_16/Y  constant_sensor_data_0/un3_g_data_I_17/A  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/g_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[10\]/CLK  constant_sensor_data_0/g_data\[10\]/Q  constant_sensor_data_0/un3_g_data_I_31/C  constant_sensor_data_0/un3_g_data_I_31/Y  constant_sensor_data_0/un3_g_data_I_32/A  constant_sensor_data_0/un3_g_data_I_32/Y  constant_sensor_data_0/g_data\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[9\]/CLK  constant_sensor_data_0/g_counter\[9\]/Q  constant_sensor_data_0/un5_g_counter_1_I_26/B  constant_sensor_data_0/un5_g_counter_1_I_26/Y  constant_sensor_data_0/g_counter_RNO\[9\]/A  constant_sensor_data_0/g_counter_RNO\[9\]/Y  constant_sensor_data_0/g_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_n2/B  read_address_traversal_0/current_count_n2/Y  read_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_n8/A  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_n13/A  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_n10/A  read_address_traversal_0/current_count_n10/Y  read_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_n17/A  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  constant_sensor_data_0/un3_mag_data_I_32/B  constant_sensor_data_0/un3_mag_data_I_32/Y  constant_sensor_data_0/mag_stack\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  constant_sensor_data_0/un3_mag_data_I_40/B  constant_sensor_data_0/un3_mag_data_I_40/Y  constant_sensor_data_0/mag_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  constant_sensor_data_0/un3_mag_data_I_49/B  constant_sensor_data_0/un3_mag_data_I_49/Y  constant_sensor_data_0/mag_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  constant_sensor_data_0/un3_mag_data_I_59/B  constant_sensor_data_0/un3_mag_data_I_59/Y  constant_sensor_data_0/mag_stack\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  constant_sensor_data_0/un3_mag_data_I_70/B  constant_sensor_data_0/un3_mag_data_I_70/Y  constant_sensor_data_0/mag_stack\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  constant_sensor_data_0/un3_mag_data_I_82/B  constant_sensor_data_0/un3_mag_data_I_82/Y  constant_sensor_data_0/mag_stack\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_n2/B  write_address_traversal_0/current_count_n2/Y  write_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_n7/B  read_address_traversal_0/current_count_n7/Y  read_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  constant_sensor_data_0/un3_mag_data_I_92/B  constant_sensor_data_0/un3_mag_data_I_92/Y  constant_sensor_data_0/mag_stack\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_n12/B  read_address_traversal_0/current_count_n12/Y  read_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_n9/B  read_address_traversal_0/current_count_n9/Y  read_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  constant_sensor_data_0/un3_mag_data_I_95/B  constant_sensor_data_0/un3_mag_data_I_95/Y  constant_sensor_data_0/mag_stack\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  write_address_traversal_0/current_count_n5/B  write_address_traversal_0/current_count_n5/Y  write_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_9/B  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  constant_sensor_data_0/un3_mag_data_I_128/B  constant_sensor_data_0/un3_mag_data_I_128/Y  constant_sensor_data_0/mag_stack\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  constant_sensor_data_0/un3_mag_data_I_136/B  constant_sensor_data_0/un3_mag_data_I_136/Y  constant_sensor_data_0/mag_stack\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_n16/B  write_address_traversal_0/current_count_n16/Y  write_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  constant_sensor_data_0/un3_mag_data_I_145/B  constant_sensor_data_0/un3_mag_data_I_145/Y  constant_sensor_data_0/mag_stack\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_45/C  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  constant_sensor_data_0/un3_mag_data_I_53/B  constant_sensor_data_0/un3_mag_data_I_53/Y  constant_sensor_data_0/mag_stack\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[0\]/A  timestamp_0/TIMESTAMP_RNO\[0\]/Y  timestamp_0/TIMESTAMP\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/A  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/A  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_8/A  read_buffer_0/un1_position_2_I_8/Y  read_buffer_0/position\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[7\]/S  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[6\]/S  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[5\]/S  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[4\]/S  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[3\]/S  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[0\]/S  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[1\]/S  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[2\]/S  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_9/B  constant_sensor_data_0/un3_g_data_I_9/Y  constant_sensor_data_0/g_data\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[3\]/CLK  constant_sensor_data_0/g_data\[3\]/Q  constant_sensor_data_0/un3_g_data_I_9/B  constant_sensor_data_0/un3_g_data_I_9/Y  constant_sensor_data_0/geiger_stack\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/un1_write_count_4_I_14/A  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_9/A  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  read_address_traversal_0/current_count_n2/A  read_address_traversal_0/current_count_n2/Y  read_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_n15/A  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_n4/A  read_address_traversal_0/current_count_n4/Y  read_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_n17/A  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_n19/A  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  write_address_traversal_0/current_count_n20/A  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  write_address_traversal_0/current_count_n22/A  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_n21/A  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[79\]/CLK  constant_sensor_data_0/mag_stack\[79\]/Q  constant_sensor_data_0/un3_mag_data_I_149/B  constant_sensor_data_0/un3_mag_data_I_149/Y  constant_sensor_data_0/mag_stack\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  read_address_traversal_0/current_count_n1/B  read_address_traversal_0/current_count_n1/Y  read_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_n6/B  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_n14/B  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_n3/B  read_address_traversal_0/current_count_n3/Y  read_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_n16/B  read_address_traversal_0/current_count_n16/Y  read_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/B  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[1\]/CLK  constant_sensor_data_0/g_counter\[1\]/Q  constant_sensor_data_0/un5_g_counter_1_I_5/B  constant_sensor_data_0/un5_g_counter_1_I_5/Y  constant_sensor_data_0/g_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_35/B  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_n18/B  write_address_traversal_0/current_count_n18/Y  write_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_n18/B  read_address_traversal_0/current_count_n18/Y  read_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  write_address_traversal_0/current_count_n19/B  write_address_traversal_0/current_count_n19/Y  write_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  write_address_traversal_0/current_count_n21/B  write_address_traversal_0/current_count_n21/Y  write_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_n20/B  read_address_traversal_0/current_count_n20/Y  read_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_5/B  constant_sensor_data_0/un3_g_data_I_5/Y  constant_sensor_data_0/g_data\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[4\]/CLK  constant_sensor_data_0/g_data\[4\]/Q  constant_sensor_data_0/un3_g_data_I_12/B  constant_sensor_data_0/un3_g_data_I_12/Y  constant_sensor_data_0/g_data\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_23/B  constant_sensor_data_0/un3_g_data_I_23/Y  constant_sensor_data_0/g_data\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_17/B  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/g_data\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[9\]/CLK  constant_sensor_data_0/g_data\[9\]/Q  constant_sensor_data_0/un3_g_data_I_26/B  constant_sensor_data_0/un3_g_data_I_26/Y  constant_sensor_data_0/g_data\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[12\]/CLK  constant_sensor_data_0/g_data\[12\]/Q  constant_sensor_data_0/un3_g_data_I_35/B  constant_sensor_data_0/un3_g_data_I_35/Y  constant_sensor_data_0/g_data\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[1\]/CLK  constant_sensor_data_0/g_data\[1\]/Q  constant_sensor_data_0/un3_g_data_I_5/B  constant_sensor_data_0/un3_g_data_I_5/Y  constant_sensor_data_0/geiger_stack\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[8\]/CLK  constant_sensor_data_0/g_data\[8\]/Q  constant_sensor_data_0/un3_g_data_I_23/B  constant_sensor_data_0/un3_g_data_I_23/Y  constant_sensor_data_0/geiger_stack\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[6\]/CLK  constant_sensor_data_0/g_data\[6\]/Q  constant_sensor_data_0/un3_g_data_I_17/B  constant_sensor_data_0/un3_g_data_I_17/Y  constant_sensor_data_0/geiger_stack\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[1\]/B  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  read_address_traversal_0/current_count_n23/A  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  write_address_traversal_0/current_count_n1/B  write_address_traversal_0/current_count_n1/Y  write_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  read_address_traversal_0/current_count_n5/B  read_address_traversal_0/current_count_n5/Y  read_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[2\]/CLK  constant_sensor_data_0/g_counter\[2\]/Q  constant_sensor_data_0/un5_g_counter_1_I_7/B  constant_sensor_data_0/un5_g_counter_1_I_7/Y  constant_sensor_data_0/g_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_7/B  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_14/B  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[5\]/CLK  constant_sensor_data_0/g_counter\[5\]/Q  constant_sensor_data_0/un5_g_counter_1_I_14/B  constant_sensor_data_0/un5_g_counter_1_I_14/Y  constant_sensor_data_0/g_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_20/B  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_28/B  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_37/B  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  read_address_traversal_0/current_count_n22/B  read_address_traversal_0/current_count_n22/Y  read_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[64\]/CLK  memory_controller_0/data_buffer\[64\]/Q  memory_controller_0/data_buffer_RNIULJ189\[64\]/B  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[65\]/CLK  memory_controller_0/data_buffer\[65\]/Q  memory_controller_0/data_buffer_RNI4LOR39\[65\]/B  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[66\]/CLK  memory_controller_0/data_buffer\[66\]/Q  memory_controller_0/data_buffer_RNI6UJ189\[66\]/B  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[67\]/CLK  memory_controller_0/data_buffer\[67\]/Q  memory_controller_0/data_buffer_RNIAROR39\[67\]/B  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[68\]/CLK  memory_controller_0/data_buffer\[68\]/Q  memory_controller_0/data_buffer_RNIE6K189\[68\]/B  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[69\]/CLK  memory_controller_0/data_buffer\[69\]/Q  memory_controller_0/data_buffer_RNIG1PR39\[69\]/B  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[70\]/CLK  memory_controller_0/data_buffer\[70\]/Q  memory_controller_0/data_buffer_RNIIDN189\[70\]/B  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[71\]/CLK  memory_controller_0/data_buffer\[71\]/Q  memory_controller_0/data_buffer_RNIRERR39\[71\]/B  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[72\]/CLK  memory_controller_0/data_buffer\[72\]/Q  memory_controller_0/data_buffer_RNIQLN189\[72\]/B  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[73\]/CLK  memory_controller_0/data_buffer\[73\]/Q  memory_controller_0/data_buffer_RNI1LRR39\[73\]/B  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[74\]/CLK  memory_controller_0/data_buffer\[74\]/Q  memory_controller_0/data_buffer_RNI2UN189\[74\]/B  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[75\]/CLK  memory_controller_0/data_buffer\[75\]/Q  memory_controller_0/data_buffer_RNI7RRR39\[75\]/B  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[76\]/CLK  memory_controller_0/data_buffer\[76\]/Q  memory_controller_0/data_buffer_RNIA6O189\[76\]/B  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[77\]/CLK  memory_controller_0/data_buffer\[77\]/Q  memory_controller_0/data_buffer_RNID1SR39\[77\]/B  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[78\]/CLK  memory_controller_0/data_buffer\[78\]/Q  memory_controller_0/data_buffer_RNIIEO189\[78\]/B  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[79\]/CLK  memory_controller_0/data_buffer\[79\]/Q  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/B  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/C  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/C  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  read_buffer_0/byte_out_cl_RNO\[0\]/A  read_buffer_0/byte_out_cl_RNO\[0\]/Y  read_buffer_0/byte_out_cl\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[0\]/CLK  memory_controller_0/data_buffer\[0\]/Q  memory_controller_0/data_buffer_RNIMUCA89\[0\]/B  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[1\]/CLK  memory_controller_0/data_buffer\[1\]/Q  memory_controller_0/data_buffer_RNIQ87A37\[1\]/B  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[2\]/CLK  memory_controller_0/data_buffer\[2\]/Q  memory_controller_0/data_buffer_RNIS4DA89\[2\]/B  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[3\]/CLK  memory_controller_0/data_buffer\[3\]/Q  memory_controller_0/data_buffer_RNIPR6P39\[3\]/B  memory_controller_0/data_buffer_RNIPR6P39\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[6\]/CLK  memory_controller_0/data_buffer\[6\]/Q  memory_controller_0/data_buffer_RNI8HDA89\[6\]/B  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[8\]/CLK  memory_controller_0/data_buffer\[8\]/Q  memory_controller_0/data_buffer_RNIU7EA89\[8\]/B  memory_controller_0/data_buffer_RNIU7EA89\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[9\]/CLK  memory_controller_0/data_buffer\[9\]/Q  memory_controller_0/data_buffer_RNI3DEA89\[9\]/B  memory_controller_0/data_buffer_RNI3DEA89\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[10\]/CLK  memory_controller_0/data_buffer\[10\]/Q  memory_controller_0/data_buffer_RNIBSMV79\[10\]/B  memory_controller_0/data_buffer_RNIBSMV79\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[11\]/CLK  memory_controller_0/data_buffer\[11\]/Q  memory_controller_0/data_buffer_RNIG1NV79\[11\]/B  memory_controller_0/data_buffer_RNIG1NV79\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[12\]/CLK  memory_controller_0/data_buffer\[12\]/Q  memory_controller_0/data_buffer_RNIL6NV79\[12\]/B  memory_controller_0/data_buffer_RNIL6NV79\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[13\]/CLK  memory_controller_0/data_buffer\[13\]/Q  memory_controller_0/data_buffer_RNIQBNV79\[13\]/B  memory_controller_0/data_buffer_RNIQBNV79\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[14\]/CLK  memory_controller_0/data_buffer\[14\]/Q  memory_controller_0/data_buffer_RNIVGNV79\[14\]/B  memory_controller_0/data_buffer_RNIVGNV79\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[15\]/CLK  memory_controller_0/data_buffer\[15\]/Q  memory_controller_0/data_buffer_RNI4MNV79\[15\]/B  memory_controller_0/data_buffer_RNI4MNV79\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[16\]/CLK  memory_controller_0/data_buffer\[16\]/Q  memory_controller_0/data_buffer_RNI9RNV79\[16\]/B  memory_controller_0/data_buffer_RNI9RNV79\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[17\]/CLK  memory_controller_0/data_buffer\[17\]/Q  memory_controller_0/data_buffer_RNIE0OV79\[17\]/B  memory_controller_0/data_buffer_RNIE0OV79\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[18\]/CLK  memory_controller_0/data_buffer\[18\]/Q  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/B  memory_controller_0/data_buffer_RNIJ5OV79\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[19\]/CLK  memory_controller_0/data_buffer\[19\]/Q  memory_controller_0/data_buffer_RNIOAOV79\[19\]/B  memory_controller_0/data_buffer_RNIOAOV79\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[20\]/CLK  memory_controller_0/data_buffer\[20\]/Q  memory_controller_0/data_buffer_RNIG6SV79\[20\]/B  memory_controller_0/data_buffer_RNIG6SV79\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[21\]/CLK  memory_controller_0/data_buffer\[21\]/Q  memory_controller_0/data_buffer_RNILBSV79\[21\]/B  memory_controller_0/data_buffer_RNILBSV79\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[22\]/CLK  memory_controller_0/data_buffer\[22\]/Q  memory_controller_0/data_buffer_RNIQGSV79\[22\]/B  memory_controller_0/data_buffer_RNIQGSV79\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[23\]/CLK  memory_controller_0/data_buffer\[23\]/Q  memory_controller_0/data_buffer_RNIVLSV79\[23\]/B  memory_controller_0/data_buffer_RNIVLSV79\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[24\]/CLK  memory_controller_0/data_buffer\[24\]/Q  memory_controller_0/data_buffer_RNI4RSV79\[24\]/B  memory_controller_0/data_buffer_RNI4RSV79\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[25\]/CLK  memory_controller_0/data_buffer\[25\]/Q  memory_controller_0/data_buffer_RNI90TV79\[25\]/B  memory_controller_0/data_buffer_RNI90TV79\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[26\]/CLK  memory_controller_0/data_buffer\[26\]/Q  memory_controller_0/data_buffer_RNIE5TV79\[26\]/B  memory_controller_0/data_buffer_RNIE5TV79\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[27\]/CLK  memory_controller_0/data_buffer\[27\]/Q  memory_controller_0/data_buffer_RNIJATV79\[27\]/B  memory_controller_0/data_buffer_RNIJATV79\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[28\]/CLK  memory_controller_0/data_buffer\[28\]/Q  memory_controller_0/data_buffer_RNIOFTV79\[28\]/B  memory_controller_0/data_buffer_RNIOFTV79\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[29\]/CLK  memory_controller_0/data_buffer\[29\]/Q  memory_controller_0/data_buffer_RNITKTV79\[29\]/B  memory_controller_0/data_buffer_RNITKTV79\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[30\]/CLK  memory_controller_0/data_buffer\[30\]/Q  memory_controller_0/data_buffer_RNILG1089\[30\]/B  memory_controller_0/data_buffer_RNILG1089\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[31\]/CLK  memory_controller_0/data_buffer\[31\]/Q  memory_controller_0/data_buffer_RNIQL1089\[31\]/B  memory_controller_0/data_buffer_RNIQL1089\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[32\]/CLK  memory_controller_0/data_buffer\[32\]/Q  memory_controller_0/data_buffer_RNIVQ1089\[32\]/B  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[33\]/CLK  memory_controller_0/data_buffer\[33\]/Q  memory_controller_0/data_buffer_RNI402089\[33\]/B  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[34\]/CLK  memory_controller_0/data_buffer\[34\]/Q  memory_controller_0/data_buffer_RNI952089\[34\]/B  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[35\]/CLK  memory_controller_0/data_buffer\[35\]/Q  memory_controller_0/data_buffer_RNIEA2089\[35\]/B  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[36\]/CLK  memory_controller_0/data_buffer\[36\]/Q  memory_controller_0/data_buffer_RNIJF2089\[36\]/B  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[37\]/CLK  memory_controller_0/data_buffer\[37\]/Q  memory_controller_0/data_buffer_RNIOK2089\[37\]/B  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[38\]/CLK  memory_controller_0/data_buffer\[38\]/Q  memory_controller_0/data_buffer_RNITP2089\[38\]/B  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[39\]/CLK  memory_controller_0/data_buffer\[39\]/Q  memory_controller_0/data_buffer_RNI2V2089\[39\]/B  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[40\]/CLK  memory_controller_0/data_buffer\[40\]/Q  memory_controller_0/data_buffer_RNIQQ6089\[40\]/B  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[41\]/CLK  memory_controller_0/data_buffer\[41\]/Q  memory_controller_0/data_buffer_RNIVV6089\[41\]/B  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[42\]/CLK  memory_controller_0/data_buffer\[42\]/Q  memory_controller_0/data_buffer_RNI457089\[42\]/B  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[43\]/CLK  memory_controller_0/data_buffer\[43\]/Q  memory_controller_0/data_buffer_RNI9A7089\[43\]/B  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[44\]/CLK  memory_controller_0/data_buffer\[44\]/Q  memory_controller_0/data_buffer_RNIEF7089\[44\]/B  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[45\]/CLK  memory_controller_0/data_buffer\[45\]/Q  memory_controller_0/data_buffer_RNIJK7089\[45\]/B  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[46\]/CLK  memory_controller_0/data_buffer\[46\]/Q  memory_controller_0/data_buffer_RNIOP7089\[46\]/B  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[47\]/CLK  memory_controller_0/data_buffer\[47\]/Q  memory_controller_0/data_buffer_RNITU7089\[47\]/B  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[48\]/CLK  memory_controller_0/data_buffer\[48\]/Q  memory_controller_0/data_buffer_RNI248089\[48\]/B  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[49\]/CLK  memory_controller_0/data_buffer\[49\]/Q  memory_controller_0/data_buffer_RNIALIR39\[49\]/B  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_RNI80AA89\[50\]/B  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[51\]/CLK  memory_controller_0/data_buffer\[51\]/Q  memory_controller_0/data_buffer_RNIL2LR39\[51\]/B  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[52\]/CLK  memory_controller_0/data_buffer\[52\]/Q  memory_controller_0/data_buffer_RNIG8AA89\[52\]/B  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[53\]/CLK  memory_controller_0/data_buffer\[53\]/Q  memory_controller_0/data_buffer_RNIR8LR39\[53\]/B  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[54\]/CLK  memory_controller_0/data_buffer\[54\]/Q  memory_controller_0/data_buffer_RNIOGAA89\[54\]/B  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[55\]/CLK  memory_controller_0/data_buffer\[55\]/Q  memory_controller_0/data_buffer_RNI1FLR39\[55\]/B  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[56\]/CLK  memory_controller_0/data_buffer\[56\]/Q  memory_controller_0/data_buffer_RNI0PAA89\[56\]/B  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[57\]/CLK  memory_controller_0/data_buffer\[57\]/Q  memory_controller_0/data_buffer_RNI7LLR39\[57\]/B  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[58\]/CLK  memory_controller_0/data_buffer\[58\]/Q  memory_controller_0/data_buffer_RNI81BA89\[58\]/B  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[59\]/CLK  memory_controller_0/data_buffer\[59\]/Q  memory_controller_0/data_buffer_RNIDRLR39\[59\]/B  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[60\]/CLK  memory_controller_0/data_buffer\[60\]/Q  memory_controller_0/data_buffer_RNIE5J189\[60\]/B  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[61\]/CLK  memory_controller_0/data_buffer\[61\]/Q  memory_controller_0/data_buffer_RNIO8OR39\[61\]/B  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[62\]/CLK  memory_controller_0/data_buffer\[62\]/Q  memory_controller_0/data_buffer_RNIMDJ189\[62\]/B  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[63\]/CLK  memory_controller_0/data_buffer\[63\]/Q  memory_controller_0/data_buffer_RNIUEOR39\[63\]/B  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[15\]/CLK  constant_sensor_data_0/g_data\[15\]/Q  constant_sensor_data_0/un3_g_data_I_45/C  constant_sensor_data_0/un3_g_data_I_45/Y  constant_sensor_data_0/un3_g_data_I_46/A  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/C  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/C  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/C  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/C  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_5/A  constant_sensor_data_0/un3_mag_data_I_5/Y  constant_sensor_data_0/mag_stack\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  constant_sensor_data_0/un3_mag_data_I_7/A  constant_sensor_data_0/un3_mag_data_I_7/Y  constant_sensor_data_0/mag_stack\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/C  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/C  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNO_1\[8\]/A  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[4\]/CLK  memory_controller_0/data_buffer\[4\]/Q  memory_controller_0/data_buffer_RNI01BIM4\[4\]/A  memory_controller_0/data_buffer_RNI01BIM4\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[5\]/CLK  memory_controller_0/data_buffer\[5\]/Q  memory_controller_0/data_buffer_RNI12BIM4\[5\]/A  memory_controller_0/data_buffer_RNI12BIM4\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[7\]/CLK  memory_controller_0/data_buffer\[7\]/Q  memory_controller_0/data_buffer_RNI34BIM4\[7\]/A  memory_controller_0/data_buffer_RNI34BIM4\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNO\[5\]/B  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO\[7\]/B  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNO\[6\]/B  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/C  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/C  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO\[22\]/C  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_4\[0\]/CLK  sdram_interface_0/address_cl_4\[0\]/Q  sdram_interface_0/address_cl_4_RNO_0\[0\]/A  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/A  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO\[0\]/A  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[2\]/CLK  constant_sensor_data_0/g_data\[2\]/Q  constant_sensor_data_0/un3_g_data_I_7/B  constant_sensor_data_0/un3_g_data_I_7/Y  constant_sensor_data_0/g_data\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[5\]/CLK  constant_sensor_data_0/g_data\[5\]/Q  constant_sensor_data_0/un3_g_data_I_14/B  constant_sensor_data_0/un3_g_data_I_14/Y  constant_sensor_data_0/g_data\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[7\]/CLK  constant_sensor_data_0/g_data\[7\]/Q  constant_sensor_data_0/un3_g_data_I_20/B  constant_sensor_data_0/un3_g_data_I_20/Y  constant_sensor_data_0/g_data\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[10\]/CLK  constant_sensor_data_0/g_data\[10\]/Q  constant_sensor_data_0/un3_g_data_I_28/B  constant_sensor_data_0/un3_g_data_I_28/Y  constant_sensor_data_0/g_data\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[13\]/CLK  constant_sensor_data_0/g_data\[13\]/Q  constant_sensor_data_0/un3_g_data_I_37/B  constant_sensor_data_0/un3_g_data_I_37/Y  constant_sensor_data_0/g_data\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[5\]/CLK  constant_sensor_data_0/g_data\[5\]/Q  constant_sensor_data_0/un3_g_data_I_14/B  constant_sensor_data_0/un3_g_data_I_14/Y  constant_sensor_data_0/geiger_stack\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[7\]/CLK  constant_sensor_data_0/g_data\[7\]/Q  constant_sensor_data_0/un3_g_data_I_20/B  constant_sensor_data_0/un3_g_data_I_20/Y  constant_sensor_data_0/geiger_stack\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[10\]/CLK  constant_sensor_data_0/g_data\[10\]/Q  constant_sensor_data_0/un3_g_data_I_28/B  constant_sensor_data_0/un3_g_data_I_28/Y  constant_sensor_data_0/geiger_stack\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[13\]/CLK  constant_sensor_data_0/g_data\[13\]/Q  constant_sensor_data_0/un3_g_data_I_37/B  constant_sensor_data_0/un3_g_data_I_37/Y  constant_sensor_data_0/geiger_stack\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_n11/C  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_n8/C  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[8\]/CLK  constant_sensor_data_0/g_counter\[8\]/Q  constant_sensor_data_0/un5_g_counter_1_I_23/B  constant_sensor_data_0/un5_g_counter_1_I_23/Y  constant_sensor_data_0/g_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[7\]/CLK  constant_sensor_data_0/g_counter\[7\]/Q  constant_sensor_data_0/un5_g_counter_1_I_20/B  constant_sensor_data_0/un5_g_counter_1_I_20/Y  constant_sensor_data_0/g_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_32/B  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_RNO\[0\]/A  read_address_traversal_0/current_count_RNO\[0\]/Y  read_address_traversal_0/current_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  timestamp_0/TIMESTAMP_RNO\[23\]/C  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_n1/A  read_address_traversal_0/current_count_n1/Y  read_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  write_address_traversal_0/current_count_n4/C  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[5\]/CLK  sdram_interface_0/address\[5\]/Q  sdram_interface_0/address_RNO_0\[5\]/C  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_4/A  constant_sensor_data_0/un3_g_data_I_4/Y  constant_sensor_data_0/g_data\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_4/A  constant_sensor_data_0/un3_g_data_I_4/Y  constant_sensor_data_0/geiger_stack\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[0\]/CLK  constant_sensor_data_0/g_data\[0\]/Q  constant_sensor_data_0/un3_g_data_I_5/A  constant_sensor_data_0/un3_g_data_I_5/Y  constant_sensor_data_0/g_data\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  write_address_traversal_0/current_count_RNO\[0\]/A  write_address_traversal_0/current_count_RNO\[0\]/Y  write_address_traversal_0/current_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[0\]/CLK  constant_sensor_data_0/g_counter\[0\]/Q  constant_sensor_data_0/g_counter_RNO\[0\]/A  constant_sensor_data_0/g_counter_RNO\[0\]/Y  constant_sensor_data_0/g_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  write_address_traversal_0/current_count_n1/A  write_address_traversal_0/current_count_n1/Y  write_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_n8/C  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_n10/C  read_address_traversal_0/current_count_n10/Y  read_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_n13/C  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_n11/C  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_n13/C  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_counter\[0\]/CLK  constant_sensor_data_0/g_counter\[0\]/Q  constant_sensor_data_0/un5_g_counter_1_I_5/A  constant_sensor_data_0/un5_g_counter_1_I_5/Y  constant_sensor_data_0/g_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  write_address_traversal_0/current_count_n17/C  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  read_address_traversal_0/current_count_n2/C  read_address_traversal_0/current_count_n2/Y  read_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_n4/C  read_address_traversal_0/current_count_n4/Y  read_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO\[0\]/C  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  read_address_traversal_0/current_count_n15/C  read_address_traversal_0/current_count_n15/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  write_address_traversal_0/current_count_n14/C  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  read_address_traversal_0/current_count_n17/C  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  write_address_traversal_0/current_count_n15/C  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_n19/C  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  write_address_traversal_0/current_count_n20/C  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  read_address_traversal_0/current_count_n21/C  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  write_address_traversal_0/current_count_n22/C  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  constant_sensor_data_0/mag_stack\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[11\]/CLK  constant_sensor_data_0/g_data\[11\]/Q  constant_sensor_data_0/un3_g_data_I_32/B  constant_sensor_data_0/un3_g_data_I_32/Y  constant_sensor_data_0/g_data\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[14\]/CLK  constant_sensor_data_0/g_data\[14\]/Q  constant_sensor_data_0/un3_g_data_I_40/B  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/g_data\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[15\]/CLK  constant_sensor_data_0/g_data\[15\]/Q  constant_sensor_data_0/un3_g_data_I_43/B  constant_sensor_data_0/un3_g_data_I_43/Y  constant_sensor_data_0/g_data\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[11\]/CLK  constant_sensor_data_0/g_data\[11\]/Q  constant_sensor_data_0/un3_g_data_I_32/B  constant_sensor_data_0/un3_g_data_I_32/Y  constant_sensor_data_0/geiger_stack\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[14\]/CLK  constant_sensor_data_0/g_data\[14\]/Q  constant_sensor_data_0/un3_g_data_I_40/B  constant_sensor_data_0/un3_g_data_I_40/Y  constant_sensor_data_0/geiger_stack\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[15\]/CLK  constant_sensor_data_0/g_data\[15\]/Q  constant_sensor_data_0/un3_g_data_I_43/B  constant_sensor_data_0/un3_g_data_I_43/Y  constant_sensor_data_0/geiger_stack\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNO/C  sdram_interface_0/pwr_up_hold_RNO/Y  sdram_interface_0/pwr_up_hold/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_4/A  clock_div_1MHZ_10HZ_0/un5_counter_I_4/Y  clock_div_1MHZ_10HZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[0\]/B  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[16\]/CLK  constant_sensor_data_0/g_data\[16\]/Q  constant_sensor_data_0/un3_g_data_I_46/B  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/g_data\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_46/B  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/g_data\[16\]/CLK  constant_sensor_data_0/g_data\[16\]/Q  constant_sensor_data_0/un3_g_data_I_46/B  constant_sensor_data_0/un3_g_data_I_46/Y  constant_sensor_data_0/geiger_stack\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_12/A  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/A  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  constant_sensor_data_0/mag_stack\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  constant_sensor_data_0/geiger_stack\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  constant_sensor_data_0/mag_stack\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  constant_sensor_data_0/geiger_stack\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  constant_sensor_data_0/geiger_stack\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  write_address_traversal_0/current_count_n23/C  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  read_address_traversal_0/current_count_n23/C  read_address_traversal_0/current_count_n23/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO\[1\]/A  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  constant_sensor_data_0/mag_stack\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  constant_sensor_data_0/mag_stack\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  constant_sensor_data_0/mag_stack\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  constant_sensor_data_0/mag_stack\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  constant_sensor_data_0/mag_stack\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  constant_sensor_data_0/mag_stack\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  constant_sensor_data_0/mag_stack\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_stabalize/CLK  sdram_interface_0/pwr_stabalize/Q  sdram_interface_0/pwr_stabalize_RNO/C  sdram_interface_0/pwr_stabalize_RNO/Y  sdram_interface_0/pwr_stabalize/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  constant_sensor_data_0/mag_stack\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  constant_sensor_data_0/mag_stack\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  constant_sensor_data_0/mag_stack\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  constant_sensor_data_0/mag_stack\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  constant_sensor_data_0/mag_stack\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  constant_sensor_data_0/mag_stack\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  constant_sensor_data_0/mag_stack\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[11\]/CLK  sdram_interface_0/address\[11\]/Q  sdram_interface_0/address_RNO\[11\]/B  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[12\]/CLK  sdram_interface_0/address\[12\]/Q  sdram_interface_0/address_RNO\[12\]/B  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  constant_sensor_data_0/geiger_stack\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  constant_sensor_data_0/geiger_stack\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  constant_sensor_data_0/geiger_stack\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  constant_sensor_data_0/geiger_stack\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  constant_sensor_data_0/geiger_stack\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  constant_sensor_data_0/geiger_stack\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  constant_sensor_data_0/geiger_stack\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  constant_sensor_data_0/mag_stack\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  constant_sensor_data_0/mag_stack\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  constant_sensor_data_0/mag_stack\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  constant_sensor_data_0/mag_stack\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  constant_sensor_data_0/mag_stack\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  constant_sensor_data_0/mag_stack\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  constant_sensor_data_0/geiger_stack\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  constant_sensor_data_0/geiger_stack\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  constant_sensor_data_0/geiger_stack\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  constant_sensor_data_0/geiger_stack\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  constant_sensor_data_0/geiger_stack\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  constant_sensor_data_0/geiger_stack\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  constant_sensor_data_0/geiger_stack\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  constant_sensor_data_0/geiger_stack\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  constant_sensor_data_0/geiger_stack\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  constant_sensor_data_0/geiger_stack\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  constant_sensor_data_0/geiger_stack\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  constant_sensor_data_0/geiger_stack\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  constant_sensor_data_0/geiger_stack\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_3\[0\]/CLK  sdram_interface_0/address_cl_3\[0\]/Q  sdram_interface_0/address_cl_3_RNO\[0\]/A  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_5\[0\]/CLK  sdram_interface_0/address_cl_5\[0\]/Q  sdram_interface_0/address_cl_5_RNO\[0\]/A  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_6\[0\]/CLK  sdram_interface_0/address_cl_6\[0\]/Q  sdram_interface_0/address_cl_6_RNO\[0\]/A  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_7\[0\]/CLK  sdram_interface_0/address_cl_7\[0\]/Q  sdram_interface_0/address_cl_7_RNO\[0\]/A  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_8\[0\]/CLK  sdram_interface_0/address_cl_8\[0\]/Q  sdram_interface_0/address_cl_8_RNO\[0\]/A  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_9\[0\]/CLK  sdram_interface_0/address_cl_9\[0\]/Q  sdram_interface_0/address_cl_9_RNO\[0\]/A  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_10\[0\]/CLK  sdram_interface_0/address_cl_10\[0\]/Q  sdram_interface_0/address_cl_10_RNO\[0\]/A  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_11\[0\]/CLK  sdram_interface_0/address_cl_11\[0\]/Q  sdram_interface_0/address_cl_11_RNO\[0\]/A  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  constant_sensor_data_0/mag_stack\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNO/A  constant_sensor_data_0/next_byte_control_RNO/Y  constant_sensor_data_0/next_byte_control/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNO/C  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  constant_sensor_data_0/geiger_stack\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_write/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_read/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  read_buffer_0/init_stage_tr3_5/A  read_buffer_0/init_stage_tr3_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/C  read_buffer_0/init_stage_RNO_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI18R54\[68\]/B  memory_controller_0/geig_buffer_RNI18R54\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/A  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_prev_RNI2SA7\[0\]/B  memory_controller_0/geig_prev_RNI2SA7\[0\]/Y  memory_controller_0/geig_prev_RNIMRL9\[36\]/C  memory_controller_0/geig_prev_RNIMRL9\[36\]/Y  memory_controller_0/geig_prev_RNIIJCS\[36\]/A  memory_controller_0/geig_prev_RNIIJCS\[36\]/Y  memory_controller_0/geig_prev_RNI82UB2\[18\]/C  memory_controller_0/geig_prev_RNI82UB2\[18\]/Y  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/B  memory_controller_0/geig_prev_RNI40JU3_2\[12\]/Y  memory_controller_0/schedule_RNIVFEE4\[2\]/B  memory_controller_0/schedule_RNIVFEE4\[2\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/A  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIPVQ54\[60\]/B  memory_controller_0/geig_buffer_RNIPVQ54\[60\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/A  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIU5S54\[74\]/B  memory_controller_0/geig_buffer_RNIU5S54\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/A  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI2AS54\[78\]/B  memory_controller_0/geig_buffer_RNI2AS54\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/A  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI08S54\[76\]/B  memory_controller_0/geig_buffer_RNI08S54\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/A  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIS3S54\[72\]/B  memory_controller_0/geig_buffer_RNIS3S54\[72\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/A  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIQ1S54\[70\]/B  memory_controller_0/geig_buffer_RNIQ1S54\[70\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/A  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIV5R54\[66\]/B  memory_controller_0/geig_buffer_RNIV5R54\[66\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/A  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIT3R54\[64\]/B  memory_controller_0/geig_buffer_RNIT3R54\[64\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/A  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNIR1R54\[62\]/B  memory_controller_0/geig_buffer_RNIR1R54\[62\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/A  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/B  memory_controller_0/geig_buffer_RNI9F6H4\[6\]/Y  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/A  memory_controller_0/mag_buffer_RNI6E2OH4\[6\]/Y  memory_controller_0/data_buffer_RNI8HDA89\[6\]/A  memory_controller_0/data_buffer_RNI8HDA89\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/B  memory_controller_0/geig_buffer_RNI5B6H4\[2\]/Y  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/A  memory_controller_0/mag_buffer_RNIU52OH4\[2\]/Y  memory_controller_0/data_buffer_RNIS4DA89\[2\]/A  memory_controller_0/data_buffer_RNIS4DA89\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/B  memory_controller_0/geig_buffer_RNI4A6H4\[1\]/Y  memory_controller_0/geig_buffer_RNITASNC2\[1\]/A  memory_controller_0/geig_buffer_RNITASNC2\[1\]/Y  memory_controller_0/data_buffer_RNIQ87A37\[1\]/A  memory_controller_0/data_buffer_RNIQ87A37\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/geiger_stack\[0\]/CLK  constant_sensor_data_0/geiger_stack\[0\]/Q  memory_controller_0/geig_buffer_RNI396H4\[0\]/B  memory_controller_0/geig_buffer_RNI396H4\[0\]/Y  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/A  memory_controller_0/mag_buffer_RNIQ12OH4\[0\]/Y  memory_controller_0/data_buffer_RNIMUCA89\[0\]/A  memory_controller_0/data_buffer_RNIMUCA89\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNI02234\[0\]/C  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNINCM61\[0\]/C  read_buffer_0/position_RNINCM61\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/un3_ts_delay_I_5/B  sdram_interface_0/un3_ts_delay_I_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/un3_ts_delay_I_8/B  sdram_interface_0/un3_ts_delay_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/un3_ts_delay_I_10/B  sdram_interface_0/un3_ts_delay_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/un3_ts_delay_I_67/B  sdram_interface_0/un3_ts_delay_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/pwr_stabalize_RNO/B  sdram_interface_0/pwr_stabalize_RNO/Y  sdram_interface_0/pwr_stabalize/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/pwr_up_hold_RNI4UDD6/B  sdram_interface_0/pwr_up_hold_RNI4UDD6/Y  sdram_interface_0/busy_RNO_7/B  sdram_interface_0/busy_RNO_7/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_0/C  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy/E  	(99999.3:99999.3:99999.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_RNIUC6J\[1\]/A  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/C  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/dqml_RNO_3/A  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/cke_RNO_7/B  sdram_interface_0/cke_RNO_7/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/un3_ts_delay_I_6/A  sdram_interface_0/un3_ts_delay_I_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D0_pad/E  SDRAM_D0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D1_pad/E  SDRAM_D1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D10_pad/E  SDRAM_D10_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D11_pad/E  SDRAM_D11_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D12_pad/E  SDRAM_D12_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D13_pad/E  SDRAM_D13_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D14_pad/E  SDRAM_D14_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D15_pad/E  SDRAM_D15_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D2_pad/E  SDRAM_D2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D3_pad/E  SDRAM_D3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D4_pad/E  SDRAM_D4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D5_pad/E  SDRAM_D5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D6_pad/E  SDRAM_D6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D7_pad/E  SDRAM_D7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D8_pad/E  SDRAM_D8_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/weVAL/CLK  sdram_interface_0/weVAL/Q  SDRAM_D9_pad/E  SDRAM_D9_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_4/A  sdram_interface_0/un3_ts_delay_I_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_5/A  sdram_interface_0/un3_ts_delay_I_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_8/A  sdram_interface_0/un3_ts_delay_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_10/A  sdram_interface_0/un3_ts_delay_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_67/A  sdram_interface_0/un3_ts_delay_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_RNIE5J9\[0\]/B  sdram_interface_0/ts_delay_RNIE5J9\[0\]/Y  sdram_interface_0/ts_delay_RNIUC6J\[1\]/C  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/C  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_6/B  sdram_interface_0/un3_ts_delay_I_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNI02234\[0\]/A  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNINCM61\[0\]/A  read_buffer_0/position_RNINCM61\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un3_ts_delay_I_26/B  sdram_interface_0/un3_ts_delay_I_26/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un3_ts_delay_I_27/C  sdram_interface_0/un3_ts_delay_I_27/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un3_ts_delay_I_31/B  sdram_interface_0/un3_ts_delay_I_31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un3_ts_delay_I_33/A  sdram_interface_0/un3_ts_delay_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_RNII17J\[9\]/A  sdram_interface_0/ts_delay_RNII17J\[9\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/C  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_23/B  sdram_interface_0/un3_ts_delay_I_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_27/B  sdram_interface_0/un3_ts_delay_I_27/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_29/C  sdram_interface_0/un3_ts_delay_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_RNIULJ9\[8\]/B  sdram_interface_0/ts_delay_RNIULJ9\[8\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/A  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_25/A  sdram_interface_0/un3_ts_delay_I_25/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un3_ts_delay_I_14/B  sdram_interface_0/un3_ts_delay_I_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un3_ts_delay_I_16/C  sdram_interface_0/un3_ts_delay_I_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un3_ts_delay_I_18/C  sdram_interface_0/un3_ts_delay_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/ts_delay_RNIOFJ9\[5\]/B  sdram_interface_0/ts_delay_RNIOFJ9\[5\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/B  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_17/B  sdram_interface_0/un3_ts_delay_I_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_19/C  sdram_interface_0/un3_ts_delay_I_19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_21/A  sdram_interface_0/un3_ts_delay_I_21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_29/A  sdram_interface_0/un3_ts_delay_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/B  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIM57J\[7\]/C  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un3_ts_delay_I_20/B  sdram_interface_0/un3_ts_delay_I_20/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un3_ts_delay_I_21/B  sdram_interface_0/un3_ts_delay_I_21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un3_ts_delay_I_29/B  sdram_interface_0/un3_ts_delay_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/ts_delay_RNIM57J\[7\]/A  sdram_interface_0/ts_delay_RNIM57J\[7\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/C  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_9/B  sdram_interface_0/un3_ts_delay_I_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_13/B  sdram_interface_0/un3_ts_delay_I_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_15/A  sdram_interface_0/un3_ts_delay_I_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_18/A  sdram_interface_0/un3_ts_delay_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_21/A  sdram_interface_0/un3_ts_delay_I_21/Y  sdram_interface_0/un3_ts_delay_I_24/C  sdram_interface_0/un3_ts_delay_I_24/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_21/A  sdram_interface_0/un3_ts_delay_I_21/Y  sdram_interface_0/un3_ts_delay_I_22/C  sdram_interface_0/un3_ts_delay_I_22/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_25/A  sdram_interface_0/un3_ts_delay_I_25/Y  sdram_interface_0/un3_ts_delay_I_26/A  sdram_interface_0/un3_ts_delay_I_26/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_15/A  sdram_interface_0/un3_ts_delay_I_15/Y  sdram_interface_0/un3_ts_delay_I_16/B  sdram_interface_0/un3_ts_delay_I_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_7/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_18/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un3_ts_delay_I_27/B  sdram_interface_0/un3_ts_delay_I_27/Y  sdram_interface_0/un3_ts_delay_I_28/A  sdram_interface_0/un3_ts_delay_I_28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_13/B  sdram_interface_0/un3_ts_delay_I_13/Y  sdram_interface_0/un3_ts_delay_I_14/A  sdram_interface_0/un3_ts_delay_I_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_RNIAKD61\[3\]/A  sdram_interface_0/ts_delay_RNIAKD61\[3\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/B  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_11/A  sdram_interface_0/un3_ts_delay_I_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un3_ts_delay_I_12/B  sdram_interface_0/un3_ts_delay_I_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un3_ts_delay_I_13/C  sdram_interface_0/un3_ts_delay_I_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un3_ts_delay_I_15/B  sdram_interface_0/un3_ts_delay_I_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un3_ts_delay_I_18/B  sdram_interface_0/un3_ts_delay_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_10/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_16/C  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un3_ts_delay_I_11/A  sdram_interface_0/un3_ts_delay_I_11/Y  sdram_interface_0/un3_ts_delay_I_12/A  sdram_interface_0/un3_ts_delay_I_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/B  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/Y  sdram_interface_0/ts_delay_RNICAD61\[1\]/A  sdram_interface_0/ts_delay_RNICAD61\[1\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/A  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_43/B  sdram_interface_0/un3_ts_delay_I_43/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_45/C  sdram_interface_0/un3_ts_delay_I_45/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_47/A  sdram_interface_0/un3_ts_delay_I_47/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_50/A  sdram_interface_0/un3_ts_delay_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_RNIILIP1\[15\]/A  sdram_interface_0/ts_delay_RNIILIP1\[15\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/A  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_7/B  sdram_interface_0/un3_ts_delay_I_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_8/C  sdram_interface_0/un3_ts_delay_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_10/C  sdram_interface_0/un3_ts_delay_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_8/C  sdram_interface_0/un3_ts_delay_I_8/Y  sdram_interface_0/un3_ts_delay_I_9/A  sdram_interface_0/un3_ts_delay_I_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_50/A  sdram_interface_0/un3_ts_delay_I_50/Y  sdram_interface_0/un3_ts_delay_I_52/C  sdram_interface_0/un3_ts_delay_I_52/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_50/A  sdram_interface_0/un3_ts_delay_I_50/Y  sdram_interface_0/un3_ts_delay_I_54/C  sdram_interface_0/un3_ts_delay_I_54/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un3_ts_delay_I_19/C  sdram_interface_0/un3_ts_delay_I_19/Y  sdram_interface_0/un3_ts_delay_I_20/A  sdram_interface_0/un3_ts_delay_I_20/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_45/C  sdram_interface_0/un3_ts_delay_I_45/Y  sdram_interface_0/un3_ts_delay_I_46/A  sdram_interface_0/un3_ts_delay_I_46/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_5/A  sdram_interface_0/un3_ts_delay_I_5/Y  sdram_interface_0/ts_delay\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un3_ts_delay_I_47/A  sdram_interface_0/un3_ts_delay_I_47/Y  sdram_interface_0/un3_ts_delay_I_48/C  sdram_interface_0/un3_ts_delay_I_48/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/C  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_15/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_18/C  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un3_ts_delay_I_16/C  sdram_interface_0/un3_ts_delay_I_16/Y  sdram_interface_0/un3_ts_delay_I_17/A  sdram_interface_0/un3_ts_delay_I_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_67/C  sdram_interface_0/un3_ts_delay_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_RNII9J9\[2\]/B  sdram_interface_0/ts_delay_RNII9J9\[2\]/Y  sdram_interface_0/ts_delay_RNII17J\[9\]/C  sdram_interface_0/ts_delay_RNII17J\[9\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/C  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_35/B  sdram_interface_0/un3_ts_delay_I_35/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_36/C  sdram_interface_0/un3_ts_delay_I_36/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_38/A  sdram_interface_0/un3_ts_delay_I_38/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_41/A  sdram_interface_0/un3_ts_delay_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_12/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_19/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un3_ts_delay_I_67/C  sdram_interface_0/un3_ts_delay_I_67/Y  sdram_interface_0/un3_ts_delay_I_68/A  sdram_interface_0/un3_ts_delay_I_68/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_36/C  sdram_interface_0/un3_ts_delay_I_36/Y  sdram_interface_0/un3_ts_delay_I_37/A  sdram_interface_0/un3_ts_delay_I_37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un3_ts_delay_I_38/A  sdram_interface_0/un3_ts_delay_I_38/Y  sdram_interface_0/un3_ts_delay_I_39/C  sdram_interface_0/un3_ts_delay_I_39/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/A  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/B  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un3_ts_delay_I_28/B  sdram_interface_0/un3_ts_delay_I_28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un3_ts_delay_I_31/C  sdram_interface_0/un3_ts_delay_I_31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un3_ts_delay_I_33/B  sdram_interface_0/un3_ts_delay_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/un3_ts_delay_I_4/A  sdram_interface_0/un3_ts_delay_I_4/Y  sdram_interface_0/ts_delay\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un3_ts_delay_I_31/C  sdram_interface_0/un3_ts_delay_I_31/Y  sdram_interface_0/un3_ts_delay_I_32/A  sdram_interface_0/un3_ts_delay_I_32/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_19/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/ts_delay_RNIG0OS\[10\]/B  sdram_interface_0/ts_delay_RNIG0OS\[10\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/B  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_9/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/un3_ts_delay_I_37/B  sdram_interface_0/un3_ts_delay_I_37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/un3_ts_delay_I_38/B  sdram_interface_0/un3_ts_delay_I_38/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/un3_ts_delay_I_41/B  sdram_interface_0/un3_ts_delay_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/ts_delay_RNIADIP1\[13\]/A  sdram_interface_0/ts_delay_RNIADIP1\[13\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/C  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un3_ts_delay_I_53/B  sdram_interface_0/un3_ts_delay_I_53/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un3_ts_delay_I_55/C  sdram_interface_0/un3_ts_delay_I_55/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un3_ts_delay_I_57/A  sdram_interface_0/un3_ts_delay_I_57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un3_ts_delay_I_60/A  sdram_interface_0/un3_ts_delay_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_RNI0HOS\[18\]/B  sdram_interface_0/ts_delay_RNI0HOS\[18\]/Y  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/C  sdram_interface_0/ts_delay_RNIKLGP1\[12\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/B  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_5/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/un3_ts_delay_I_56/B  sdram_interface_0/un3_ts_delay_I_56/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/un3_ts_delay_I_57/B  sdram_interface_0/un3_ts_delay_I_57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/un3_ts_delay_I_60/B  sdram_interface_0/un3_ts_delay_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un3_ts_delay_I_57/A  sdram_interface_0/un3_ts_delay_I_57/Y  sdram_interface_0/un3_ts_delay_I_58/C  sdram_interface_0/un3_ts_delay_I_58/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/ts_delay_RNI2JOS\[19\]/B  sdram_interface_0/ts_delay_RNI2JOS\[19\]/Y  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/C  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/A  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_5/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/un3_ts_delay_I_62/B  sdram_interface_0/un3_ts_delay_I_62/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/un3_ts_delay_I_63/B  sdram_interface_0/un3_ts_delay_I_63/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/un3_ts_delay_I_66/B  sdram_interface_0/un3_ts_delay_I_66/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/ts_delay_RNIK6QS\[21\]/B  sdram_interface_0/ts_delay_RNIK6QS\[21\]/Y  sdram_interface_0/ts_delay_RNIADIP1\[13\]/C  sdram_interface_0/ts_delay_RNIADIP1\[13\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/C  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_1/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  memory_controller_0/mag_prev\[34\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  memory_controller_0/mag_buffer\[34\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/B  memory_controller_0/mag_buffer_RNIDCHH42\[34\]/Y  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/B  memory_controller_0/mag_buffer_RNIMLVCH4\[34\]/Y  memory_controller_0/data_buffer_RNI952089\[34\]/A  memory_controller_0/data_buffer_RNI952089\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[34\]/CLK  constant_sensor_data_0/mag_stack\[34\]/Q  memory_controller_0/mag_prev_RNIIGCR1\[34\]/A  memory_controller_0/mag_prev_RNIIGCR1\[34\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/C  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  memory_controller_0/mag_prev\[32\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  memory_controller_0/mag_buffer\[32\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  memory_controller_0/mag_prev_RNI74KT\[32\]/B  memory_controller_0/mag_prev_RNI74KT\[32\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/B  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[32\]/CLK  constant_sensor_data_0/mag_stack\[32\]/Q  memory_controller_0/mag_buffer_RNI98HH42\[32\]/B  memory_controller_0/mag_buffer_RNI98HH42\[32\]/Y  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/B  memory_controller_0/mag_buffer_RNIEDVCH4\[32\]/Y  memory_controller_0/data_buffer_RNIVQ1089\[32\]/A  memory_controller_0/data_buffer_RNIVQ1089\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/un3_ts_delay_I_32/B  sdram_interface_0/un3_ts_delay_I_32/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/un3_ts_delay_I_33/C  sdram_interface_0/un3_ts_delay_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_9/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/A  sdram_interface_0/ts_delay_RNIKLGP1\[11\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/A  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  memory_controller_0/mag_prev\[64\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  memory_controller_0/mag_buffer\[64\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  memory_controller_0/mag_buffer_RNIJONH42\[64\]/B  memory_controller_0/mag_buffer_RNIJONH42\[64\]/Y  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/B  memory_controller_0/mag_buffer_RNI80EEH4\[64\]/Y  memory_controller_0/data_buffer_RNIULJ189\[64\]/A  memory_controller_0/data_buffer_RNIULJ189\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[64\]/CLK  constant_sensor_data_0/mag_stack\[64\]/Q  memory_controller_0/mag_prev_RNIAHLR1\[64\]/A  memory_controller_0/mag_prev_RNIAHLR1\[64\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/C  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/un3_ts_delay_I_49/B  sdram_interface_0/un3_ts_delay_I_49/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/un3_ts_delay_I_50/C  sdram_interface_0/un3_ts_delay_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/ts_delay_RNIUEOS\[17\]/B  sdram_interface_0/ts_delay_RNIUEOS\[17\]/Y  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/B  sdram_interface_0/ts_delay_RNIIAJP1\[7\]/Y  sdram_interface_0/init_counter_RNIT96R3\[0\]/B  sdram_interface_0/init_counter_RNIT96R3\[0\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/C  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_6/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un3_ts_delay_I_46/B  sdram_interface_0/un3_ts_delay_I_46/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un3_ts_delay_I_47/B  sdram_interface_0/un3_ts_delay_I_47/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un3_ts_delay_I_50/B  sdram_interface_0/un3_ts_delay_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/ts_delay_RNISCOS\[16\]/B  sdram_interface_0/ts_delay_RNISCOS\[16\]/Y  sdram_interface_0/ts_delay_RNIUENC2\[9\]/A  sdram_interface_0/ts_delay_RNIUENC2\[9\]/Y  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/C  sdram_interface_0/ts_delay_RNI6QOV5\[11\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/A  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_6/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB0_pad/E  DB0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB1_pad/E  DB1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB2_pad/E  DB2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB3_pad/E  DB3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB4_pad/E  DB4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB5_pad/E  DB5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB6_pad/E  DB6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  DB7_pad/E  DB7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  memory_controller_0/mag_prev\[35\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  memory_controller_0/mag_buffer\[35\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  memory_controller_0/mag_buffer_RNIFEHH42\[35\]/B  memory_controller_0/mag_buffer_RNIFEHH42\[35\]/Y  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/B  memory_controller_0/mag_buffer_RNIQPVCH4\[35\]/Y  memory_controller_0/data_buffer_RNIEA2089\[35\]/A  memory_controller_0/data_buffer_RNIEA2089\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[35\]/CLK  constant_sensor_data_0/mag_stack\[35\]/Q  memory_controller_0/mag_prev_RNIDAKT\[35\]/B  memory_controller_0/mag_prev_RNIDAKT\[35\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/A  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  memory_controller_0/mag_prev\[39\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  memory_controller_0/mag_buffer\[39\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  memory_controller_0/mag_prev_RNILIKT\[39\]/B  memory_controller_0/mag_prev_RNILIKT\[39\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/A  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[39\]/CLK  constant_sensor_data_0/mag_stack\[39\]/Q  memory_controller_0/mag_buffer_RNINMHH42\[39\]/B  memory_controller_0/mag_buffer_RNINMHH42\[39\]/Y  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/B  memory_controller_0/mag_buffer_RNIAA0DH4\[39\]/Y  memory_controller_0/data_buffer_RNI2V2089\[39\]/A  memory_controller_0/data_buffer_RNI2V2089\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  memory_controller_0/mag_prev\[40\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  memory_controller_0/mag_buffer\[40\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  memory_controller_0/mag_buffer_RNI78JH42\[40\]/B  memory_controller_0/mag_buffer_RNI78JH42\[40\]/Y  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/B  memory_controller_0/mag_buffer_RNIAD3DH4\[40\]/Y  memory_controller_0/data_buffer_RNIQQ6089\[40\]/A  memory_controller_0/data_buffer_RNIQQ6089\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[40\]/CLK  constant_sensor_data_0/mag_stack\[40\]/Q  memory_controller_0/mag_prev_RNI54MT\[40\]/B  memory_controller_0/mag_prev_RNI54MT\[40\]/Y  memory_controller_0/mag_prev_RNIE88R1\[24\]/C  memory_controller_0/mag_prev_RNIE88R1\[24\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/B  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  memory_controller_0/mag_prev\[37\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  memory_controller_0/mag_buffer\[37\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  memory_controller_0/mag_prev_RNIHEKT\[37\]/B  memory_controller_0/mag_prev_RNIHEKT\[37\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/A  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[37\]/CLK  constant_sensor_data_0/mag_stack\[37\]/Q  memory_controller_0/mag_buffer_RNIJIHH42\[37\]/B  memory_controller_0/mag_buffer_RNIJIHH42\[37\]/Y  memory_controller_0/mag_buffer_RNI220DH4\[37\]/B  memory_controller_0/mag_buffer_RNI220DH4\[37\]/Y  memory_controller_0/data_buffer_RNIOK2089\[37\]/A  memory_controller_0/data_buffer_RNIOK2089\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  memory_controller_0/mag_prev\[43\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  memory_controller_0/mag_buffer\[43\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/B  memory_controller_0/mag_buffer_RNIDEJH42\[43\]/Y  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/B  memory_controller_0/mag_buffer_RNIMP3DH4\[43\]/Y  memory_controller_0/data_buffer_RNI9A7089\[43\]/A  memory_controller_0/data_buffer_RNI9A7089\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[43\]/CLK  constant_sensor_data_0/mag_stack\[43\]/Q  memory_controller_0/mag_prev_RNIBAMT\[43\]/B  memory_controller_0/mag_prev_RNIBAMT\[43\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/A  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  memory_controller_0/mag_prev\[46\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  memory_controller_0/mag_buffer\[46\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/B  memory_controller_0/mag_buffer_RNIJKJH42\[46\]/Y  memory_controller_0/mag_buffer_RNI264DH4\[46\]/B  memory_controller_0/mag_buffer_RNI264DH4\[46\]/Y  memory_controller_0/data_buffer_RNIOP7089\[46\]/A  memory_controller_0/data_buffer_RNIOP7089\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[46\]/CLK  constant_sensor_data_0/mag_stack\[46\]/Q  memory_controller_0/mag_prev_RNIU0HR1\[46\]/A  memory_controller_0/mag_prev_RNIU0HR1\[46\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/A  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  memory_controller_0/mag_prev\[33\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  memory_controller_0/mag_buffer\[33\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  memory_controller_0/mag_prev_RNI96KT\[33\]/B  memory_controller_0/mag_prev_RNI96KT\[33\]/Y  memory_controller_0/mag_prev_RNIMC4R1\[17\]/C  memory_controller_0/mag_prev_RNIMC4R1\[17\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/A  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[33\]/CLK  constant_sensor_data_0/mag_stack\[33\]/Q  memory_controller_0/mag_buffer_RNIBAHH42\[33\]/B  memory_controller_0/mag_buffer_RNIBAHH42\[33\]/Y  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/B  memory_controller_0/mag_buffer_RNIIHVCH4\[33\]/Y  memory_controller_0/data_buffer_RNI402089\[33\]/A  memory_controller_0/data_buffer_RNI402089\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  memory_controller_0/mag_prev\[52\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  memory_controller_0/mag_buffer\[52\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  memory_controller_0/mag_prev_RNIBCOT\[52\]/B  memory_controller_0/mag_prev_RNIBCOT\[52\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/B  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[52\]/CLK  constant_sensor_data_0/mag_stack\[52\]/Q  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/B  memory_controller_0/mag_buffer_RNIDGLH42\[52\]/Y  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/B  memory_controller_0/mag_buffer_RNITM5NH4\[52\]/Y  memory_controller_0/data_buffer_RNIG8AA89\[52\]/A  memory_controller_0/data_buffer_RNIG8AA89\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  memory_controller_0/mag_prev\[55\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  memory_controller_0/mag_buffer\[55\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/B  memory_controller_0/mag_buffer_RNIJMLH42\[55\]/Y  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/A  memory_controller_0/mag_buffer_RNIBQG8D4\[55\]/Y  memory_controller_0/data_buffer_RNI1FLR39\[55\]/A  memory_controller_0/data_buffer_RNI1FLR39\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[55\]/CLK  constant_sensor_data_0/mag_stack\[55\]/Q  memory_controller_0/mag_prev_RNI6DLR1\[55\]/A  memory_controller_0/mag_prev_RNI6DLR1\[55\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/C  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  memory_controller_0/mag_prev\[58\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  memory_controller_0/mag_buffer\[58\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/B  memory_controller_0/mag_buffer_RNIPSLH42\[58\]/Y  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/B  memory_controller_0/mag_buffer_RNIF96NH4\[58\]/Y  memory_controller_0/data_buffer_RNI81BA89\[58\]/A  memory_controller_0/data_buffer_RNI81BA89\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[58\]/CLK  constant_sensor_data_0/mag_stack\[58\]/Q  memory_controller_0/mag_prev_RNI6PRO1\[58\]/A  memory_controller_0/mag_prev_RNI6PRO1\[58\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/A  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  memory_controller_0/row_out_RNO\[12\]/B  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  memory_controller_0/schedule72_12/B  memory_controller_0/schedule72_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  read_buffer_0/init_stage_tr3_5/B  read_buffer_0/init_stage_tr3_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  memory_controller_0/row_out_RNO\[10\]/B  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  memory_controller_0/schedule72_10/B  memory_controller_0/schedule72_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  read_buffer_0/init_stage_RNO_3\[0\]/B  read_buffer_0/init_stage_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  memory_controller_0/schedule72_9/B  memory_controller_0/schedule72_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  memory_controller_0/row_out_RNO\[9\]/B  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/C  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_RNO_3\[0\]/C  read_buffer_0/init_stage_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  memory_controller_0/row_out_RNO\[7\]/B  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  memory_controller_0/schedule72_NE_0/A  memory_controller_0/schedule72_NE_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  read_buffer_0/init_stage_RNO_1\[0\]/C  read_buffer_0/init_stage_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/un3_ts_delay_I_40/B  sdram_interface_0/un3_ts_delay_I_40/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/un3_ts_delay_I_41/C  sdram_interface_0/un3_ts_delay_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/ts_delay_RNIO8OS\[14\]/B  sdram_interface_0/ts_delay_RNIO8OS\[14\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/B  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  memory_controller_0/mag_prev\[62\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  memory_controller_0/mag_buffer\[62\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  memory_controller_0/mag_prev_RNIDGQT\[62\]/B  memory_controller_0/mag_prev_RNIDGQT\[62\]/Y  memory_controller_0/mag_prev_RNIU0HR1\[46\]/C  memory_controller_0/mag_prev_RNIU0HR1\[46\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/A  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[62\]/CLK  constant_sensor_data_0/mag_stack\[62\]/Q  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/B  memory_controller_0/mag_buffer_RNIFKNH42\[62\]/Y  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/B  memory_controller_0/mag_buffer_RNI2QDEH4\[62\]/Y  memory_controller_0/data_buffer_RNIMDJ189\[62\]/A  memory_controller_0/data_buffer_RNIMDJ189\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  memory_controller_0/mag_prev\[65\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  memory_controller_0/mag_buffer\[65\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  memory_controller_0/mag_prev_RNIJMQT\[65\]/B  memory_controller_0/mag_prev_RNIJMQT\[65\]/Y  memory_controller_0/mag_prev_RNIADHR1\[49\]/C  memory_controller_0/mag_prev_RNIADHR1\[49\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/B  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[65\]/CLK  constant_sensor_data_0/mag_stack\[65\]/Q  memory_controller_0/mag_buffer_RNILQNH42\[65\]/B  memory_controller_0/mag_buffer_RNILQNH42\[65\]/Y  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/A  memory_controller_0/mag_buffer_RNIDUI8D4\[65\]/Y  memory_controller_0/data_buffer_RNI4LOR39\[65\]/A  memory_controller_0/data_buffer_RNI4LOR39\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  memory_controller_0/mag_prev\[69\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  memory_controller_0/mag_buffer\[69\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/B  memory_controller_0/mag_buffer_RNIT2OH42\[69\]/Y  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/A  memory_controller_0/mag_buffer_RNIL6J8D4\[69\]/Y  memory_controller_0/data_buffer_RNIG1PR39\[69\]/A  memory_controller_0/data_buffer_RNIG1PR39\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[69\]/CLK  constant_sensor_data_0/mag_stack\[69\]/Q  memory_controller_0/mag_prev_RNI63BR1\[69\]/A  memory_controller_0/mag_prev_RNI63BR1\[69\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/A  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  memory_controller_0/mag_prev\[67\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  memory_controller_0/mag_buffer\[67\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  memory_controller_0/mag_prev_RNINQQT\[67\]/B  memory_controller_0/mag_prev_RNINQQT\[67\]/Y  memory_controller_0/mag_prev_RNI05JR1\[51\]/C  memory_controller_0/mag_prev_RNI05JR1\[51\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/C  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[67\]/CLK  constant_sensor_data_0/mag_stack\[67\]/Q  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/B  memory_controller_0/mag_buffer_RNIPUNH42\[67\]/Y  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/A  memory_controller_0/mag_buffer_RNIH2J8D4\[67\]/Y  memory_controller_0/data_buffer_RNIAROR39\[67\]/A  memory_controller_0/data_buffer_RNIAROR39\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  memory_controller_0/mag_prev\[70\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  memory_controller_0/mag_buffer\[70\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  memory_controller_0/mag_prev_RNIBGST\[70\]/B  memory_controller_0/mag_prev_RNIBGST\[70\]/Y  memory_controller_0/mag_prev_RNI09NR1\[66\]/C  memory_controller_0/mag_prev_RNI09NR1\[66\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/B  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[70\]/CLK  constant_sensor_data_0/mag_stack\[70\]/Q  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/B  memory_controller_0/mag_buffer_RNIDKPH42\[70\]/Y  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/B  memory_controller_0/mag_buffer_RNIVPGEH4\[70\]/Y  memory_controller_0/data_buffer_RNIIDN189\[70\]/A  memory_controller_0/data_buffer_RNIIDN189\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  memory_controller_0/mag_prev\[73\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  memory_controller_0/mag_buffer\[73\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  memory_controller_0/mag_prev_RNIHMST\[73\]/B  memory_controller_0/mag_prev_RNIHMST\[73\]/Y  memory_controller_0/mag_prev_RNIU4LR1\[53\]/C  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[73\]/CLK  constant_sensor_data_0/mag_stack\[73\]/Q  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/B  memory_controller_0/mag_buffer_RNIJQPH42\[73\]/Y  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/A  memory_controller_0/mag_buffer_RNIBUK8D4\[73\]/Y  memory_controller_0/data_buffer_RNI1LRR39\[73\]/A  memory_controller_0/data_buffer_RNI1LRR39\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/un3_ts_delay_I_59/B  sdram_interface_0/un3_ts_delay_I_59/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/un3_ts_delay_I_60/C  sdram_interface_0/un3_ts_delay_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/ts_delay_RNII4QS\[20\]/B  sdram_interface_0/ts_delay_RNII4QS\[20\]/Y  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/A  sdram_interface_0/ts_delay_RNIKQ4J3\[13\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/C  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_1/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  memory_controller_0/mag_prev\[76\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  memory_controller_0/mag_buffer\[76\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/B  memory_controller_0/mag_buffer_RNIP0QH42\[76\]/Y  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/B  memory_controller_0/mag_buffer_RNIHCHEH4\[76\]/Y  memory_controller_0/data_buffer_RNIA6O189\[76\]/A  memory_controller_0/data_buffer_RNIA6O189\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[76\]/CLK  constant_sensor_data_0/mag_stack\[76\]/Q  memory_controller_0/mag_prev_RNIOMCR1\[76\]/A  memory_controller_0/mag_prev_RNIOMCR1\[76\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/A  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/un3_ts_delay_I_65/B  sdram_interface_0/un3_ts_delay_I_65/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/un3_ts_delay_I_66/C  sdram_interface_0/un3_ts_delay_I_66/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/ts_delay_RNIM8QS\[22\]/B  sdram_interface_0/ts_delay_RNIM8QS\[22\]/Y  sdram_interface_0/ts_delay_RNIAKD61\[3\]/C  sdram_interface_0/ts_delay_RNIAKD61\[3\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/B  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_0/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  memory_controller_0/mag_prev\[36\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  memory_controller_0/mag_buffer\[36\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  memory_controller_0/mag_prev_RNIFCKT\[36\]/B  memory_controller_0/mag_prev_RNIFCKT\[36\]/Y  memory_controller_0/mag_prev_RNIG86R1\[20\]/C  memory_controller_0/mag_prev_RNIG86R1\[20\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/C  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[36\]/CLK  constant_sensor_data_0/mag_stack\[36\]/Q  memory_controller_0/mag_buffer_RNIHGHH42\[36\]/B  memory_controller_0/mag_buffer_RNIHGHH42\[36\]/Y  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/B  memory_controller_0/mag_buffer_RNIUTVCH4\[36\]/Y  memory_controller_0/data_buffer_RNIJF2089\[36\]/A  memory_controller_0/data_buffer_RNIJF2089\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  memory_controller_0/mag_prev\[41\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  memory_controller_0/mag_buffer\[41\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  memory_controller_0/mag_buffer_RNI9AJH42\[41\]/B  memory_controller_0/mag_buffer_RNI9AJH42\[41\]/Y  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/B  memory_controller_0/mag_buffer_RNIEH3DH4\[41\]/Y  memory_controller_0/data_buffer_RNIVV6089\[41\]/A  memory_controller_0/data_buffer_RNIVV6089\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[41\]/CLK  constant_sensor_data_0/mag_stack\[41\]/Q  memory_controller_0/mag_prev_RNI76MT\[41\]/B  memory_controller_0/mag_prev_RNI76MT\[41\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/A  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  memory_controller_0/mag_prev\[38\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  memory_controller_0/mag_buffer\[38\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  memory_controller_0/mag_buffer_RNILKHH42\[38\]/B  memory_controller_0/mag_buffer_RNILKHH42\[38\]/Y  memory_controller_0/mag_buffer_RNI660DH4\[38\]/B  memory_controller_0/mag_buffer_RNI660DH4\[38\]/Y  memory_controller_0/data_buffer_RNITP2089\[38\]/A  memory_controller_0/data_buffer_RNITP2089\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[38\]/CLK  constant_sensor_data_0/mag_stack\[38\]/Q  memory_controller_0/mag_prev_RNIJGKT\[38\]/B  memory_controller_0/mag_prev_RNIJGKT\[38\]/Y  memory_controller_0/mag_prev_RNIOG6R1\[22\]/C  memory_controller_0/mag_prev_RNIOG6R1\[22\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/B  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  memory_controller_0/mag_prev\[44\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  memory_controller_0/mag_buffer\[44\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/B  memory_controller_0/mag_buffer_RNIFGJH42\[44\]/Y  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/B  memory_controller_0/mag_buffer_RNIQT3DH4\[44\]/Y  memory_controller_0/data_buffer_RNIEF7089\[44\]/A  memory_controller_0/data_buffer_RNIEF7089\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[44\]/CLK  constant_sensor_data_0/mag_stack\[44\]/Q  memory_controller_0/mag_prev_RNIMOGR1\[44\]/A  memory_controller_0/mag_prev_RNIMOGR1\[44\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/B  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  memory_controller_0/mag_prev\[47\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  memory_controller_0/mag_buffer\[47\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  memory_controller_0/mag_buffer_RNILMJH42\[47\]/B  memory_controller_0/mag_buffer_RNILMJH42\[47\]/Y  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/B  memory_controller_0/mag_buffer_RNI6A4DH4\[47\]/Y  memory_controller_0/data_buffer_RNITU7089\[47\]/A  memory_controller_0/data_buffer_RNITU7089\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[47\]/CLK  constant_sensor_data_0/mag_stack\[47\]/Q  memory_controller_0/mag_prev_RNI25HR1\[47\]/A  memory_controller_0/mag_prev_RNI25HR1\[47\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/A  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  memory_controller_0/mag_prev\[50\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  memory_controller_0/mag_buffer\[50\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  memory_controller_0/mag_prev_RNI78OT\[50\]/B  memory_controller_0/mag_prev_RNI78OT\[50\]/Y  memory_controller_0/mag_prev_RNIIGCR1\[34\]/C  memory_controller_0/mag_prev_RNIIGCR1\[34\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/C  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[50\]/CLK  constant_sensor_data_0/mag_stack\[50\]/Q  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/B  memory_controller_0/mag_buffer_RNI9CLH42\[50\]/Y  memory_controller_0/mag_buffer_RNING5NH4\[50\]/B  memory_controller_0/mag_buffer_RNING5NH4\[50\]/Y  memory_controller_0/data_buffer_RNI80AA89\[50\]/A  memory_controller_0/data_buffer_RNI80AA89\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  memory_controller_0/mag_prev\[53\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  memory_controller_0/mag_buffer\[53\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  memory_controller_0/mag_buffer_RNIFILH42\[53\]/B  memory_controller_0/mag_buffer_RNIFILH42\[53\]/Y  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/A  memory_controller_0/mag_buffer_RNI7MG8D4\[53\]/Y  memory_controller_0/data_buffer_RNIR8LR39\[53\]/A  memory_controller_0/data_buffer_RNIR8LR39\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[53\]/CLK  constant_sensor_data_0/mag_stack\[53\]/Q  memory_controller_0/mag_prev_RNIU4LR1\[53\]/A  memory_controller_0/mag_prev_RNIU4LR1\[53\]/Y  memory_controller_0/mag_prev_RNIIHRM3\[21\]/C  memory_controller_0/mag_prev_RNIIHRM3\[21\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/C  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  memory_controller_0/mag_prev\[56\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  memory_controller_0/mag_buffer\[56\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  memory_controller_0/mag_buffer_RNILOLH42\[56\]/B  memory_controller_0/mag_buffer_RNILOLH42\[56\]/Y  memory_controller_0/mag_buffer_RNI936NH4\[56\]/B  memory_controller_0/mag_buffer_RNI936NH4\[56\]/Y  memory_controller_0/data_buffer_RNI0PAA89\[56\]/A  memory_controller_0/data_buffer_RNI0PAA89\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[56\]/CLK  constant_sensor_data_0/mag_stack\[56\]/Q  memory_controller_0/mag_prev_RNIG2RO1\[56\]/A  memory_controller_0/mag_prev_RNIG2RO1\[56\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/A  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  memory_controller_0/mag_prev\[59\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  memory_controller_0/mag_buffer\[59\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  memory_controller_0/mag_buffer_RNIRULH42\[59\]/B  memory_controller_0/mag_buffer_RNIRULH42\[59\]/Y  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/A  memory_controller_0/mag_buffer_RNIJ2H8D4\[59\]/Y  memory_controller_0/data_buffer_RNIDRLR39\[59\]/A  memory_controller_0/data_buffer_RNIDRLR39\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[59\]/CLK  constant_sensor_data_0/mag_stack\[59\]/Q  memory_controller_0/mag_prev_RNIOI8R1\[59\]/A  memory_controller_0/mag_prev_RNIOI8R1\[59\]/Y  memory_controller_0/mag_prev_RNII7HM3\[27\]/C  memory_controller_0/mag_prev_RNII7HM3\[27\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/C  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  memory_controller_0/row_out_RNO\[3\]/B  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  memory_controller_0/schedule72_3/B  memory_controller_0/schedule72_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  read_buffer_0/init_stage_RNO_2\[0\]/B  read_buffer_0/init_stage_RNO_2\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  memory_controller_0/row_out_RNO\[6\]/B  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  memory_controller_0/schedule72_6/B  memory_controller_0/schedule72_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  read_buffer_0/init_stage_RNO_4\[0\]/B  read_buffer_0/init_stage_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  memory_controller_0/row_out_RNO\[11\]/B  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  memory_controller_0/schedule72_11/B  memory_controller_0/schedule72_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  read_buffer_0/init_stage_RNO_4\[0\]/A  read_buffer_0/init_stage_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  memory_controller_0/row_out_RNO\[8\]/B  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  memory_controller_0/schedule72_8/B  memory_controller_0/schedule72_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  read_buffer_0/init_stage_RNO_1\[0\]/B  read_buffer_0/init_stage_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  memory_controller_0/mag_prev\[63\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  memory_controller_0/mag_buffer\[63\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  memory_controller_0/mag_prev_RNIFIQT\[63\]/B  memory_controller_0/mag_prev_RNIFIQT\[63\]/Y  memory_controller_0/mag_prev_RNI25HR1\[47\]/C  memory_controller_0/mag_prev_RNI25HR1\[47\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/A  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[63\]/CLK  constant_sensor_data_0/mag_stack\[63\]/Q  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/B  memory_controller_0/mag_buffer_RNIHMNH42\[63\]/Y  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/A  memory_controller_0/mag_buffer_RNI9QI8D4\[63\]/Y  memory_controller_0/data_buffer_RNIUEOR39\[63\]/A  memory_controller_0/data_buffer_RNIUEOR39\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  memory_controller_0/mag_prev\[66\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  memory_controller_0/mag_buffer\[66\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  memory_controller_0/mag_buffer_RNINSNH42\[66\]/B  memory_controller_0/mag_buffer_RNINSNH42\[66\]/Y  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/B  memory_controller_0/mag_buffer_RNIE6EEH4\[66\]/Y  memory_controller_0/data_buffer_RNI6UJ189\[66\]/A  memory_controller_0/data_buffer_RNI6UJ189\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[66\]/CLK  constant_sensor_data_0/mag_stack\[66\]/Q  memory_controller_0/mag_prev_RNI09NR1\[66\]/A  memory_controller_0/mag_prev_RNI09NR1\[66\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/B  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  memory_controller_0/mag_prev\[68\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  memory_controller_0/mag_buffer\[68\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  memory_controller_0/mag_prev_RNIPSQT\[68\]/B  memory_controller_0/mag_prev_RNIPSQT\[68\]/Y  memory_controller_0/mag_prev_RNIAHLR1\[64\]/C  memory_controller_0/mag_prev_RNIAHLR1\[64\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/C  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[68\]/CLK  constant_sensor_data_0/mag_stack\[68\]/Q  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/B  memory_controller_0/mag_buffer_RNIR0OH42\[68\]/Y  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/B  memory_controller_0/mag_buffer_RNIKCEEH4\[68\]/Y  memory_controller_0/data_buffer_RNIE6K189\[68\]/A  memory_controller_0/data_buffer_RNIE6K189\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  memory_controller_0/mag_prev\[71\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  memory_controller_0/mag_buffer\[71\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  memory_controller_0/mag_prev_RNIDIST\[71\]/B  memory_controller_0/mag_prev_RNIDIST\[71\]/Y  memory_controller_0/mag_prev_RNIEBPM3\[18\]/B  memory_controller_0/mag_prev_RNIEBPM3\[18\]/Y  memory_controller_0/mag_prev_RNI41LD7\[17\]/C  memory_controller_0/mag_prev_RNI41LD7\[17\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/B  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[71\]/CLK  constant_sensor_data_0/mag_stack\[71\]/Q  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/B  memory_controller_0/mag_buffer_RNIFMPH42\[71\]/Y  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/A  memory_controller_0/mag_buffer_RNI7QK8D4\[71\]/Y  memory_controller_0/data_buffer_RNIRERR39\[71\]/A  memory_controller_0/data_buffer_RNIRERR39\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  memory_controller_0/mag_prev\[74\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  memory_controller_0/mag_buffer\[74\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  memory_controller_0/mag_prev_RNIJOST\[74\]/B  memory_controller_0/mag_prev_RNIJOST\[74\]/Y  memory_controller_0/mag_prev_RNI29LR1\[54\]/C  memory_controller_0/mag_prev_RNI29LR1\[54\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/A  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[74\]/CLK  constant_sensor_data_0/mag_stack\[74\]/Q  memory_controller_0/mag_buffer_RNILSPH42\[74\]/B  memory_controller_0/mag_buffer_RNILSPH42\[74\]/Y  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/B  memory_controller_0/mag_buffer_RNIB6HEH4\[74\]/Y  memory_controller_0/data_buffer_RNI2UN189\[74\]/A  memory_controller_0/data_buffer_RNI2UN189\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  memory_controller_0/mag_prev\[77\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  memory_controller_0/mag_buffer\[77\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  memory_controller_0/mag_prev_RNIPUST\[77\]/B  memory_controller_0/mag_prev_RNIPUST\[77\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/A  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[77\]/CLK  constant_sensor_data_0/mag_stack\[77\]/Q  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/B  memory_controller_0/mag_buffer_RNIR2QH42\[77\]/Y  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/A  memory_controller_0/mag_buffer_RNIJ6L8D4\[77\]/Y  memory_controller_0/data_buffer_RNID1SR39\[77\]/A  memory_controller_0/data_buffer_RNID1SR39\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  memory_controller_0/mag_prev\[42\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  memory_controller_0/mag_buffer\[42\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  memory_controller_0/mag_prev_RNI98MT\[42\]/B  memory_controller_0/mag_prev_RNI98MT\[42\]/Y  memory_controller_0/mag_prev_RNIMG8R1\[26\]/C  memory_controller_0/mag_prev_RNIMG8R1\[26\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/B  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[42\]/CLK  constant_sensor_data_0/mag_stack\[42\]/Q  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/B  memory_controller_0/mag_buffer_RNIBCJH42\[42\]/Y  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/B  memory_controller_0/mag_buffer_RNIIL3DH4\[42\]/Y  memory_controller_0/data_buffer_RNI457089\[42\]/A  memory_controller_0/data_buffer_RNI457089\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  memory_controller_0/mag_prev\[45\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  memory_controller_0/mag_buffer\[45\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  memory_controller_0/mag_prev_RNIFEMT\[45\]/B  memory_controller_0/mag_prev_RNIFEMT\[45\]/Y  memory_controller_0/mag_prev_RNI2T8R1\[29\]/C  memory_controller_0/mag_prev_RNI2T8R1\[29\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/A  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[45\]/CLK  constant_sensor_data_0/mag_stack\[45\]/Q  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/B  memory_controller_0/mag_buffer_RNIHIJH42\[45\]/Y  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/B  memory_controller_0/mag_buffer_RNIU14DH4\[45\]/Y  memory_controller_0/data_buffer_RNIJK7089\[45\]/A  memory_controller_0/data_buffer_RNIJK7089\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  memory_controller_0/mag_prev\[48\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  memory_controller_0/mag_buffer\[48\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  memory_controller_0/mag_buffer_RNINOJH42\[48\]/B  memory_controller_0/mag_buffer_RNINOJH42\[48\]/Y  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/B  memory_controller_0/mag_buffer_RNIAE4DH4\[48\]/Y  memory_controller_0/data_buffer_RNI248089\[48\]/A  memory_controller_0/data_buffer_RNI248089\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[48\]/CLK  constant_sensor_data_0/mag_stack\[48\]/Q  memory_controller_0/mag_prev_RNILKMT\[48\]/B  memory_controller_0/mag_prev_RNILKMT\[48\]/Y  memory_controller_0/mag_prev_RNI6A0N3\[32\]/A  memory_controller_0/mag_prev_RNI6A0N3\[32\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/C  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  memory_controller_0/mag_prev\[51\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  memory_controller_0/mag_buffer\[51\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  memory_controller_0/mag_buffer_RNIBELH42\[51\]/B  memory_controller_0/mag_buffer_RNIBELH42\[51\]/Y  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/A  memory_controller_0/mag_buffer_RNI3IG8D4\[51\]/Y  memory_controller_0/data_buffer_RNIL2LR39\[51\]/A  memory_controller_0/data_buffer_RNIL2LR39\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[51\]/CLK  constant_sensor_data_0/mag_stack\[51\]/Q  memory_controller_0/mag_prev_RNI05JR1\[51\]/A  memory_controller_0/mag_prev_RNI05JR1\[51\]/Y  memory_controller_0/mag_prev_RNIUPNM3\[19\]/C  memory_controller_0/mag_prev_RNIUPNM3\[19\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/A  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  memory_controller_0/mag_prev\[54\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  memory_controller_0/mag_buffer\[54\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/B  memory_controller_0/mag_buffer_RNIHKLH42\[54\]/Y  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/B  memory_controller_0/mag_buffer_RNI3T5NH4\[54\]/Y  memory_controller_0/data_buffer_RNIOGAA89\[54\]/A  memory_controller_0/data_buffer_RNIOGAA89\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[54\]/CLK  constant_sensor_data_0/mag_stack\[54\]/Q  memory_controller_0/mag_prev_RNI29LR1\[54\]/A  memory_controller_0/mag_prev_RNI29LR1\[54\]/Y  memory_controller_0/mag_prev_RNICBND7\[22\]/A  memory_controller_0/mag_prev_RNICBND7\[22\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/C  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  memory_controller_0/row_out_RNO\[0\]/A  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  memory_controller_0/schedule72_0/A  memory_controller_0/schedule72_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  memory_controller_0/mag_prev\[57\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  memory_controller_0/mag_buffer\[57\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  memory_controller_0/mag_buffer_RNINQLH42\[57\]/B  memory_controller_0/mag_buffer_RNINQLH42\[57\]/Y  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/A  memory_controller_0/mag_buffer_RNIFUG8D4\[57\]/Y  memory_controller_0/data_buffer_RNI7LLR39\[57\]/A  memory_controller_0/data_buffer_RNI7LLR39\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[57\]/CLK  constant_sensor_data_0/mag_stack\[57\]/Q  memory_controller_0/mag_prev_RNI2LRO1\[57\]/A  memory_controller_0/mag_prev_RNI2LRO1\[57\]/Y  memory_controller_0/mag_prev_RNIK14K3\[25\]/C  memory_controller_0/mag_prev_RNIK14K3\[25\]/Y  memory_controller_0/mag_prev_RNIGB887\[26\]/C  memory_controller_0/mag_prev_RNIGB887\[26\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/B  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  memory_controller_0/row_out_RNO\[2\]/B  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  memory_controller_0/schedule72_2/B  memory_controller_0/schedule72_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  read_buffer_0/init_stage_RNO_5\[0\]/B  read_buffer_0/init_stage_RNO_5\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  memory_controller_0/row_out_RNO\[7\]/A  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  memory_controller_0/schedule72_NE_0/B  memory_controller_0/schedule72_NE_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  memory_controller_0/mag_prev\[60\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  memory_controller_0/mag_buffer\[60\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  memory_controller_0/mag_prev_RNI9CQT\[60\]/B  memory_controller_0/mag_prev_RNI9CQT\[60\]/Y  memory_controller_0/mag_prev_RNIMOGR1\[44\]/C  memory_controller_0/mag_prev_RNIMOGR1\[44\]/Y  memory_controller_0/mag_prev_RNI0NED7\[44\]/B  memory_controller_0/mag_prev_RNI0NED7\[44\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/A  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[60\]/CLK  constant_sensor_data_0/mag_stack\[60\]/Q  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/B  memory_controller_0/mag_buffer_RNIBGNH42\[60\]/Y  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/B  memory_controller_0/mag_buffer_RNISJDEH4\[60\]/Y  memory_controller_0/data_buffer_RNIE5J189\[60\]/A  memory_controller_0/data_buffer_RNIE5J189\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  memory_controller_0/row_out_RNO\[12\]/A  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  memory_controller_0/schedule72_12/A  memory_controller_0/schedule72_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  memory_controller_0/schedule72_9/A  memory_controller_0/schedule72_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  memory_controller_0/row_out_RNO\[9\]/A  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  memory_controller_0/mag_prev\[61\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  memory_controller_0/mag_buffer\[61\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  memory_controller_0/mag_prev_RNIBEQT\[61\]/B  memory_controller_0/mag_prev_RNIBEQT\[61\]/Y  memory_controller_0/mag_prev_RNIOLPM3\[12\]/B  memory_controller_0/mag_prev_RNIOLPM3\[12\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/C  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[61\]/CLK  constant_sensor_data_0/mag_stack\[61\]/Q  memory_controller_0/mag_buffer_RNIDINH42\[61\]/B  memory_controller_0/mag_buffer_RNIDINH42\[61\]/Y  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/A  memory_controller_0/mag_buffer_RNI5MI8D4\[61\]/Y  memory_controller_0/data_buffer_RNIO8OR39\[61\]/A  memory_controller_0/data_buffer_RNIO8OR39\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  memory_controller_0/row_out_RNO\[4\]/B  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  memory_controller_0/schedule72_4/B  memory_controller_0/schedule72_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  read_buffer_0/init_stage_RNO_2\[0\]/C  read_buffer_0/init_stage_RNO_2\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  memory_controller_0/row_out_RNO\[5\]/B  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  memory_controller_0/schedule72_NE_1/A  memory_controller_0/schedule72_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/C  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  read_buffer_0/init_stage_RNO_5\[0\]/A  read_buffer_0/init_stage_RNO_5\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  memory_controller_0/mag_prev\[72\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  memory_controller_0/mag_buffer\[72\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  memory_controller_0/mag_prev_RNIFKST\[72\]/B  memory_controller_0/mag_prev_RNIFKST\[72\]/Y  memory_controller_0/mag_prev_RNIA9RM3\[20\]/A  memory_controller_0/mag_prev_RNIA9RM3\[20\]/Y  memory_controller_0/mag_prev_RNIKEARE\[19\]/B  memory_controller_0/mag_prev_RNIKEARE\[19\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/C  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[72\]/CLK  constant_sensor_data_0/mag_stack\[72\]/Q  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/B  memory_controller_0/mag_buffer_RNIHOPH42\[72\]/Y  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/B  memory_controller_0/mag_buffer_RNI50HEH4\[72\]/Y  memory_controller_0/data_buffer_RNIQLN189\[72\]/A  memory_controller_0/data_buffer_RNIQLN189\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  memory_controller_0/mag_prev\[75\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  memory_controller_0/mag_buffer\[75\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  memory_controller_0/mag_prev_RNILQST\[75\]/B  memory_controller_0/mag_prev_RNILQST\[75\]/Y  memory_controller_0/mag_prev_RNI6DLR1\[55\]/C  memory_controller_0/mag_prev_RNI6DLR1\[55\]/Y  memory_controller_0/mag_prev_RNI22SM3\[23\]/C  memory_controller_0/mag_prev_RNI22SM3\[23\]/Y  memory_controller_0/mag_prev_RNI0DVA7\[24\]/C  memory_controller_0/mag_prev_RNI0DVA7\[24\]/Y  memory_controller_0/mag_prev_RNI47IET\[24\]/A  memory_controller_0/mag_prev_RNI47IET\[24\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/A  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[75\]/CLK  constant_sensor_data_0/mag_stack\[75\]/Q  memory_controller_0/mag_buffer_RNINUPH42\[75\]/B  memory_controller_0/mag_buffer_RNINUPH42\[75\]/Y  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/A  memory_controller_0/mag_buffer_RNIF2L8D4\[75\]/Y  memory_controller_0/data_buffer_RNI7RRR39\[75\]/A  memory_controller_0/data_buffer_RNI7RRR39\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  memory_controller_0/col_out_RNO\[3\]/B  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  memory_controller_0/schedule72_NE_7/B  memory_controller_0/schedule72_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  memory_controller_0/mag_prev\[78\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  memory_controller_0/mag_buffer\[78\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/B  memory_controller_0/mag_buffer_RNIT4QH42\[78\]/Y  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/B  memory_controller_0/mag_buffer_RNINIHEH4\[78\]/Y  memory_controller_0/data_buffer_RNIIEO189\[78\]/A  memory_controller_0/data_buffer_RNIIEO189\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[78\]/CLK  constant_sensor_data_0/mag_stack\[78\]/Q  memory_controller_0/mag_prev_RNI0VCR1\[78\]/A  memory_controller_0/mag_prev_RNI0VCR1\[78\]/Y  memory_controller_0/mag_prev_RNIQHFD7\[29\]/B  memory_controller_0/mag_prev_RNIQHFD7\[29\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/B  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/un3_ts_delay_I_70/B  sdram_interface_0/un3_ts_delay_I_70/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/ts_delay_RNIOAQS\[23\]/B  sdram_interface_0/ts_delay_RNIOAQS\[23\]/Y  sdram_interface_0/ts_delay_RNIILIP1\[15\]/C  sdram_interface_0/ts_delay_RNIILIP1\[15\]/Y  sdram_interface_0/ts_delay_RNIG45J6\[3\]/A  sdram_interface_0/ts_delay_RNIG45J6\[3\]/Y  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/B  sdram_interface_0/ts_delay_RNIJ84EG\[3\]/Y  sdram_interface_0/init_counter_RNIM1A9H\[2\]/B  sdram_interface_0/init_counter_RNIM1A9H\[2\]/Y  sdram_interface_0/init_counter_9_I_1/B  sdram_interface_0/init_counter_9_I_1/Y  sdram_interface_0/init_counter_9_I_12/B  sdram_interface_0/init_counter_9_I_12/Y  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/B  sdram_interface_0/un1_SDRAM_CS_2lt3_0_o2/Y  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/A  sdram_interface_0/init_counter_RNIHOCLP2\[2\]/Y  sdram_interface_0/init_counter_RNICJOO13\[2\]/B  sdram_interface_0/init_counter_RNICJOO13\[2\]/Y  sdram_interface_0/write_cycle_RNI89K1K6/B  sdram_interface_0/write_cycle_RNI89K1K6/Y  sdram_interface_0/write_cycle_RNIGNCABE/A  sdram_interface_0/write_cycle_RNIGNCABE/Y  sdram_interface_0/address_cl_9_RNO\[0\]/C  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_0/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0_o2_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  memory_controller_0/mag_prev\[49\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  memory_controller_0/mag_buffer\[49\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/B  memory_controller_0/mag_buffer_RNIPQJH42\[49\]/Y  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/A  memory_controller_0/mag_buffer_RNIHUE8D4\[49\]/Y  memory_controller_0/data_buffer_RNIALIR39\[49\]/A  memory_controller_0/data_buffer_RNIALIR39\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[49\]/CLK  constant_sensor_data_0/mag_stack\[49\]/Q  memory_controller_0/mag_prev_RNIADHR1\[49\]/A  memory_controller_0/mag_prev_RNIADHR1\[49\]/Y  memory_controller_0/mag_prev_RNIMQSD7\[49\]/B  memory_controller_0/mag_prev_RNIMQSD7\[49\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/A  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  memory_controller_0/row_out_RNO\[0\]/B  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  memory_controller_0/schedule72_0/B  memory_controller_0/schedule72_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  memory_controller_0/row_out_RNO\[1\]/A  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  memory_controller_0/schedule72_NE_3/B  memory_controller_0/schedule72_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  memory_controller_0/row_out_RNO\[6\]/A  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  memory_controller_0/schedule72_6/A  memory_controller_0/schedule72_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  memory_controller_0/schedule72_14/B  memory_controller_0/schedule72_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  memory_controller_0/col_out_RNO\[1\]/A  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  memory_controller_0/row_out_RNO\[8\]/A  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  memory_controller_0/schedule72_8/A  memory_controller_0/schedule72_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  memory_controller_0/row_out_RNO\[3\]/A  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  memory_controller_0/schedule72_3/A  memory_controller_0/schedule72_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  memory_controller_0/row_out_RNO\[10\]/A  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  memory_controller_0/schedule72_10/A  memory_controller_0/schedule72_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  memory_controller_0/col_out_RNO\[0\]/A  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  memory_controller_0/schedule72_13/A  memory_controller_0/schedule72_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  memory_controller_0/row_out_RNO\[11\]/A  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  memory_controller_0/schedule72_11/A  memory_controller_0/schedule72_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  memory_controller_0/col_out_RNO\[0\]/B  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  memory_controller_0/schedule72_13/B  memory_controller_0/schedule72_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  memory_controller_0/col_out_RNO\[3\]/A  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  memory_controller_0/schedule72_NE_7/A  memory_controller_0/schedule72_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  memory_controller_0/schedule72_17/A  memory_controller_0/schedule72_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  memory_controller_0/col_out_RNO\[4\]/B  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  memory_controller_0/col_out_RNO\[5\]/B  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  memory_controller_0/schedule72_NE_5/B  memory_controller_0/schedule72_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  memory_controller_0/col_out_RNO\[5\]/A  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  memory_controller_0/schedule72_NE_5/A  memory_controller_0/schedule72_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  memory_controller_0/col_out_RNO\[6\]/B  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  memory_controller_0/schedule72_NE_4/B  memory_controller_0/schedule72_NE_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  memory_controller_0/col_out_RNO\[8\]/B  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  memory_controller_0/schedule72_NE_10/B  memory_controller_0/schedule72_NE_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  memory_controller_0/col_out_RNO\[7\]/A  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  memory_controller_0/schedule72_NE_11/A  memory_controller_0/schedule72_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[79\]/CLK  constant_sensor_data_0/mag_stack\[79\]/Q  memory_controller_0/mag_prev\[79\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[79\]/CLK  constant_sensor_data_0/mag_stack\[79\]/Q  memory_controller_0/mag_buffer\[79\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[79\]/CLK  constant_sensor_data_0/mag_stack\[79\]/Q  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/B  memory_controller_0/mag_buffer_RNIV6QH42\[79\]/Y  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/A  memory_controller_0/mag_buffer_RNINAL8D4\[79\]/Y  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/A  memory_controller_0/data_buffer_RNIJ7SR39\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT constant_sensor_data_0/mag_stack\[79\]/CLK  constant_sensor_data_0/mag_stack\[79\]/Q  memory_controller_0/mag_prev_RNI43DR1\[79\]/A  memory_controller_0/mag_prev_RNI43DR1\[79\]/Y  memory_controller_0/mag_prev_RNI54IK4\[30\]/C  memory_controller_0/mag_prev_RNI54IK4\[30\]/Y  memory_controller_0/mag_prev_RNILD7B8\[15\]/C  memory_controller_0/mag_prev_RNILD7B8\[15\]/Y  memory_controller_0/mag_prev_RNIFM56N\[15\]/C  memory_controller_0/mag_prev_RNIFM56N\[15\]/Y  memory_controller_0/mag_prev_RNI9IN161\[17\]/C  memory_controller_0/mag_prev_RNI9IN161\[17\]/Y  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/B  memory_controller_0/mag_prev_RNI58VU32_2\[17\]/Y  memory_controller_0/schedule_RNIIGBL82\[3\]/B  memory_controller_0/schedule_RNIIGBL82\[3\]/Y  memory_controller_0/schedule_RNIH0Q3D2\[3\]/B  memory_controller_0/schedule_RNIH0Q3D2\[3\]/Y  memory_controller_0/schedule_RNIA1GAL4\[2\]/C  memory_controller_0/schedule_RNIA1GAL4\[2\]/Y  memory_controller_0/schedule_RNIDI3RO4\[2\]/B  memory_controller_0/schedule_RNIDI3RO4\[2\]/Y  memory_controller_0/busy_hold_RNIMBDFP4_0/A  memory_controller_0/busy_hold_RNIMBDFP4_0/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  memory_controller_0/row_out_RNO\[1\]/B  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  memory_controller_0/schedule72_NE_3/A  memory_controller_0/schedule72_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  memory_controller_0/row_out_RNO\[2\]/A  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  memory_controller_0/schedule72_2/A  memory_controller_0/schedule72_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  memory_controller_0/row_out_RNO\[4\]/A  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  memory_controller_0/schedule72_4/A  memory_controller_0/schedule72_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/B  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  memory_controller_0/schedule72_15/B  memory_controller_0/schedule72_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  memory_controller_0/col_out_RNO\[2\]/A  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  memory_controller_0/row_out_RNO\[5\]/A  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  memory_controller_0/schedule72_NE_1/B  memory_controller_0/schedule72_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  memory_controller_0/schedule72_14/A  memory_controller_0/schedule72_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  memory_controller_0/col_out_RNO\[1\]/B  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  memory_controller_0/schedule72_17/B  memory_controller_0/schedule72_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  memory_controller_0/col_out_RNO\[4\]/A  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  memory_controller_0/schedule72_15/A  memory_controller_0/schedule72_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  memory_controller_0/col_out_RNO\[2\]/B  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  memory_controller_0/col_out_RNO\[6\]/A  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  memory_controller_0/schedule72_NE_4/A  memory_controller_0/schedule72_NE_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  memory_controller_0/col_out_RNO\[7\]/B  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  memory_controller_0/schedule72_NE_11/B  memory_controller_0/schedule72_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  memory_controller_0/col_out_RNO\[8\]/A  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  memory_controller_0/schedule72_NE_10/A  memory_controller_0/schedule72_NE_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  memory_controller_0/ba_out_RNO\[0\]/B  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  memory_controller_0/schedule72_NE_9/B  memory_controller_0/schedule72_NE_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  memory_controller_0/ba_out_RNO\[0\]/A  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  memory_controller_0/schedule72_NE_9/A  memory_controller_0/schedule72_NE_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  memory_controller_0/schedule72_23/A  memory_controller_0/schedule72_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  memory_controller_0/ba_out_RNO\[1\]/B  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  memory_controller_0/schedule72_23/B  memory_controller_0/schedule72_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  memory_controller_0/ba_out_RNO\[1\]/A  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  SDRAM_A10_pad/E  SDRAM_A10_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/position\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/position\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out_cl\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT constant_sensor_data_0/next_byte_control/CLK  constant_sensor_data_0/next_byte_control/Q  constant_sensor_data_0/next_byte_control_RNIBLEA/A  constant_sensor_data_0/next_byte_control_RNIBLEA/Y  read_buffer_0/byte_out\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[9\]/CLK  sdram_interface_0/address\[9\]/Q  SDRAM_A9_pad/D  SDRAM_A9_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl\[0\]/CLK  sdram_interface_0/address_cl\[0\]/Q  SDRAM_A12_pad/E  SDRAM_A12_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_1\[0\]/CLK  sdram_interface_0/address_cl_1\[0\]/Q  SDRAM_A9_pad/E  SDRAM_A9_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_2\[0\]/CLK  sdram_interface_0/address_cl_2\[0\]/Q  SDRAM_A11_pad/E  SDRAM_A11_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_4\[0\]/CLK  sdram_interface_0/address_cl_4\[0\]/Q  SDRAM_A3_pad/E  SDRAM_A3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[5\]/CLK  sdram_interface_0/address\[5\]/Q  SDRAM_A5_pad/D  SDRAM_A5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/pwr_stabalize/CLK  sdram_interface_0/pwr_stabalize/Q  sdram_interface_0/pwr_stabalize_RNIJCMO/B  sdram_interface_0/pwr_stabalize_RNIJCMO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[11\]/CLK  sdram_interface_0/address\[11\]/Q  SDRAM_A11_pad/D  SDRAM_A11_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[12\]/CLK  sdram_interface_0/address\[12\]/Q  SDRAM_A12_pad/D  SDRAM_A12_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_3\[0\]/CLK  sdram_interface_0/address_cl_3\[0\]/Q  SDRAM_A4_pad/E  SDRAM_A4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_5\[0\]/CLK  sdram_interface_0/address_cl_5\[0\]/Q  SDRAM_A8_pad/E  SDRAM_A8_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_6\[0\]/CLK  sdram_interface_0/address_cl_6\[0\]/Q  SDRAM_A1_pad/E  SDRAM_A1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_7\[0\]/CLK  sdram_interface_0/address_cl_7\[0\]/Q  SDRAM_A0_pad/E  SDRAM_A0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_8\[0\]/CLK  sdram_interface_0/address_cl_8\[0\]/Q  SDRAM_A7_pad/E  SDRAM_A7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_9\[0\]/CLK  sdram_interface_0/address_cl_9\[0\]/Q  SDRAM_A6_pad/E  SDRAM_A6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_10\[0\]/CLK  sdram_interface_0/address_cl_10\[0\]/Q  SDRAM_A5_pad/E  SDRAM_A5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_11\[0\]/CLK  sdram_interface_0/address_cl_11\[0\]/Q  SDRAM_A2_pad/E  SDRAM_A2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[0\]/CLK  sdram_interface_0/address\[0\]/Q  SDRAM_A0_pad/D  SDRAM_A0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[1\]/CLK  sdram_interface_0/address\[1\]/Q  SDRAM_A1_pad/D  SDRAM_A1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[2\]/CLK  sdram_interface_0/address\[2\]/Q  SDRAM_A2_pad/D  SDRAM_A2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[3\]/CLK  sdram_interface_0/address\[3\]/Q  SDRAM_A3_pad/D  SDRAM_A3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[4\]/CLK  sdram_interface_0/address\[4\]/Q  SDRAM_A4_pad/D  SDRAM_A4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[6\]/CLK  sdram_interface_0/address\[6\]/Q  SDRAM_A6_pad/D  SDRAM_A6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[7\]/CLK  sdram_interface_0/address\[7\]/Q  SDRAM_A7_pad/D  SDRAM_A7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[8\]/CLK  sdram_interface_0/address\[8\]/Q  SDRAM_A8_pad/D  SDRAM_A8_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[10\]/CLK  sdram_interface_0/address\[10\]/Q  SDRAM_A10_pad/D  SDRAM_A10_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
