
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//CF.184750M.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2500068 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5000068 heartbeat IPC: 4 cumulative IPC: 3.99995 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 7500068 heartbeat IPC: 4 cumulative IPC: 3.99996 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10000068 heartbeat IPC: 4 cumulative IPC: 3.99997 (Simulation time: 0 hr 2 min 12 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10000068 (Simulation time: 0 hr 2 min 12 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 18612980 heartbeat IPC: 1.16105 cumulative IPC: 1.16105 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26605881 heartbeat IPC: 1.25111 cumulative IPC: 1.2044 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 36229219 heartbeat IPC: 1.03914 cumulative IPC: 1.14377 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 45704710 heartbeat IPC: 1.05535 cumulative IPC: 1.1203 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 55162376 heartbeat IPC: 1.05734 cumulative IPC: 1.10712 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 63974608 heartbeat IPC: 1.13479 cumulative IPC: 1.11164 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 73827329 heartbeat IPC: 1.01495 cumulative IPC: 1.09671 (Simulation time: 0 hr 9 min 5 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 83374788 heartbeat IPC: 1.0474 cumulative IPC: 1.09029 (Simulation time: 0 hr 10 min 5 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 92747419 heartbeat IPC: 1.06694 cumulative IPC: 1.08765 (Simulation time: 0 hr 11 min 2 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 102942524 heartbeat IPC: 0.980863 cumulative IPC: 1.07593 (Simulation time: 0 hr 12 min 15 sec) 
Finished CPU 0 instructions: 100000004 cycles: 92942457 cumulative IPC: 1.07593 (Simulation time: 0 hr 12 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07593 instructions: 100000004 cycles: 92942457
cpu0_DTLB TOTAL     ACCESS:   16226657  HIT:   15889675  MISS:     336982
cpu0_DTLB LOAD      ACCESS:   14315016  HIT:   13978038  MISS:     336978
cpu0_DTLB RFO       ACCESS:    1911641  HIT:    1911637  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.1098 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 257805
cpu0_ITLB TOTAL     ACCESS:   10442438  HIT:   10442438  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10442438  HIT:   10442438  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:     336982  HIT:     165672  MISS:     171310
cpu0_STLB LOAD      ACCESS:     336978  HIT:     165670  MISS:     171308
cpu0_STLB RFO       ACCESS:          4  HIT:          2  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 56.3004 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   13994425  HIT:   12886486  MISS:    1107939
cpu0_L1D LOAD      ACCESS:    9220913  HIT:    8120786  MISS:    1100127
cpu0_L1D RFO       ACCESS:    4602208  HIT:    4602208  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     171304  HIT:     163492  MISS:       7812
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 189.527 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 1614504
cpu0_L2C TOTAL     ACCESS:    1255946  HIT:     233544  MISS:    1022402
cpu0_L2C LOAD      ACCESS:    1100127  HIT:      77953  MISS:    1022174
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     148007  HIT:     148007  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       7812  HIT:       7584  MISS:        228
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.45 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2044803  HIT:      76165  MISS:     946237
LLC LOAD      ACCESS:    1022174  HIT:      75940  MISS:     946234
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1022401  HIT:          0  MISS:    1022401
LLC TRANSLATION ACCESS:        228  HIT:        225  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 188.411 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      15949  ROW_BUFFER_MISS:     930288
 DBUS AVG_CONGESTED_CYCLE:    3.83427
 WQ ROW_BUFFER_HIT:      19038  ROW_BUFFER_MISS:     127524  FULL:          0


CPU 0 Branch Prediction Accuracy: 88.9163% MPKI: 15.3833 Average ROB Occupancy at Mispredict: 209.287
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.3833
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

