// Seed: 4280516156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_12 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri0 id_2;
  supply0 id_3;
  tri1 id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_3, id_2, id_2
  ); id_5(
      1, id_6, 1, 1, id_4 & id_3, id_4, id_1
  );
  assign id_2 = (1);
endmodule
