<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_iwmreg.h source code [netbsd/sys/dev/pci/if_iwmreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="iwm_ac,iwm_ac_qos,iwm_add_sta_cmd_v7,iwm_add_sta_key_cmd,iwm_agg_tx_status,iwm_agn_scd_bc_tbl,iwm_alive_resp_v1,iwm_alive_resp_v2,iwm_alive_resp_v3,iwm_ba_notif,iwm_beacon_filter_cmd,iwm_beacon_notif,iwm_binding_cmd,iwm_bt_coex_cmd,iwm_bt_coex_enabled_modules,iwm_bt_coex_mode,iwm_calib_cfg,iwm_calib_ctrl,iwm_calib_res_notif_phy_db,iwm_card_state_flags,iwm_card_state_notif,iwm_channel_flags,iwm_cmd_header,iwm_cmd_header_wide,iwm_cmd_response,iwm_device_cmd,iwm_device_power_cmd,iwm_device_power_flags,iwm_dtd_diode_reg,iwm_dts_measurement_notif_v1,iwm_dts_measurement_notif_v2,iwm_dump_control,iwm_error_resp,iwm_fw_channel_info,iwm_fw_cipher_scheme,iwm_fw_cscheme_list,iwm_fw_get_item_cmd,iwm_fw_item_id,iwm_fw_paging_cmd,iwm_fw_phy_cfg,iwm_keyinfo,iwm_lmac_scan_complete_notif,iwm_lq_cmd,iwm_mac_beacon_cmd,iwm_mac_ctx_cmd,iwm_mac_data_ap,iwm_mac_data_go,iwm_mac_data_ibss,iwm_mac_data_p2p_dev,iwm_mac_data_p2p_sta,iwm_mac_data_pibss,iwm_mac_data_sta,iwm_mac_filter_flags,iwm_mac_power_cmd,iwm_mac_protection_flags,iwm_mac_qos_flags,iwm_mac_types,iwm_mcast_filter_cmd,iwm_mcc_chub_notif,iwm_mcc_source,iwm_mcc_update_cmd,iwm_mcc_update_cmd_v1,iwm_mcc_update_resp,iwm_mcc_update_resp_v1,iwm_mcc_update_status,iwm_mfuart_load_notif,iwm_mgmt_mcast_key_cmd,iwm_missed_beacons_notif,iwm_mvm_add_sta_rsp_status,iwm_mvm_lmac_scan_flags,iwm_mvm_rx_status,iwm_mvm_tx_fifo,iwm_nonqos_seq_query_cmd,iwm_notif_statistics,iwm_nvm_access_cmd,iwm_nvm_access_resp,iwm_periodic_scan_complete,iwm_phy_cfg_cmd,iwm_phy_context_cmd,iwm_phy_db_chg_txp,iwm_phy_db_cmd,iwm_phy_db_section_type,iwm_phy_ops_subcmd_ids,iwm_power_flags,iwm_power_scheme,iwm_radio_version_notif,iwm_rb_status,iwm_reduce_tx_power_cmd,iwm_rm_sta_cmd,iwm_rx_mpdu_res_start,iwm_rx_packet,iwm_rx_phy_flags,iwm_rx_phy_info,iwm_scan_channel,iwm_scan_channel_cfg,iwm_scan_channel_cfg_lmac,iwm_scan_channel_cfg_umac,iwm_scan_channel_flags,iwm_scan_channel_flags_lmac,iwm_scan_channel_opt,iwm_scan_complete_notif,iwm_scan_complete_status,iwm_scan_config,iwm_scan_config_flags,iwm_scan_config_rates,iwm_scan_flags,iwm_scan_framework_client,iwm_scan_offload_band_selection,iwm_scan_offload_blacklist,iwm_scan_offload_cfg,iwm_scan_offload_channel_flags,iwm_scan_offload_cmd,iwm_scan_offload_compleate_status,iwm_scan_offload_complete,iwm_scan_offload_flags,iwm_scan_offload_network_type,iwm_scan_offload_profile,iwm_scan_offload_profile_cfg,iwm_scan_offload_profile_match,iwm_scan_offload_profiles_query,iwm_scan_offload_req,iwm_scan_offload_schedule,iwm_scan_priority,iwm_scan_probe_req,iwm_scan_probe_segment,iwm_scan_req_lmac,iwm_scan_req_tx_cmd,iwm_scan_req_umac,iwm_scan_req_umac_tail,iwm_scan_results_notif,iwm_scan_schedule_lmac,iwm_scan_start_notif,iwm_scan_subcmd_ids,iwm_scan_type,iwm_scan_umac_schedule,iwm_scd_txq_cfg_cmd,iwm_scd_txq_cfg_rsp,iwm_sched_scan_results,iwm_secure_boot_config_reg,iwm_secure_boot_status_reg,iwm_secure_load_status_reg,iwm_set_calib_default_cmd,iwm_sf_cfg_cmd,iwm_sf_scenario,iwm_sf_state,iwm_ssid_ie,iwm_sta_flags,iwm_sta_key_flag,iwm_sta_modify_flag,iwm_sta_sleep_flag,iwm_statistics_bt_activity,iwm_statistics_dbg,iwm_statistics_div,iwm_statistics_general,iwm_statistics_general_common,iwm_statistics_rx,iwm_statistics_rx_ht_phy,iwm_statistics_rx_non_phy,iwm_statistics_rx_phy,iwm_statistics_tx,iwm_statistics_tx_channel_width,iwm_statistics_tx_non_phy_agg,iwm_tfd,iwm_tfd_tb,iwm_time_event_cmd_v1,iwm_time_event_cmd_v2,iwm_time_event_notif,iwm_time_event_resp,iwm_time_event_type,iwm_time_quota_cmd,iwm_time_quota_data,iwm_tlv_calib_ctrl,iwm_tlv_ucode_header,iwm_tsf_id,iwm_tx_agg_status,iwm_tx_ant_cfg_cmd,iwm_tx_cmd,iwm_tx_flags,iwm_tx_path_flush_cmd,iwm_tx_pm_timeouts,iwm_tx_resp,iwm_tx_status,iwm_uapsd_misbehaving_ap_notif,iwm_ucode_api,iwm_ucode_capa,iwm_ucode_header,iwm_ucode_sec,iwm_ucode_tlv,iwm_ucode_tlv_api,iwm_ucode_tlv_capa,iwm_ucode_tlv_flag,iwm_ucode_tlv_type,iwm_umac_scan_abort,iwm_umac_scan_complete,iwm_umac_scan_flags,iwm_umac_scan_general_flags,iwm_umac_scan_iter_complete_notif,iwm_umac_scan_uid_offsets,iwm_wep_key,iwm_wep_key_cmd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_iwmreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_iwmreg.h.html'>if_iwmreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_iwmreg.h,v 1.7 2018/04/19 21:50:09 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	OpenBSD: if_iwmreg.h,v 1.19 2016/09/20 11:46:09 stsp Exp 	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Based on BSD-licensed source modules in the Linux iwlwifi driver,</i></td></tr>
<tr><th id="6">6</th><td><i> * which were used as the reference documentation for this implementation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> ***********************************************************************</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * This file is provided under a dual BSD/GPLv2 license.  When using or</i></td></tr>
<tr><th id="11">11</th><td><i> * redistributing this file, you may do so under either license.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * GPL LICENSE SUMMARY</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * Copyright(c) 2008 - 2014 Intel Corporation. All rights reserved.</i></td></tr>
<tr><th id="16">16</th><td><i> * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH</i></td></tr>
<tr><th id="17">17</th><td><i> * Copyright(c) 2016        Intel Deutschland GmbH</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="20">20</th><td><i> * it under the terms of version 2 of the GNU General Public License as</i></td></tr>
<tr><th id="21">21</th><td><i> * published by the Free Software Foundation.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * This program is distributed in the hope that it will be useful, but</i></td></tr>
<tr><th id="24">24</th><td><i> * WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="25">25</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="26">26</th><td><i> * General Public License for more details.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="29">29</th><td><i> * along with this program; if not, write to the Free Software</i></td></tr>
<tr><th id="30">30</th><td><i> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,</i></td></tr>
<tr><th id="31">31</th><td><i> * USA</i></td></tr>
<tr><th id="32">32</th><td><i> *</i></td></tr>
<tr><th id="33">33</th><td><i> * The full GNU General Public License is included in this distribution</i></td></tr>
<tr><th id="34">34</th><td><i> * in the file called COPYING.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="37">37</th><td><i> *  Intel Linux Wireless &lt;linuxwifi@intel.com&gt;</i></td></tr>
<tr><th id="38">38</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> * BSD LICENSE</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.</i></td></tr>
<tr><th id="43">43</th><td><i> * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH</i></td></tr>
<tr><th id="44">44</th><td><i> * Copyright(c) 2016        Intel Deutschland GmbH</i></td></tr>
<tr><th id="45">45</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="46">46</th><td><i> *</i></td></tr>
<tr><th id="47">47</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="48">48</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="49">49</th><td><i> * are met:</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> *  * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="52">52</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="53">53</th><td><i> *  * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="54">54</th><td><i> *    notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="55">55</th><td><i> *    the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="56">56</th><td><i> *    distribution.</i></td></tr>
<tr><th id="57">57</th><td><i> *  * Neither the name Intel Corporation nor the names of its</i></td></tr>
<tr><th id="58">58</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="59">59</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="62">62</th><td><i> * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="63">63</th><td><i> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="64">64</th><td><i> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="65">65</th><td><i> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="66">66</th><td><i> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="67">67</th><td><i> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="68">68</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="69">69</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="70">70</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="71">71</th><td><i> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="72">72</th><td><i> */</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * CSR (control and status registers)</i></td></tr>
<tr><th id="76">76</th><td><i> *</i></td></tr>
<tr><th id="77">77</th><td><i> * CSR registers are mapped directly into PCI bus space, and are accessible</i></td></tr>
<tr><th id="78">78</th><td><i> * whenever platform supplies power to device, even when device is in</i></td></tr>
<tr><th id="79">79</th><td><i> * low power states due to driver-invoked device resets</i></td></tr>
<tr><th id="80">80</th><td><i> * (e.g. IWM_CSR_RESET_REG_FLAG_SW_RESET) or uCode-driven power-saving modes.</i></td></tr>
<tr><th id="81">81</th><td><i> *</i></td></tr>
<tr><th id="82">82</th><td><i> * Use iwl_write32() and iwl_read32() family to access these registers;</i></td></tr>
<tr><th id="83">83</th><td><i> * these provide simple PCI bus access, without waking up the MAC.</i></td></tr>
<tr><th id="84">84</th><td><i> * Do not use iwl_write_direct32() family for these registers;</i></td></tr>
<tr><th id="85">85</th><td><i> * no need to "grab nic access" via IWM_CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ.</i></td></tr>
<tr><th id="86">86</th><td><i> * The MAC (uCode processor, etc.) does not need to be powered up for accessing</i></td></tr>
<tr><th id="87">87</th><td><i> * the CSR registers.</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> * NOTE:  Device does need to be awake in order to read this memory</i></td></tr>
<tr><th id="90">90</th><td><i> *        via IWM_CSR_EEPROM and IWM_CSR_OTP registers</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG">IWM_CSR_HW_IF_CONFIG_REG</dfn>    (0x000) /* hardware interface config */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_COALESCING" data-ref="_M/IWM_CSR_INT_COALESCING">IWM_CSR_INT_COALESCING</dfn>      (0x004) /* accum ints, 32-usec units */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT" data-ref="_M/IWM_CSR_INT">IWM_CSR_INT</dfn>                 (0x008) /* host interrupt status/ack */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_MASK" data-ref="_M/IWM_CSR_INT_MASK">IWM_CSR_INT_MASK</dfn>            (0x00c) /* host interrupt enable */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_STATUS" data-ref="_M/IWM_CSR_FH_INT_STATUS">IWM_CSR_FH_INT_STATUS</dfn>       (0x010) /* busmaster int status/ack*/</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GPIO_IN" data-ref="_M/IWM_CSR_GPIO_IN">IWM_CSR_GPIO_IN</dfn>             (0x018) /* read external chip pins */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET" data-ref="_M/IWM_CSR_RESET">IWM_CSR_RESET</dfn>               (0x020) /* busmaster enable, NMI, etc*/</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL" data-ref="_M/IWM_CSR_GP_CNTRL">IWM_CSR_GP_CNTRL</dfn>            (0x024)</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* 2nd byte of IWM_CSR_INT_COALESCING, not accessible via iwl_write32()! */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_PERIODIC_REG" data-ref="_M/IWM_CSR_INT_PERIODIC_REG">IWM_CSR_INT_PERIODIC_REG</dfn>	(0x005)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/*</i></td></tr>
<tr><th id="105">105</th><td><i> * Hardware revision info</i></td></tr>
<tr><th id="106">106</th><td><i> * Bit fields:</i></td></tr>
<tr><th id="107">107</th><td><i> * 31-16:  Reserved</i></td></tr>
<tr><th id="108">108</th><td><i> *  15-4:  Type of device:  see IWM_CSR_HW_REV_TYPE_xxx definitions</i></td></tr>
<tr><th id="109">109</th><td><i> *  3-2:  Revision step:  0 = A, 1 = B, 2 = C, 3 = D</i></td></tr>
<tr><th id="110">110</th><td><i> *  1-0:  "Dash" (-) value, as in A-1, etc.</i></td></tr>
<tr><th id="111">111</th><td><i> */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV" data-ref="_M/IWM_CSR_HW_REV">IWM_CSR_HW_REV</dfn>              (0x028)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * EEPROM and OTP (one-time-programmable) memory reads</i></td></tr>
<tr><th id="116">116</th><td><i> *</i></td></tr>
<tr><th id="117">117</th><td><i> * NOTE:  Device must be awake, initialized via apm_ops.init(),</i></td></tr>
<tr><th id="118">118</th><td><i> *        in order to read.</i></td></tr>
<tr><th id="119">119</th><td><i> */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_REG" data-ref="_M/IWM_CSR_EEPROM_REG">IWM_CSR_EEPROM_REG</dfn>          (0x02c)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP" data-ref="_M/IWM_CSR_EEPROM_GP">IWM_CSR_EEPROM_GP</dfn>           (0x030)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_OTP_GP_REG" data-ref="_M/IWM_CSR_OTP_GP_REG">IWM_CSR_OTP_GP_REG</dfn>          (0x034)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GIO_REG" data-ref="_M/IWM_CSR_GIO_REG">IWM_CSR_GIO_REG</dfn>		(0x03C)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_UCODE_REG" data-ref="_M/IWM_CSR_GP_UCODE_REG">IWM_CSR_GP_UCODE_REG</dfn>	(0x048)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG" data-ref="_M/IWM_CSR_GP_DRIVER_REG">IWM_CSR_GP_DRIVER_REG</dfn>	(0x050)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * UCODE-DRIVER GP (general purpose) mailbox registers.</i></td></tr>
<tr><th id="130">130</th><td><i> * SET/CLR registers set/clear bit(s) if "1" is written.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1" data-ref="_M/IWM_CSR_UCODE_DRV_GP1">IWM_CSR_UCODE_DRV_GP1</dfn>       (0x054)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_SET" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_SET">IWM_CSR_UCODE_DRV_GP1_SET</dfn>   (0x058)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_CLR" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_CLR">IWM_CSR_UCODE_DRV_GP1_CLR</dfn>   (0x05c)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP2" data-ref="_M/IWM_CSR_UCODE_DRV_GP2">IWM_CSR_UCODE_DRV_GP2</dfn>       (0x060)</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_MBOX_SET_REG" data-ref="_M/IWM_CSR_MBOX_SET_REG">IWM_CSR_MBOX_SET_REG</dfn>		(0x088)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_MBOX_SET_REG_OS_ALIVE" data-ref="_M/IWM_CSR_MBOX_SET_REG_OS_ALIVE">IWM_CSR_MBOX_SET_REG_OS_ALIVE</dfn>	0x20</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_LED_REG" data-ref="_M/IWM_CSR_LED_REG">IWM_CSR_LED_REG</dfn>			(0x094)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DRAM_INT_TBL_REG" data-ref="_M/IWM_CSR_DRAM_INT_TBL_REG">IWM_CSR_DRAM_INT_TBL_REG</dfn>	(0x0A0)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_MAC_SHADOW_REG_CTRL" data-ref="_M/IWM_CSR_MAC_SHADOW_REG_CTRL">IWM_CSR_MAC_SHADOW_REG_CTRL</dfn>	(0x0A8) /* 6000 and up */</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* GIO Chicken Bits (PCI Express bus link power management) */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GIO_CHICKEN_BITS" data-ref="_M/IWM_CSR_GIO_CHICKEN_BITS">IWM_CSR_GIO_CHICKEN_BITS</dfn>    (0x100)</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* Analog phase-lock-loop configuration  */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_ANA_PLL_CFG" data-ref="_M/IWM_CSR_ANA_PLL_CFG">IWM_CSR_ANA_PLL_CFG</dfn>         (0x20c)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * CSR Hardware Revision Workaround Register.  Indicates hardware rev;</i></td></tr>
<tr><th id="153">153</th><td><i> * "step" determines CCK backoff for txpower calculation.  Used for 4965 only.</i></td></tr>
<tr><th id="154">154</th><td><i> * See also IWM_CSR_HW_REV register.</i></td></tr>
<tr><th id="155">155</th><td><i> * Bit fields:</i></td></tr>
<tr><th id="156">156</th><td><i> *  3-2:  0 = A, 1 = B, 2 = C, 3 = D step</i></td></tr>
<tr><th id="157">157</th><td><i> *  1-0:  "Dash" (-) value, as in C-1, etc.</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_WA_REG" data-ref="_M/IWM_CSR_HW_REV_WA_REG">IWM_CSR_HW_REV_WA_REG</dfn>		(0x22C)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DBG_HPET_MEM_REG" data-ref="_M/IWM_CSR_DBG_HPET_MEM_REG">IWM_CSR_DBG_HPET_MEM_REG</dfn>	(0x240)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DBG_LINK_PWR_MGMT_REG" data-ref="_M/IWM_CSR_DBG_LINK_PWR_MGMT_REG">IWM_CSR_DBG_LINK_PWR_MGMT_REG</dfn>	(0x250)</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* Bits for IWM_CSR_HW_IF_CONFIG_REG */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH">IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_DASH</dfn>	(0x00000003)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP">IWM_CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP</dfn>	(0x0000000C)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER">IWM_CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER</dfn>	(0x000000C0)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_MAC_SI" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_MAC_SI">IWM_CSR_HW_IF_CONFIG_REG_BIT_MAC_SI</dfn>	(0x00000100)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI">IWM_CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI</dfn>	(0x00000200)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE">IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_TYPE</dfn>	(0x00000C00)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH">IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_DASH</dfn>	(0x00003000)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP">IWM_CSR_HW_IF_CONFIG_REG_MSK_PHY_STEP</dfn>	(0x0000C000)</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_DASH" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_DASH">IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_DASH</dfn>	(0)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_STEP" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_STEP">IWM_CSR_HW_IF_CONFIG_REG_POS_MAC_STEP</dfn>	(2)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_BOARD_VER" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_BOARD_VER">IWM_CSR_HW_IF_CONFIG_REG_POS_BOARD_VER</dfn>	(6)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE">IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_TYPE</dfn>	(10)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_DASH" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_DASH">IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_DASH</dfn>	(12)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_STEP" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_STEP">IWM_CSR_HW_IF_CONFIG_REG_POS_PHY_STEP</dfn>	(14)</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A">IWM_CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A</dfn>	(0x00080000)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM">IWM_CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM</dfn>	(0x00200000)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_READY" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_READY">IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_READY</dfn>	(0x00400000) /* PCI_OWN_SEM */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE">IWM_CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE</dfn> (0x02000000) /* ME_OWN */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_PREPARE" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_PREPARE">IWM_CSR_HW_IF_CONFIG_REG_PREPARE</dfn>	(0x08000000) /* WAKE_ME */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_ENABLE_PME" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_ENABLE_PME">IWM_CSR_HW_IF_CONFIG_REG_ENABLE_PME</dfn>	(0x10000000)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_IF_CONFIG_REG_PERSIST_MODE" data-ref="_M/IWM_CSR_HW_IF_CONFIG_REG_PERSIST_MODE">IWM_CSR_HW_IF_CONFIG_REG_PERSIST_MODE</dfn>	(0x40000000) /* PERSISTENCE */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_PERIODIC_DIS" data-ref="_M/IWM_CSR_INT_PERIODIC_DIS">IWM_CSR_INT_PERIODIC_DIS</dfn>		(0x00) /* disable periodic int*/</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_PERIODIC_ENA" data-ref="_M/IWM_CSR_INT_PERIODIC_ENA">IWM_CSR_INT_PERIODIC_ENA</dfn>		(0xFF) /* 255*32 usec ~ 8 msec*/</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* interrupt flags in INTA, set by uCode or hardware (e.g. dma),</i></td></tr>
<tr><th id="193">193</th><td><i> * acknowledged (reset) by host writing "1" to flagged bits. */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_FH_RX" data-ref="_M/IWM_CSR_INT_BIT_FH_RX">IWM_CSR_INT_BIT_FH_RX</dfn>	(1 &lt;&lt; 31) /* Rx DMA, cmd responses, FH_INT[17:16] */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_HW_ERR" data-ref="_M/IWM_CSR_INT_BIT_HW_ERR">IWM_CSR_INT_BIT_HW_ERR</dfn>	(1 &lt;&lt; 29) /* DMA hardware error FH_INT[31] */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_RX_PERIODIC" data-ref="_M/IWM_CSR_INT_BIT_RX_PERIODIC">IWM_CSR_INT_BIT_RX_PERIODIC</dfn>	(1 &lt;&lt; 28) /* Rx periodic */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_FH_TX" data-ref="_M/IWM_CSR_INT_BIT_FH_TX">IWM_CSR_INT_BIT_FH_TX</dfn>	(1 &lt;&lt; 27) /* Tx DMA FH_INT[1:0] */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_SCD" data-ref="_M/IWM_CSR_INT_BIT_SCD">IWM_CSR_INT_BIT_SCD</dfn>	(1 &lt;&lt; 26) /* TXQ pointer advanced */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_SW_ERR" data-ref="_M/IWM_CSR_INT_BIT_SW_ERR">IWM_CSR_INT_BIT_SW_ERR</dfn>	(1 &lt;&lt; 25) /* uCode error */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_RF_KILL" data-ref="_M/IWM_CSR_INT_BIT_RF_KILL">IWM_CSR_INT_BIT_RF_KILL</dfn>	(1 &lt;&lt; 7)  /* HW RFKILL switch GP_CNTRL[27] toggled */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_CT_KILL" data-ref="_M/IWM_CSR_INT_BIT_CT_KILL">IWM_CSR_INT_BIT_CT_KILL</dfn>	(1 &lt;&lt; 6)  /* Critical temp (chip too hot) rfkill */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_SW_RX" data-ref="_M/IWM_CSR_INT_BIT_SW_RX">IWM_CSR_INT_BIT_SW_RX</dfn>	(1 &lt;&lt; 3)  /* Rx, command responses */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_WAKEUP" data-ref="_M/IWM_CSR_INT_BIT_WAKEUP">IWM_CSR_INT_BIT_WAKEUP</dfn>	(1 &lt;&lt; 1)  /* NIC controller waking up (pwr mgmt) */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INT_BIT_ALIVE" data-ref="_M/IWM_CSR_INT_BIT_ALIVE">IWM_CSR_INT_BIT_ALIVE</dfn>	(1 &lt;&lt; 0)  /* uCode interrupts once it initializes */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_INI_SET_MASK" data-ref="_M/IWM_CSR_INI_SET_MASK">IWM_CSR_INI_SET_MASK</dfn>	(IWM_CSR_INT_BIT_FH_RX   | \</u></td></tr>
<tr><th id="207">207</th><td><u>				 IWM_CSR_INT_BIT_HW_ERR  | \</u></td></tr>
<tr><th id="208">208</th><td><u>				 IWM_CSR_INT_BIT_FH_TX   | \</u></td></tr>
<tr><th id="209">209</th><td><u>				 IWM_CSR_INT_BIT_SW_ERR  | \</u></td></tr>
<tr><th id="210">210</th><td><u>				 IWM_CSR_INT_BIT_RF_KILL | \</u></td></tr>
<tr><th id="211">211</th><td><u>				 IWM_CSR_INT_BIT_SW_RX   | \</u></td></tr>
<tr><th id="212">212</th><td><u>				 IWM_CSR_INT_BIT_WAKEUP  | \</u></td></tr>
<tr><th id="213">213</th><td><u>				 IWM_CSR_INT_BIT_ALIVE   | \</u></td></tr>
<tr><th id="214">214</th><td><u>				 IWM_CSR_INT_BIT_RX_PERIODIC)</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/* interrupt flags in FH (flow handler) (PCI busmaster DMA) */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_ERR" data-ref="_M/IWM_CSR_FH_INT_BIT_ERR">IWM_CSR_FH_INT_BIT_ERR</dfn>       (1 &lt;&lt; 31) /* Error */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_HI_PRIOR" data-ref="_M/IWM_CSR_FH_INT_BIT_HI_PRIOR">IWM_CSR_FH_INT_BIT_HI_PRIOR</dfn>  (1 &lt;&lt; 30) /* High priority Rx, bypass coalescing */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_RX_CHNL1" data-ref="_M/IWM_CSR_FH_INT_BIT_RX_CHNL1">IWM_CSR_FH_INT_BIT_RX_CHNL1</dfn>  (1 &lt;&lt; 17) /* Rx channel 1 */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_RX_CHNL0" data-ref="_M/IWM_CSR_FH_INT_BIT_RX_CHNL0">IWM_CSR_FH_INT_BIT_RX_CHNL0</dfn>  (1 &lt;&lt; 16) /* Rx channel 0 */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_TX_CHNL1" data-ref="_M/IWM_CSR_FH_INT_BIT_TX_CHNL1">IWM_CSR_FH_INT_BIT_TX_CHNL1</dfn>  (1 &lt;&lt; 1)  /* Tx channel 1 */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_BIT_TX_CHNL0" data-ref="_M/IWM_CSR_FH_INT_BIT_TX_CHNL0">IWM_CSR_FH_INT_BIT_TX_CHNL0</dfn>  (1 &lt;&lt; 0)  /* Tx channel 0 */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_RX_MASK" data-ref="_M/IWM_CSR_FH_INT_RX_MASK">IWM_CSR_FH_INT_RX_MASK</dfn>	(IWM_CSR_FH_INT_BIT_HI_PRIOR | \</u></td></tr>
<tr><th id="225">225</th><td><u>				IWM_CSR_FH_INT_BIT_RX_CHNL1 | \</u></td></tr>
<tr><th id="226">226</th><td><u>				IWM_CSR_FH_INT_BIT_RX_CHNL0)</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_FH_INT_TX_MASK" data-ref="_M/IWM_CSR_FH_INT_TX_MASK">IWM_CSR_FH_INT_TX_MASK</dfn>	(IWM_CSR_FH_INT_BIT_TX_CHNL1 | \</u></td></tr>
<tr><th id="229">229</th><td><u>				IWM_CSR_FH_INT_BIT_TX_CHNL0)</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i>/* GPIO */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GPIO_IN_BIT_AUX_POWER" data-ref="_M/IWM_CSR_GPIO_IN_BIT_AUX_POWER">IWM_CSR_GPIO_IN_BIT_AUX_POWER</dfn>                   (0x00000200)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GPIO_IN_VAL_VAUX_PWR_SRC" data-ref="_M/IWM_CSR_GPIO_IN_VAL_VAUX_PWR_SRC">IWM_CSR_GPIO_IN_VAL_VAUX_PWR_SRC</dfn>                (0x00000000)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GPIO_IN_VAL_VMAIN_PWR_SRC" data-ref="_M/IWM_CSR_GPIO_IN_VAL_VMAIN_PWR_SRC">IWM_CSR_GPIO_IN_VAL_VMAIN_PWR_SRC</dfn>               (0x00000200)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* RESET */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_REG_FLAG_NEVO_RESET" data-ref="_M/IWM_CSR_RESET_REG_FLAG_NEVO_RESET">IWM_CSR_RESET_REG_FLAG_NEVO_RESET</dfn>                (0x00000001)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_REG_FLAG_FORCE_NMI" data-ref="_M/IWM_CSR_RESET_REG_FLAG_FORCE_NMI">IWM_CSR_RESET_REG_FLAG_FORCE_NMI</dfn>                 (0x00000002)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_REG_FLAG_SW_RESET" data-ref="_M/IWM_CSR_RESET_REG_FLAG_SW_RESET">IWM_CSR_RESET_REG_FLAG_SW_RESET</dfn>                  (0x00000080)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_REG_FLAG_MASTER_DISABLED" data-ref="_M/IWM_CSR_RESET_REG_FLAG_MASTER_DISABLED">IWM_CSR_RESET_REG_FLAG_MASTER_DISABLED</dfn>           (0x00000100)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_REG_FLAG_STOP_MASTER" data-ref="_M/IWM_CSR_RESET_REG_FLAG_STOP_MASTER">IWM_CSR_RESET_REG_FLAG_STOP_MASTER</dfn>               (0x00000200)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_RESET_LINK_PWR_MGMT_DISABLED" data-ref="_M/IWM_CSR_RESET_LINK_PWR_MGMT_DISABLED">IWM_CSR_RESET_LINK_PWR_MGMT_DISABLED</dfn>             (0x80000000)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * GP (general purpose) CONTROL REGISTER</i></td></tr>
<tr><th id="246">246</th><td><i> * Bit fields:</i></td></tr>
<tr><th id="247">247</th><td><i> *    27:  HW_RF_KILL_SW</i></td></tr>
<tr><th id="248">248</th><td><i> *         Indicates state of (platform's) hardware RF-Kill switch</i></td></tr>
<tr><th id="249">249</th><td><i> * 26-24:  POWER_SAVE_TYPE</i></td></tr>
<tr><th id="250">250</th><td><i> *         Indicates current power-saving mode:</i></td></tr>
<tr><th id="251">251</th><td><i> *         000 -- No power saving</i></td></tr>
<tr><th id="252">252</th><td><i> *         001 -- MAC power-down</i></td></tr>
<tr><th id="253">253</th><td><i> *         010 -- PHY (radio) power-down</i></td></tr>
<tr><th id="254">254</th><td><i> *         011 -- Error</i></td></tr>
<tr><th id="255">255</th><td><i> *   9-6:  SYS_CONFIG</i></td></tr>
<tr><th id="256">256</th><td><i> *         Indicates current system configuration, reflecting pins on chip</i></td></tr>
<tr><th id="257">257</th><td><i> *         as forced high/low by device circuit board.</i></td></tr>
<tr><th id="258">258</th><td><i> *     4:  GOING_TO_SLEEP</i></td></tr>
<tr><th id="259">259</th><td><i> *         Indicates MAC is entering a power-saving sleep power-down.</i></td></tr>
<tr><th id="260">260</th><td><i> *         Not a good time to access device-internal resources.</i></td></tr>
<tr><th id="261">261</th><td><i> *     3:  MAC_ACCESS_REQ</i></td></tr>
<tr><th id="262">262</th><td><i> *         Host sets this to request and maintain MAC wakeup, to allow host</i></td></tr>
<tr><th id="263">263</th><td><i> *         access to device-internal resources.  Host must wait for</i></td></tr>
<tr><th id="264">264</th><td><i> *         MAC_CLOCK_READY (and !GOING_TO_SLEEP) before accessing non-CSR</i></td></tr>
<tr><th id="265">265</th><td><i> *         device registers.</i></td></tr>
<tr><th id="266">266</th><td><i> *     2:  INIT_DONE</i></td></tr>
<tr><th id="267">267</th><td><i> *         Host sets this to put device into fully operational D0 power mode.</i></td></tr>
<tr><th id="268">268</th><td><i> *         Host resets this after SW_RESET to put device into low power mode.</i></td></tr>
<tr><th id="269">269</th><td><i> *     0:  MAC_CLOCK_READY</i></td></tr>
<tr><th id="270">270</th><td><i> *         Indicates MAC (ucode processor, etc.) is powered up and can run.</i></td></tr>
<tr><th id="271">271</th><td><i> *         Internal resources are accessible.</i></td></tr>
<tr><th id="272">272</th><td><i> *         NOTE:  This does not indicate that the processor is actually running.</i></td></tr>
<tr><th id="273">273</th><td><i> *         NOTE:  This does not indicate that device has completed</i></td></tr>
<tr><th id="274">274</th><td><i> *                init or post-power-down restore of internal SRAM memory.</i></td></tr>
<tr><th id="275">275</th><td><i> *                Use IWM_CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP as indication that</i></td></tr>
<tr><th id="276">276</th><td><i> *                SRAM is restored and uCode is in normal operation mode.</i></td></tr>
<tr><th id="277">277</th><td><i> *                Later devices (5xxx/6xxx/1xxx) use non-volatile SRAM, and</i></td></tr>
<tr><th id="278">278</th><td><i> *                do not need to save/restore it.</i></td></tr>
<tr><th id="279">279</th><td><i> *         NOTE:  After device reset, this bit remains "0" until host sets</i></td></tr>
<tr><th id="280">280</th><td><i> *                INIT_DONE</i></td></tr>
<tr><th id="281">281</th><td><i> */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY">IWM_CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY</dfn>        (0x00000001)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_INIT_DONE" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_INIT_DONE">IWM_CSR_GP_CNTRL_REG_FLAG_INIT_DONE</dfn>              (0x00000004)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ">IWM_CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ</dfn>         (0x00000008)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP">IWM_CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP</dfn>         (0x00000010)</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN" data-ref="_M/IWM_CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN">IWM_CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN</dfn>           (0x00000001)</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE" data-ref="_M/IWM_CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE">IWM_CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE</dfn>         (0x07000000)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE">IWM_CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE</dfn>         (0x04000000)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW" data-ref="_M/IWM_CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW">IWM_CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW</dfn>          (0x08000000)</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/* HW REV */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_DASH" data-ref="_M/IWM_CSR_HW_REV_DASH">IWM_CSR_HW_REV_DASH</dfn>(_val)          (((_val) &amp; 0x0000003) &gt;&gt; 0)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_STEP" data-ref="_M/IWM_CSR_HW_REV_STEP">IWM_CSR_HW_REV_STEP</dfn>(_val)          (((_val) &amp; 0x000000C) &gt;&gt; 2)</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_MSK" data-ref="_M/IWM_CSR_HW_REV_TYPE_MSK">IWM_CSR_HW_REV_TYPE_MSK</dfn>		(0x000FFF0)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_5300" data-ref="_M/IWM_CSR_HW_REV_TYPE_5300">IWM_CSR_HW_REV_TYPE_5300</dfn>	(0x0000020)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_5350" data-ref="_M/IWM_CSR_HW_REV_TYPE_5350">IWM_CSR_HW_REV_TYPE_5350</dfn>	(0x0000030)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_5100" data-ref="_M/IWM_CSR_HW_REV_TYPE_5100">IWM_CSR_HW_REV_TYPE_5100</dfn>	(0x0000050)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_5150" data-ref="_M/IWM_CSR_HW_REV_TYPE_5150">IWM_CSR_HW_REV_TYPE_5150</dfn>	(0x0000040)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_1000" data-ref="_M/IWM_CSR_HW_REV_TYPE_1000">IWM_CSR_HW_REV_TYPE_1000</dfn>	(0x0000060)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6x00" data-ref="_M/IWM_CSR_HW_REV_TYPE_6x00">IWM_CSR_HW_REV_TYPE_6x00</dfn>	(0x0000070)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6x50" data-ref="_M/IWM_CSR_HW_REV_TYPE_6x50">IWM_CSR_HW_REV_TYPE_6x50</dfn>	(0x0000080)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6150" data-ref="_M/IWM_CSR_HW_REV_TYPE_6150">IWM_CSR_HW_REV_TYPE_6150</dfn>	(0x0000084)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6x05" data-ref="_M/IWM_CSR_HW_REV_TYPE_6x05">IWM_CSR_HW_REV_TYPE_6x05</dfn>	(0x00000B0)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6x30" data-ref="_M/IWM_CSR_HW_REV_TYPE_6x30">IWM_CSR_HW_REV_TYPE_6x30</dfn>	IWM_CSR_HW_REV_TYPE_6x05</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_6x35" data-ref="_M/IWM_CSR_HW_REV_TYPE_6x35">IWM_CSR_HW_REV_TYPE_6x35</dfn>	IWM_CSR_HW_REV_TYPE_6x05</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_2x30" data-ref="_M/IWM_CSR_HW_REV_TYPE_2x30">IWM_CSR_HW_REV_TYPE_2x30</dfn>	(0x00000C0)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_2x00" data-ref="_M/IWM_CSR_HW_REV_TYPE_2x00">IWM_CSR_HW_REV_TYPE_2x00</dfn>	(0x0000100)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_105" data-ref="_M/IWM_CSR_HW_REV_TYPE_105">IWM_CSR_HW_REV_TYPE_105</dfn>		(0x0000110)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_135" data-ref="_M/IWM_CSR_HW_REV_TYPE_135">IWM_CSR_HW_REV_TYPE_135</dfn>		(0x0000120)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_7265D" data-ref="_M/IWM_CSR_HW_REV_TYPE_7265D">IWM_CSR_HW_REV_TYPE_7265D</dfn>	(0x0000210)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_HW_REV_TYPE_NONE" data-ref="_M/IWM_CSR_HW_REV_TYPE_NONE">IWM_CSR_HW_REV_TYPE_NONE</dfn>	(0x00001F0)</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i>/* EEPROM REG */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_REG_READ_VALID_MSK" data-ref="_M/IWM_CSR_EEPROM_REG_READ_VALID_MSK">IWM_CSR_EEPROM_REG_READ_VALID_MSK</dfn>	(0x00000001)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_REG_BIT_CMD" data-ref="_M/IWM_CSR_EEPROM_REG_BIT_CMD">IWM_CSR_EEPROM_REG_BIT_CMD</dfn>		(0x00000002)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_REG_MSK_ADDR" data-ref="_M/IWM_CSR_EEPROM_REG_MSK_ADDR">IWM_CSR_EEPROM_REG_MSK_ADDR</dfn>		(0x0000FFFC)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_REG_MSK_DATA" data-ref="_M/IWM_CSR_EEPROM_REG_MSK_DATA">IWM_CSR_EEPROM_REG_MSK_DATA</dfn>		(0xFFFF0000)</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>/* EEPROM GP */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_VALID_MSK" data-ref="_M/IWM_CSR_EEPROM_GP_VALID_MSK">IWM_CSR_EEPROM_GP_VALID_MSK</dfn>		(0x00000007) /* signature */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_IF_OWNER_MSK" data-ref="_M/IWM_CSR_EEPROM_GP_IF_OWNER_MSK">IWM_CSR_EEPROM_GP_IF_OWNER_MSK</dfn>	(0x00000180)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_BAD_SIGNATURE_BOTH_EEP_AND_OTP" data-ref="_M/IWM_CSR_EEPROM_GP_BAD_SIGNATURE_BOTH_EEP_AND_OTP">IWM_CSR_EEPROM_GP_BAD_SIGNATURE_BOTH_EEP_AND_OTP</dfn>	(0x00000000)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_BAD_SIG_EEP_GOOD_SIG_OTP" data-ref="_M/IWM_CSR_EEPROM_GP_BAD_SIG_EEP_GOOD_SIG_OTP">IWM_CSR_EEPROM_GP_BAD_SIG_EEP_GOOD_SIG_OTP</dfn>		(0x00000001)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K" data-ref="_M/IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K">IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K</dfn>		(0x00000002)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K" data-ref="_M/IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K">IWM_CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K</dfn>		(0x00000004)</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* One-time-programmable memory general purpose reg */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_OTP_GP_REG_DEVICE_SELECT" data-ref="_M/IWM_CSR_OTP_GP_REG_DEVICE_SELECT">IWM_CSR_OTP_GP_REG_DEVICE_SELECT</dfn>  (0x00010000) /* 0 - EEPROM, 1 - OTP */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_OTP_GP_REG_OTP_ACCESS_MODE" data-ref="_M/IWM_CSR_OTP_GP_REG_OTP_ACCESS_MODE">IWM_CSR_OTP_GP_REG_OTP_ACCESS_MODE</dfn>  (0x00020000) /* 0 - absolute, 1 - relative */</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_OTP_GP_REG_ECC_CORR_STATUS_MSK" data-ref="_M/IWM_CSR_OTP_GP_REG_ECC_CORR_STATUS_MSK">IWM_CSR_OTP_GP_REG_ECC_CORR_STATUS_MSK</dfn>    (0x00100000) /* bit 20 */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_OTP_GP_REG_ECC_UNCORR_STATUS_MSK" data-ref="_M/IWM_CSR_OTP_GP_REG_ECC_UNCORR_STATUS_MSK">IWM_CSR_OTP_GP_REG_ECC_UNCORR_STATUS_MSK</dfn>  (0x00200000) /* bit 21 */</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/* GP REG */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_REG_POWER_SAVE_STATUS_MSK" data-ref="_M/IWM_CSR_GP_REG_POWER_SAVE_STATUS_MSK">IWM_CSR_GP_REG_POWER_SAVE_STATUS_MSK</dfn>    (0x03000000) /* bit 24/25 */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_REG_NO_POWER_SAVE" data-ref="_M/IWM_CSR_GP_REG_NO_POWER_SAVE">IWM_CSR_GP_REG_NO_POWER_SAVE</dfn>            (0x00000000)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_REG_MAC_POWER_SAVE" data-ref="_M/IWM_CSR_GP_REG_MAC_POWER_SAVE">IWM_CSR_GP_REG_MAC_POWER_SAVE</dfn>           (0x01000000)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_REG_PHY_POWER_SAVE" data-ref="_M/IWM_CSR_GP_REG_PHY_POWER_SAVE">IWM_CSR_GP_REG_PHY_POWER_SAVE</dfn>           (0x02000000)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_REG_POWER_SAVE_ERROR" data-ref="_M/IWM_CSR_GP_REG_POWER_SAVE_ERROR">IWM_CSR_GP_REG_POWER_SAVE_ERROR</dfn>         (0x03000000)</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><i>/* CSR GIO */</i></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GIO_REG_VAL_L0S_ENABLED" data-ref="_M/IWM_CSR_GIO_REG_VAL_L0S_ENABLED">IWM_CSR_GIO_REG_VAL_L0S_ENABLED</dfn>	(0x00000002)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/*</i></td></tr>
<tr><th id="349">349</th><td><i> * UCODE-DRIVER GP (general purpose) mailbox register 1</i></td></tr>
<tr><th id="350">350</th><td><i> * Host driver and uCode write and/or read this register to communicate with</i></td></tr>
<tr><th id="351">351</th><td><i> * each other.</i></td></tr>
<tr><th id="352">352</th><td><i> * Bit fields:</i></td></tr>
<tr><th id="353">353</th><td><i> *     4:  UCODE_DISABLE</i></td></tr>
<tr><th id="354">354</th><td><i> *         Host sets this to request permanent halt of uCode, same as</i></td></tr>
<tr><th id="355">355</th><td><i> *         sending CARD_STATE command with "halt" bit set.</i></td></tr>
<tr><th id="356">356</th><td><i> *     3:  CT_KILL_EXIT</i></td></tr>
<tr><th id="357">357</th><td><i> *         Host sets this to request exit from CT_KILL state, i.e. host thinks</i></td></tr>
<tr><th id="358">358</th><td><i> *         device temperature is low enough to continue normal operation.</i></td></tr>
<tr><th id="359">359</th><td><i> *     2:  CMD_BLOCKED</i></td></tr>
<tr><th id="360">360</th><td><i> *         Host sets this during RF KILL power-down sequence (HW, SW, CT KILL)</i></td></tr>
<tr><th id="361">361</th><td><i> *         to release uCode to clear all Tx and command queues, enter</i></td></tr>
<tr><th id="362">362</th><td><i> *         unassociated mode, and power down.</i></td></tr>
<tr><th id="363">363</th><td><i> *         NOTE:  Some devices also use HBUS_TARG_MBX_C register for this bit.</i></td></tr>
<tr><th id="364">364</th><td><i> *     1:  SW_BIT_RFKILL</i></td></tr>
<tr><th id="365">365</th><td><i> *         Host sets this when issuing CARD_STATE command to request</i></td></tr>
<tr><th id="366">366</th><td><i> *         device sleep.</i></td></tr>
<tr><th id="367">367</th><td><i> *     0:  MAC_SLEEP</i></td></tr>
<tr><th id="368">368</th><td><i> *         uCode sets this when preparing a power-saving power-down.</i></td></tr>
<tr><th id="369">369</th><td><i> *         uCode resets this when power-up is complete and SRAM is sane.</i></td></tr>
<tr><th id="370">370</th><td><i> *         NOTE:  device saves internal SRAM data to host when powering down,</i></td></tr>
<tr><th id="371">371</th><td><i> *                and must restore this data after powering back up.</i></td></tr>
<tr><th id="372">372</th><td><i> *                MAC_SLEEP is the best indication that restore is complete.</i></td></tr>
<tr><th id="373">373</th><td><i> *                Later devices (5xxx/6xxx/1xxx) use non-volatile SRAM, and</i></td></tr>
<tr><th id="374">374</th><td><i> *                do not need to save/restore it.</i></td></tr>
<tr><th id="375">375</th><td><i> */</i></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP">IWM_CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP</dfn>             (0x00000001)</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_SW_BIT_RFKILL" data-ref="_M/IWM_CSR_UCODE_SW_BIT_RFKILL">IWM_CSR_UCODE_SW_BIT_RFKILL</dfn>                     (0x00000002)</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED">IWM_CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED</dfn>           (0x00000004)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT">IWM_CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT</dfn>      (0x00000008)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE" data-ref="_M/IWM_CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE">IWM_CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE</dfn>       (0x00000020)</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><i>/* GP Driver */</i></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_MSK" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_MSK">IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_MSK</dfn>		    (0x00000003)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_3x3_HYB" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_3x3_HYB">IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_3x3_HYB</dfn>	    (0x00000000)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_HYB" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_HYB">IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_HYB</dfn>	    (0x00000001)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_IPA" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_IPA">IWM_CSR_GP_DRIVER_REG_BIT_RADIO_SKU_2x2_IPA</dfn>	    (0x00000002)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_CALIB_VERSION6" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_CALIB_VERSION6">IWM_CSR_GP_DRIVER_REG_BIT_CALIB_VERSION6</dfn>	    (0x00000004)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_6050_1x2" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_6050_1x2">IWM_CSR_GP_DRIVER_REG_BIT_6050_1x2</dfn>		    (0x00000008)</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_IQ_INVER" data-ref="_M/IWM_CSR_GP_DRIVER_REG_BIT_RADIO_IQ_INVER">IWM_CSR_GP_DRIVER_REG_BIT_RADIO_IQ_INVER</dfn>	    (0x00000080)</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i>/* GIO Chicken Bits (PCI Express bus link power management) */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX" data-ref="_M/IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX">IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX</dfn>  (0x00800000)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER" data-ref="_M/IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER">IWM_CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER</dfn>  (0x20000000)</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/* LED */</i></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_LED_BSM_CTRL_MSK" data-ref="_M/IWM_CSR_LED_BSM_CTRL_MSK">IWM_CSR_LED_BSM_CTRL_MSK</dfn> (0xFFFFFFDF)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_LED_REG_TURN_ON" data-ref="_M/IWM_CSR_LED_REG_TURN_ON">IWM_CSR_LED_REG_TURN_ON</dfn> (0x60)</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_LED_REG_TURN_OFF" data-ref="_M/IWM_CSR_LED_REG_TURN_OFF">IWM_CSR_LED_REG_TURN_OFF</dfn> (0x20)</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/* ANA_PLL */</i></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR50_ANA_PLL_CFG_VAL" data-ref="_M/IWM_CSR50_ANA_PLL_CFG_VAL">IWM_CSR50_ANA_PLL_CFG_VAL</dfn>        (0x00880300)</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* HPET MEM debug */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DBG_HPET_MEM_REG_VAL" data-ref="_M/IWM_CSR_DBG_HPET_MEM_REG_VAL">IWM_CSR_DBG_HPET_MEM_REG_VAL</dfn>	(0xFFFF0000)</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/* DRAM INT TABLE */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DRAM_INT_TBL_ENABLE" data-ref="_M/IWM_CSR_DRAM_INT_TBL_ENABLE">IWM_CSR_DRAM_INT_TBL_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DRAM_INIT_TBL_WRITE_POINTER" data-ref="_M/IWM_CSR_DRAM_INIT_TBL_WRITE_POINTER">IWM_CSR_DRAM_INIT_TBL_WRITE_POINTER</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_DRAM_INIT_TBL_WRAP_CHECK" data-ref="_M/IWM_CSR_DRAM_INIT_TBL_WRAP_CHECK">IWM_CSR_DRAM_INIT_TBL_WRAP_CHECK</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* SECURE boot registers */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_SECURE_BOOT_CONFIG_ADDR" data-ref="_M/IWM_CSR_SECURE_BOOT_CONFIG_ADDR">IWM_CSR_SECURE_BOOT_CONFIG_ADDR</dfn>	(0x100)</u></td></tr>
<tr><th id="414">414</th><td><b>enum</b> <dfn class="type def" id="iwm_secure_boot_config_reg" title='iwm_secure_boot_config_reg' data-ref="iwm_secure_boot_config_reg" data-ref-filename="iwm_secure_boot_config_reg">iwm_secure_boot_config_reg</dfn> {</td></tr>
<tr><th id="415">415</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_BURNED_IN_OTP" title='IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_BURNED_IN_OTP' data-ref="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_BURNED_IN_OTP" data-ref-filename="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_BURNED_IN_OTP">IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_BURNED_IN_OTP</dfn>	= <var>0x00000001</var>,</td></tr>
<tr><th id="416">416</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_NOT_REQ" title='IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_NOT_REQ' data-ref="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_NOT_REQ" data-ref-filename="IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_NOT_REQ">IWM_CSR_SECURE_BOOT_CONFIG_INSPECTOR_NOT_REQ</dfn>	= <var>0x00000002</var>,</td></tr>
<tr><th id="417">417</th><td>};</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_SECURE_BOOT_CPU1_STATUS_ADDR" data-ref="_M/IWM_CSR_SECURE_BOOT_CPU1_STATUS_ADDR">IWM_CSR_SECURE_BOOT_CPU1_STATUS_ADDR</dfn>	(0x100)</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_SECURE_BOOT_CPU2_STATUS_ADDR" data-ref="_M/IWM_CSR_SECURE_BOOT_CPU2_STATUS_ADDR">IWM_CSR_SECURE_BOOT_CPU2_STATUS_ADDR</dfn>	(0x100)</u></td></tr>
<tr><th id="421">421</th><td><b>enum</b> <dfn class="type def" id="iwm_secure_boot_status_reg" title='iwm_secure_boot_status_reg' data-ref="iwm_secure_boot_status_reg" data-ref-filename="iwm_secure_boot_status_reg">iwm_secure_boot_status_reg</dfn> {</td></tr>
<tr><th id="422">422</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_STATUS" title='IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_STATUS' data-ref="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_STATUS" data-ref-filename="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_STATUS">IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_STATUS</dfn>		= <var>0x00000003</var>,</td></tr>
<tr><th id="423">423</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_COMPLETED" title='IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_COMPLETED' data-ref="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_COMPLETED" data-ref-filename="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_COMPLETED">IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_COMPLETED</dfn>	= <var>0x00000002</var>,</td></tr>
<tr><th id="424">424</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_SUCCESS" title='IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_SUCCESS' data-ref="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_SUCCESS" data-ref-filename="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_SUCCESS">IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_SUCCESS</dfn>		= <var>0x00000004</var>,</td></tr>
<tr><th id="425">425</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_FAIL" title='IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_FAIL' data-ref="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_FAIL" data-ref-filename="IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_FAIL">IWM_CSR_SECURE_BOOT_CPU_STATUS_VERF_FAIL</dfn>		= <var>0x00000008</var>,</td></tr>
<tr><th id="426">426</th><td>	<dfn class="enum" id="IWM_CSR_SECURE_BOOT_CPU_STATUS_SIGN_VERF_FAIL" title='IWM_CSR_SECURE_BOOT_CPU_STATUS_SIGN_VERF_FAIL' data-ref="IWM_CSR_SECURE_BOOT_CPU_STATUS_SIGN_VERF_FAIL" data-ref-filename="IWM_CSR_SECURE_BOOT_CPU_STATUS_SIGN_VERF_FAIL">IWM_CSR_SECURE_BOOT_CPU_STATUS_SIGN_VERF_FAIL</dfn>	= <var>0x00000010</var>,</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_UCODE_LOAD_STATUS" data-ref="_M/IWM_FH_UCODE_LOAD_STATUS">IWM_FH_UCODE_LOAD_STATUS</dfn>	0x1af0</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_UCODE_LOAD_STATUS_ADDR" data-ref="_M/IWM_CSR_UCODE_LOAD_STATUS_ADDR">IWM_CSR_UCODE_LOAD_STATUS_ADDR</dfn>	0x1e70</u></td></tr>
<tr><th id="431">431</th><td><b>enum</b> <dfn class="type def" id="iwm_secure_load_status_reg" title='iwm_secure_load_status_reg' data-ref="iwm_secure_load_status_reg" data-ref-filename="iwm_secure_load_status_reg">iwm_secure_load_status_reg</dfn> {</td></tr>
<tr><th id="432">432</th><td>	<dfn class="enum" id="IWM_LMPM_CPU_UCODE_LOADING_STARTED" title='IWM_LMPM_CPU_UCODE_LOADING_STARTED' data-ref="IWM_LMPM_CPU_UCODE_LOADING_STARTED" data-ref-filename="IWM_LMPM_CPU_UCODE_LOADING_STARTED">IWM_LMPM_CPU_UCODE_LOADING_STARTED</dfn>		= <var>0x00000001</var>,</td></tr>
<tr><th id="433">433</th><td>	<dfn class="enum" id="IWM_LMPM_CPU_HDRS_LOADING_COMPLETED" title='IWM_LMPM_CPU_HDRS_LOADING_COMPLETED' data-ref="IWM_LMPM_CPU_HDRS_LOADING_COMPLETED" data-ref-filename="IWM_LMPM_CPU_HDRS_LOADING_COMPLETED">IWM_LMPM_CPU_HDRS_LOADING_COMPLETED</dfn>		= <var>0x00000003</var>,</td></tr>
<tr><th id="434">434</th><td>	<dfn class="enum" id="IWM_LMPM_CPU_UCODE_LOADING_COMPLETED" title='IWM_LMPM_CPU_UCODE_LOADING_COMPLETED' data-ref="IWM_LMPM_CPU_UCODE_LOADING_COMPLETED" data-ref-filename="IWM_LMPM_CPU_UCODE_LOADING_COMPLETED">IWM_LMPM_CPU_UCODE_LOADING_COMPLETED</dfn>		= <var>0x00000007</var>,</td></tr>
<tr><th id="435">435</th><td>	<dfn class="enum" id="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED" title='IWM_LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED' data-ref="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED" data-ref-filename="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED">IWM_LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED</dfn>	= <var>0x000000F8</var>,</td></tr>
<tr><th id="436">436</th><td>	<dfn class="enum" id="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK" title='IWM_LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK' data-ref="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK" data-ref-filename="IWM_LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK">IWM_LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK</dfn>	= <var>0x0000FF00</var>,</td></tr>
<tr><th id="437">437</th><td>};</td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_TB_MAX_LENGTH" data-ref="_M/IWM_FH_MEM_TB_MAX_LENGTH">IWM_FH_MEM_TB_MAX_LENGTH</dfn>	0x20000</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_INSPECTOR_CODE_ADDR" data-ref="_M/IWM_LMPM_SECURE_INSPECTOR_CODE_ADDR">IWM_LMPM_SECURE_INSPECTOR_CODE_ADDR</dfn>		0x1e38</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_INSPECTOR_DATA_ADDR" data-ref="_M/IWM_LMPM_SECURE_INSPECTOR_DATA_ADDR">IWM_LMPM_SECURE_INSPECTOR_DATA_ADDR</dfn>		0x1e3c</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR" data-ref="_M/IWM_LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR">IWM_LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR</dfn>	0x1e78</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR" data-ref="_M/IWM_LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR">IWM_LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR</dfn>	0x1e7c</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_INSPECTOR_CODE_MEM_SPACE" data-ref="_M/IWM_LMPM_SECURE_INSPECTOR_CODE_MEM_SPACE">IWM_LMPM_SECURE_INSPECTOR_CODE_MEM_SPACE</dfn>	0x400000</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_INSPECTOR_DATA_MEM_SPACE" data-ref="_M/IWM_LMPM_SECURE_INSPECTOR_DATA_MEM_SPACE">IWM_LMPM_SECURE_INSPECTOR_DATA_MEM_SPACE</dfn>	0x402000</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_CPU1_HDR_MEM_SPACE" data-ref="_M/IWM_LMPM_SECURE_CPU1_HDR_MEM_SPACE">IWM_LMPM_SECURE_CPU1_HDR_MEM_SPACE</dfn>		0x420000</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_SECURE_CPU2_HDR_MEM_SPACE" data-ref="_M/IWM_LMPM_SECURE_CPU2_HDR_MEM_SPACE">IWM_LMPM_SECURE_CPU2_HDR_MEM_SPACE</dfn>		0x420400</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/IWM_CSR_SECURE_TIME_OUT" data-ref="_M/IWM_CSR_SECURE_TIME_OUT">IWM_CSR_SECURE_TIME_OUT</dfn>	(100)</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/* extended range in FW SRAM */</i></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_MEM_EXTENDED_START" data-ref="_M/IWM_FW_MEM_EXTENDED_START">IWM_FW_MEM_EXTENDED_START</dfn>       0x40000</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_MEM_EXTENDED_END" data-ref="_M/IWM_FW_MEM_EXTENDED_END">IWM_FW_MEM_EXTENDED_END</dfn>         0x57FFF</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><i>/* FW chicken bits */</i></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_CHICK" data-ref="_M/IWM_LMPM_CHICK">IWM_LMPM_CHICK</dfn>				0xa01ff8</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_CHICK_EXTENDED_ADDR_SPACE" data-ref="_M/IWM_LMPM_CHICK_EXTENDED_ADDR_SPACE">IWM_LMPM_CHICK_EXTENDED_ADDR_SPACE</dfn>	0x01</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_0_REG0" data-ref="_M/IWM_FH_TCSR_0_REG0">IWM_FH_TCSR_0_REG0</dfn> (0x1D00)</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/*</i></td></tr>
<tr><th id="463">463</th><td><i> * HBUS (Host-side Bus)</i></td></tr>
<tr><th id="464">464</th><td><i> *</i></td></tr>
<tr><th id="465">465</th><td><i> * HBUS registers are mapped directly into PCI bus space, but are used</i></td></tr>
<tr><th id="466">466</th><td><i> * to indirectly access device's internal memory or registers that</i></td></tr>
<tr><th id="467">467</th><td><i> * may be powered-down.</i></td></tr>
<tr><th id="468">468</th><td><i> *</i></td></tr>
<tr><th id="469">469</th><td><i> * Use iwl_write_direct32()/iwl_read_direct32() family for these registers;</i></td></tr>
<tr><th id="470">470</th><td><i> * host must "grab nic access" via CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ</i></td></tr>
<tr><th id="471">471</th><td><i> * to make sure the MAC (uCode processor, etc.) is powered up for accessing</i></td></tr>
<tr><th id="472">472</th><td><i> * internal resources.</i></td></tr>
<tr><th id="473">473</th><td><i> *</i></td></tr>
<tr><th id="474">474</th><td><i> * Do not use iwl_write32()/iwl_read32() family to access these registers;</i></td></tr>
<tr><th id="475">475</th><td><i> * these provide only simple PCI bus access, without waking up the MAC.</i></td></tr>
<tr><th id="476">476</th><td><i> */</i></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_BASE" data-ref="_M/IWM_HBUS_BASE">IWM_HBUS_BASE</dfn>	(0x400)</u></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i>/*</i></td></tr>
<tr><th id="480">480</th><td><i> * Registers for accessing device's internal SRAM memory (e.g. SCD SRAM</i></td></tr>
<tr><th id="481">481</th><td><i> * structures, error log, event log, verifying uCode load).</i></td></tr>
<tr><th id="482">482</th><td><i> * First write to address register, then read from or write to data register</i></td></tr>
<tr><th id="483">483</th><td><i> * to complete the job.  Once the address register is set up, accesses to</i></td></tr>
<tr><th id="484">484</th><td><i> * data registers auto-increment the address by one dword.</i></td></tr>
<tr><th id="485">485</th><td><i> * Bit usage for address registers (read or write):</i></td></tr>
<tr><th id="486">486</th><td><i> *  0-31:  memory address within device</i></td></tr>
<tr><th id="487">487</th><td><i> */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MEM_RADDR" data-ref="_M/IWM_HBUS_TARG_MEM_RADDR">IWM_HBUS_TARG_MEM_RADDR</dfn>     (IWM_HBUS_BASE+0x00c)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MEM_WADDR" data-ref="_M/IWM_HBUS_TARG_MEM_WADDR">IWM_HBUS_TARG_MEM_WADDR</dfn>     (IWM_HBUS_BASE+0x010)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MEM_WDAT" data-ref="_M/IWM_HBUS_TARG_MEM_WDAT">IWM_HBUS_TARG_MEM_WDAT</dfn>      (IWM_HBUS_BASE+0x018)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MEM_RDAT" data-ref="_M/IWM_HBUS_TARG_MEM_RDAT">IWM_HBUS_TARG_MEM_RDAT</dfn>      (IWM_HBUS_BASE+0x01c)</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i>/* Mailbox C, used as workaround alternative to CSR_UCODE_DRV_GP1 mailbox */</i></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MBX_C" data-ref="_M/IWM_HBUS_TARG_MBX_C">IWM_HBUS_TARG_MBX_C</dfn>         (IWM_HBUS_BASE+0x030)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED" data-ref="_M/IWM_HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED">IWM_HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED</dfn>         (0x00000004)</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/*</i></td></tr>
<tr><th id="498">498</th><td><i> * Registers for accessing device's internal peripheral registers</i></td></tr>
<tr><th id="499">499</th><td><i> * (e.g. SCD, BSM, etc.).  First write to address register,</i></td></tr>
<tr><th id="500">500</th><td><i> * then read from or write to data register to complete the job.</i></td></tr>
<tr><th id="501">501</th><td><i> * Bit usage for address registers (read or write):</i></td></tr>
<tr><th id="502">502</th><td><i> *  0-15:  register address (offset) within device</i></td></tr>
<tr><th id="503">503</th><td><i> * 24-25:  (# bytes - 1) to read or write (e.g. 3 for dword)</i></td></tr>
<tr><th id="504">504</th><td><i> */</i></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_PRPH_WADDR" data-ref="_M/IWM_HBUS_TARG_PRPH_WADDR">IWM_HBUS_TARG_PRPH_WADDR</dfn>    (IWM_HBUS_BASE+0x044)</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_PRPH_RADDR" data-ref="_M/IWM_HBUS_TARG_PRPH_RADDR">IWM_HBUS_TARG_PRPH_RADDR</dfn>    (IWM_HBUS_BASE+0x048)</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_PRPH_WDAT" data-ref="_M/IWM_HBUS_TARG_PRPH_WDAT">IWM_HBUS_TARG_PRPH_WDAT</dfn>     (IWM_HBUS_BASE+0x04c)</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_PRPH_RDAT" data-ref="_M/IWM_HBUS_TARG_PRPH_RDAT">IWM_HBUS_TARG_PRPH_RDAT</dfn>     (IWM_HBUS_BASE+0x050)</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i>/* enable the ID buf for read */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/IWM_WFPM_PS_CTL_CLR" data-ref="_M/IWM_WFPM_PS_CTL_CLR">IWM_WFPM_PS_CTL_CLR</dfn>			0xa0300c</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/IWM_WFMP_MAC_ADDR_0" data-ref="_M/IWM_WFMP_MAC_ADDR_0">IWM_WFMP_MAC_ADDR_0</dfn>			0xa03080</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/IWM_WFMP_MAC_ADDR_1" data-ref="_M/IWM_WFMP_MAC_ADDR_1">IWM_WFMP_MAC_ADDR_1</dfn>			0xa03084</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/IWM_LMPM_PMG_EN" data-ref="_M/IWM_LMPM_PMG_EN">IWM_LMPM_PMG_EN</dfn>				0xa01cec</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/IWM_RADIO_REG_SYS_MANUAL_DFT_0" data-ref="_M/IWM_RADIO_REG_SYS_MANUAL_DFT_0">IWM_RADIO_REG_SYS_MANUAL_DFT_0</dfn>		0xad4078</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/IWM_RFIC_REG_RD" data-ref="_M/IWM_RFIC_REG_RD">IWM_RFIC_REG_RD</dfn>				0xad0470</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/IWM_WFPM_CTRL_REG" data-ref="_M/IWM_WFPM_CTRL_REG">IWM_WFPM_CTRL_REG</dfn>			0xa03030</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/IWM_WFPM_AUX_CTL_AUX_IF_MAC_OWNER_MSK" data-ref="_M/IWM_WFPM_AUX_CTL_AUX_IF_MAC_OWNER_MSK">IWM_WFPM_AUX_CTL_AUX_IF_MAC_OWNER_MSK</dfn>	0x08000000</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/IWM_ENABLE_WFPM" data-ref="_M/IWM_ENABLE_WFPM">IWM_ENABLE_WFPM</dfn>				0x80000000</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/IWM_AUX_MISC_REG" data-ref="_M/IWM_AUX_MISC_REG">IWM_AUX_MISC_REG</dfn>			0xa200b0</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_STEP_LOCATION_BITS" data-ref="_M/IWM_HW_STEP_LOCATION_BITS">IWM_HW_STEP_LOCATION_BITS</dfn>		24</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/IWM_AUX_MISC_MASTER1_EN" data-ref="_M/IWM_AUX_MISC_MASTER1_EN">IWM_AUX_MISC_MASTER1_EN</dfn>			0xa20818</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/IWM_AUX_MISC_MASTER1_EN_SBE_MSK" data-ref="_M/IWM_AUX_MISC_MASTER1_EN_SBE_MSK">IWM_AUX_MISC_MASTER1_EN_SBE_MSK</dfn>		0x1</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/IWM_AUX_MISC_MASTER1_SMPHR_STATUS" data-ref="_M/IWM_AUX_MISC_MASTER1_SMPHR_STATUS">IWM_AUX_MISC_MASTER1_SMPHR_STATUS</dfn>	0xa20800</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/IWM_RSA_ENABLE" data-ref="_M/IWM_RSA_ENABLE">IWM_RSA_ENABLE</dfn>				0xa24b08</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/IWM_PREG_AUX_BUS_WPROT_0" data-ref="_M/IWM_PREG_AUX_BUS_WPROT_0">IWM_PREG_AUX_BUS_WPROT_0</dfn>		0xa04cc0</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_CFG_OVERRIDE_ADDR" data-ref="_M/IWM_SB_CFG_OVERRIDE_ADDR">IWM_SB_CFG_OVERRIDE_ADDR</dfn>		0xa26c78</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_CFG_OVERRIDE_ENABLE" data-ref="_M/IWM_SB_CFG_OVERRIDE_ENABLE">IWM_SB_CFG_OVERRIDE_ENABLE</dfn>		0x8000</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_CFG_BASE_OVERRIDE" data-ref="_M/IWM_SB_CFG_BASE_OVERRIDE">IWM_SB_CFG_BASE_OVERRIDE</dfn>		0xa20000</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_MODIFY_CFG_FLAG" data-ref="_M/IWM_SB_MODIFY_CFG_FLAG">IWM_SB_MODIFY_CFG_FLAG</dfn>			0xa03088</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_CPU_1_STATUS" data-ref="_M/IWM_SB_CPU_1_STATUS">IWM_SB_CPU_1_STATUS</dfn>			0xa01e30</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/IWM_SB_CPU_2_STATUS" data-ref="_M/IWM_SB_CPU_2_STATUS">IWM_SB_CPU_2_STATUS</dfn>			0Xa01e34</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/* Used to enable DBGM */</i></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_TEST_REG" data-ref="_M/IWM_HBUS_TARG_TEST_REG">IWM_HBUS_TARG_TEST_REG</dfn>	(IWM_HBUS_BASE+0x05c)</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i>/*</i></td></tr>
<tr><th id="540">540</th><td><i> * Per-Tx-queue write pointer (index, really!)</i></td></tr>
<tr><th id="541">541</th><td><i> * Indicates index to next TFD that driver will fill (1 past latest filled).</i></td></tr>
<tr><th id="542">542</th><td><i> * Bit usage:</i></td></tr>
<tr><th id="543">543</th><td><i> *  0-7:  queue write index</i></td></tr>
<tr><th id="544">544</th><td><i> * 11-8:  queue selector</i></td></tr>
<tr><th id="545">545</th><td><i> */</i></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/IWM_HBUS_TARG_WRPTR" data-ref="_M/IWM_HBUS_TARG_WRPTR">IWM_HBUS_TARG_WRPTR</dfn>         (IWM_HBUS_BASE+0x060)</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><i>/**********************************************************</i></td></tr>
<tr><th id="549">549</th><td><i> * CSR values</i></td></tr>
<tr><th id="550">550</th><td><i> **********************************************************/</i></td></tr>
<tr><th id="551">551</th><td> <i>/*</i></td></tr>
<tr><th id="552">552</th><td><i> * host interrupt timeout value</i></td></tr>
<tr><th id="553">553</th><td><i> * used with setting interrupt coalescing timer</i></td></tr>
<tr><th id="554">554</th><td><i> * the CSR_INT_COALESCING is an 8 bit register in 32-usec unit</i></td></tr>
<tr><th id="555">555</th><td><i> *</i></td></tr>
<tr><th id="556">556</th><td><i> * default interrupt coalescing timer is 64 x 32 = 2048 usecs</i></td></tr>
<tr><th id="557">557</th><td><i> */</i></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/IWM_HOST_INT_TIMEOUT_MAX" data-ref="_M/IWM_HOST_INT_TIMEOUT_MAX">IWM_HOST_INT_TIMEOUT_MAX</dfn>	(0xFF)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/IWM_HOST_INT_TIMEOUT_DEF" data-ref="_M/IWM_HOST_INT_TIMEOUT_DEF">IWM_HOST_INT_TIMEOUT_DEF</dfn>	(0x40)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/IWM_HOST_INT_TIMEOUT_MIN" data-ref="_M/IWM_HOST_INT_TIMEOUT_MIN">IWM_HOST_INT_TIMEOUT_MIN</dfn>	(0x0)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/IWM_HOST_INT_OPER_MODE" data-ref="_M/IWM_HOST_INT_OPER_MODE">IWM_HOST_INT_OPER_MODE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i>/*****************************************************************************</i></td></tr>
<tr><th id="564">564</th><td><i> *                        7000/3000 series SHR DTS addresses                 *</i></td></tr>
<tr><th id="565">565</th><td><i> *****************************************************************************/</i></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/* Diode Results Register Structure: */</i></td></tr>
<tr><th id="568">568</th><td><b>enum</b> <dfn class="type def" id="iwm_dtd_diode_reg" title='iwm_dtd_diode_reg' data-ref="iwm_dtd_diode_reg" data-ref-filename="iwm_dtd_diode_reg">iwm_dtd_diode_reg</dfn> {</td></tr>
<tr><th id="569">569</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_DIG_VAL" title='IWM_DTS_DIODE_REG_DIG_VAL' data-ref="IWM_DTS_DIODE_REG_DIG_VAL" data-ref-filename="IWM_DTS_DIODE_REG_DIG_VAL">IWM_DTS_DIODE_REG_DIG_VAL</dfn>		= <var>0x000000FF</var>, <i>/* bits [7:0] */</i></td></tr>
<tr><th id="570">570</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_VREF_LOW" title='IWM_DTS_DIODE_REG_VREF_LOW' data-ref="IWM_DTS_DIODE_REG_VREF_LOW" data-ref-filename="IWM_DTS_DIODE_REG_VREF_LOW">IWM_DTS_DIODE_REG_VREF_LOW</dfn>		= <var>0x0000FF00</var>, <i>/* bits [15:8] */</i></td></tr>
<tr><th id="571">571</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_VREF_HIGH" title='IWM_DTS_DIODE_REG_VREF_HIGH' data-ref="IWM_DTS_DIODE_REG_VREF_HIGH" data-ref-filename="IWM_DTS_DIODE_REG_VREF_HIGH">IWM_DTS_DIODE_REG_VREF_HIGH</dfn>		= <var>0x00FF0000</var>, <i>/* bits [23:16] */</i></td></tr>
<tr><th id="572">572</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_VREF_ID" title='IWM_DTS_DIODE_REG_VREF_ID' data-ref="IWM_DTS_DIODE_REG_VREF_ID" data-ref-filename="IWM_DTS_DIODE_REG_VREF_ID">IWM_DTS_DIODE_REG_VREF_ID</dfn>		= <var>0x03000000</var>, <i>/* bits [25:24] */</i></td></tr>
<tr><th id="573">573</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_PASS_ONCE" title='IWM_DTS_DIODE_REG_PASS_ONCE' data-ref="IWM_DTS_DIODE_REG_PASS_ONCE" data-ref-filename="IWM_DTS_DIODE_REG_PASS_ONCE">IWM_DTS_DIODE_REG_PASS_ONCE</dfn>		= <var>0x80000000</var>, <i>/* bits [31:31] */</i></td></tr>
<tr><th id="574">574</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_FLAGS_MSK" title='IWM_DTS_DIODE_REG_FLAGS_MSK' data-ref="IWM_DTS_DIODE_REG_FLAGS_MSK" data-ref-filename="IWM_DTS_DIODE_REG_FLAGS_MSK">IWM_DTS_DIODE_REG_FLAGS_MSK</dfn>		= <var>0xFF000000</var>, <i>/* bits [31:24] */</i></td></tr>
<tr><th id="575">575</th><td><i>/* Those are the masks INSIDE the flags bit-field: */</i></td></tr>
<tr><th id="576">576</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID_POS" title='IWM_DTS_DIODE_REG_FLAGS_VREFS_ID_POS' data-ref="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID_POS" data-ref-filename="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID_POS">IWM_DTS_DIODE_REG_FLAGS_VREFS_ID_POS</dfn>	= <var>0</var>,</td></tr>
<tr><th id="577">577</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID" title='IWM_DTS_DIODE_REG_FLAGS_VREFS_ID' data-ref="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID" data-ref-filename="IWM_DTS_DIODE_REG_FLAGS_VREFS_ID">IWM_DTS_DIODE_REG_FLAGS_VREFS_ID</dfn>	= <var>0x00000003</var>, <i>/* bits [1:0] */</i></td></tr>
<tr><th id="578">578</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE_POS" title='IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE_POS' data-ref="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE_POS" data-ref-filename="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE_POS">IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE_POS</dfn>	= <var>7</var>,</td></tr>
<tr><th id="579">579</th><td>	<dfn class="enum" id="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE" title='IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE' data-ref="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE" data-ref-filename="IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE">IWM_DTS_DIODE_REG_FLAGS_PASS_ONCE</dfn>	= <var>0x00000080</var>, <i>/* bits [7:7] */</i></td></tr>
<tr><th id="580">580</th><td>};</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i class="doc">/**</i></td></tr>
<tr><th id="583">583</th><td><i class="doc"> * enum iwm_ucode_tlv_flag - ucode API flags</i></td></tr>
<tr><th id="584">584</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_PAN: This is PAN capable microcode; this previously</i></td></tr>
<tr><th id="585">585</th><td><i class="doc"> *	was a separate TLV but moved here to save space.</i></td></tr>
<tr><th id="586">586</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_NEWSCAN: new uCode scan behaviour on hidden SSID,</i></td></tr>
<tr><th id="587">587</th><td><i class="doc"> *	treats good CRC threshold as a boolean</i></td></tr>
<tr><th id="588">588</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_MFP: This uCode image supports MFP (802.11w).</i></td></tr>
<tr><th id="589">589</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_P2P: This uCode image supports P2P.</i></td></tr>
<tr><th id="590">590</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_DW_BC_TABLE: The SCD byte count table is in DWORDS</i></td></tr>
<tr><th id="591">591</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_UAPSD: This uCode image supports uAPSD</i></td></tr>
<tr><th id="592">592</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_SHORT_BL: 16 entries of black list instead of 64 in scan</i></td></tr>
<tr><th id="593">593</th><td><i class="doc"> *	offload profile config command.</i></td></tr>
<tr><th id="594">594</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_RX_ENERGY_API: supports rx signal strength api</i></td></tr>
<tr><th id="595">595</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_TIME_EVENT_API_V2: using the new time event API.</i></td></tr>
<tr><th id="596">596</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS: D3 image supports up to six</i></td></tr>
<tr><th id="597">597</th><td><i class="doc"> *	(rather than two) IPv6 addresses</i></td></tr>
<tr><th id="598">598</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_BF_UPDATED: new beacon filtering API</i></td></tr>
<tr><th id="599">599</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_NO_BASIC_SSID: not sending a probe with the SSID element</i></td></tr>
<tr><th id="600">600</th><td><i class="doc"> *	from the probe request template.</i></td></tr>
<tr><th id="601">601</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_D3_CONTINUITY_API: modified D3 API to allow keeping</i></td></tr>
<tr><th id="602">602</th><td><i class="doc"> *	connection when going back to D0</i></td></tr>
<tr><th id="603">603</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL: new NS offload (small version)</i></td></tr>
<tr><th id="604">604</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE: new NS offload (large version)</i></td></tr>
<tr><th id="605">605</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_SCHED_SCAN: this uCode image supports scheduled scan.</i></td></tr>
<tr><th id="606">606</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_STA_KEY_CMD: new ADD_STA and ADD_STA_KEY command API</i></td></tr>
<tr><th id="607">607</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_DEVICE_PS_CMD: support device wide power command</i></td></tr>
<tr><th id="608">608</th><td><i class="doc"> *	containing CAM (Continuous Active Mode) indication.</i></td></tr>
<tr><th id="609">609</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_P2P_PS: P2P client power save is supported (only on a</i></td></tr>
<tr><th id="610">610</th><td><i class="doc"> *	single bound interface).</i></td></tr>
<tr><th id="611">611</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_UAPSD_SUPPORT: General support for uAPSD</i></td></tr>
<tr><th id="612">612</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_EBS_SUPPORT: this uCode image supports EBS.</i></td></tr>
<tr><th id="613">613</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_P2P_PS_UAPSD: P2P client supports uAPSD power save</i></td></tr>
<tr><th id="614">614</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_BCAST_FILTERING: uCode supports broadcast filtering.</i></td></tr>
<tr><th id="615">615</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_FLAGS_GO_UAPSD: AP/GO interfaces support uAPSD clients</i></td></tr>
<tr><th id="616">616</th><td><i class="doc"> *</i></td></tr>
<tr><th id="617">617</th><td><i class="doc"> */</i></td></tr>
<tr><th id="618">618</th><td><b>enum</b> <dfn class="type def" id="iwm_ucode_tlv_flag" title='iwm_ucode_tlv_flag' data-ref="iwm_ucode_tlv_flag" data-ref-filename="iwm_ucode_tlv_flag">iwm_ucode_tlv_flag</dfn> {</td></tr>
<tr><th id="619">619</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_PAN" title='IWM_UCODE_TLV_FLAGS_PAN' data-ref="IWM_UCODE_TLV_FLAGS_PAN" data-ref-filename="IWM_UCODE_TLV_FLAGS_PAN">IWM_UCODE_TLV_FLAGS_PAN</dfn>			= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="620">620</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_NEWSCAN" title='IWM_UCODE_TLV_FLAGS_NEWSCAN' data-ref="IWM_UCODE_TLV_FLAGS_NEWSCAN" data-ref-filename="IWM_UCODE_TLV_FLAGS_NEWSCAN">IWM_UCODE_TLV_FLAGS_NEWSCAN</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="621">621</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_MFP" title='IWM_UCODE_TLV_FLAGS_MFP' data-ref="IWM_UCODE_TLV_FLAGS_MFP" data-ref-filename="IWM_UCODE_TLV_FLAGS_MFP">IWM_UCODE_TLV_FLAGS_MFP</dfn>			= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="622">622</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_P2P" title='IWM_UCODE_TLV_FLAGS_P2P' data-ref="IWM_UCODE_TLV_FLAGS_P2P" data-ref-filename="IWM_UCODE_TLV_FLAGS_P2P">IWM_UCODE_TLV_FLAGS_P2P</dfn>			= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="623">623</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_DW_BC_TABLE" title='IWM_UCODE_TLV_FLAGS_DW_BC_TABLE' data-ref="IWM_UCODE_TLV_FLAGS_DW_BC_TABLE" data-ref-filename="IWM_UCODE_TLV_FLAGS_DW_BC_TABLE">IWM_UCODE_TLV_FLAGS_DW_BC_TABLE</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="624">624</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_NEWBT_COEX" title='IWM_UCODE_TLV_FLAGS_NEWBT_COEX' data-ref="IWM_UCODE_TLV_FLAGS_NEWBT_COEX" data-ref-filename="IWM_UCODE_TLV_FLAGS_NEWBT_COEX">IWM_UCODE_TLV_FLAGS_NEWBT_COEX</dfn>		= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="625">625</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_PM_CMD_SUPPORT" title='IWM_UCODE_TLV_FLAGS_PM_CMD_SUPPORT' data-ref="IWM_UCODE_TLV_FLAGS_PM_CMD_SUPPORT" data-ref-filename="IWM_UCODE_TLV_FLAGS_PM_CMD_SUPPORT">IWM_UCODE_TLV_FLAGS_PM_CMD_SUPPORT</dfn>	= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="626">626</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_SHORT_BL" title='IWM_UCODE_TLV_FLAGS_SHORT_BL' data-ref="IWM_UCODE_TLV_FLAGS_SHORT_BL" data-ref-filename="IWM_UCODE_TLV_FLAGS_SHORT_BL">IWM_UCODE_TLV_FLAGS_SHORT_BL</dfn>		= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="627">627</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_RX_ENERGY_API" title='IWM_UCODE_TLV_FLAGS_RX_ENERGY_API' data-ref="IWM_UCODE_TLV_FLAGS_RX_ENERGY_API" data-ref-filename="IWM_UCODE_TLV_FLAGS_RX_ENERGY_API">IWM_UCODE_TLV_FLAGS_RX_ENERGY_API</dfn>	= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="628">628</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_TIME_EVENT_API_V2" title='IWM_UCODE_TLV_FLAGS_TIME_EVENT_API_V2' data-ref="IWM_UCODE_TLV_FLAGS_TIME_EVENT_API_V2" data-ref-filename="IWM_UCODE_TLV_FLAGS_TIME_EVENT_API_V2">IWM_UCODE_TLV_FLAGS_TIME_EVENT_API_V2</dfn>	= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="629">629</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS" title='IWM_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS' data-ref="IWM_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS" data-ref-filename="IWM_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS">IWM_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS</dfn>	= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="630">630</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_BF_UPDATED" title='IWM_UCODE_TLV_FLAGS_BF_UPDATED' data-ref="IWM_UCODE_TLV_FLAGS_BF_UPDATED" data-ref-filename="IWM_UCODE_TLV_FLAGS_BF_UPDATED">IWM_UCODE_TLV_FLAGS_BF_UPDATED</dfn>		= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="631">631</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_NO_BASIC_SSID" title='IWM_UCODE_TLV_FLAGS_NO_BASIC_SSID' data-ref="IWM_UCODE_TLV_FLAGS_NO_BASIC_SSID" data-ref-filename="IWM_UCODE_TLV_FLAGS_NO_BASIC_SSID">IWM_UCODE_TLV_FLAGS_NO_BASIC_SSID</dfn>	= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="632">632</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_D3_CONTINUITY_API" title='IWM_UCODE_TLV_FLAGS_D3_CONTINUITY_API' data-ref="IWM_UCODE_TLV_FLAGS_D3_CONTINUITY_API" data-ref-filename="IWM_UCODE_TLV_FLAGS_D3_CONTINUITY_API">IWM_UCODE_TLV_FLAGS_D3_CONTINUITY_API</dfn>	= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="633">633</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL" title='IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL' data-ref="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL" data-ref-filename="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL">IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL</dfn>	= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="634">634</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE" title='IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE' data-ref="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE" data-ref-filename="IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE">IWM_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE</dfn>	= (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="635">635</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_SCHED_SCAN" title='IWM_UCODE_TLV_FLAGS_SCHED_SCAN' data-ref="IWM_UCODE_TLV_FLAGS_SCHED_SCAN" data-ref-filename="IWM_UCODE_TLV_FLAGS_SCHED_SCAN">IWM_UCODE_TLV_FLAGS_SCHED_SCAN</dfn>		= (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="636">636</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_STA_KEY_CMD" title='IWM_UCODE_TLV_FLAGS_STA_KEY_CMD' data-ref="IWM_UCODE_TLV_FLAGS_STA_KEY_CMD" data-ref-filename="IWM_UCODE_TLV_FLAGS_STA_KEY_CMD">IWM_UCODE_TLV_FLAGS_STA_KEY_CMD</dfn>		= (<var>1</var> &lt;&lt; <var>19</var>),</td></tr>
<tr><th id="637">637</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_DEVICE_PS_CMD" title='IWM_UCODE_TLV_FLAGS_DEVICE_PS_CMD' data-ref="IWM_UCODE_TLV_FLAGS_DEVICE_PS_CMD" data-ref-filename="IWM_UCODE_TLV_FLAGS_DEVICE_PS_CMD">IWM_UCODE_TLV_FLAGS_DEVICE_PS_CMD</dfn>	= (<var>1</var> &lt;&lt; <var>20</var>),</td></tr>
<tr><th id="638">638</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_P2P_PS" title='IWM_UCODE_TLV_FLAGS_P2P_PS' data-ref="IWM_UCODE_TLV_FLAGS_P2P_PS" data-ref-filename="IWM_UCODE_TLV_FLAGS_P2P_PS">IWM_UCODE_TLV_FLAGS_P2P_PS</dfn>		= (<var>1</var> &lt;&lt; <var>21</var>),</td></tr>
<tr><th id="639">639</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM" title='IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM' data-ref="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM" data-ref-filename="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM">IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_DCM</dfn>	= (<var>1</var> &lt;&lt; <var>22</var>),</td></tr>
<tr><th id="640">640</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM" title='IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM' data-ref="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM" data-ref-filename="IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM">IWM_UCODE_TLV_FLAGS_BSS_P2P_PS_SCM</dfn>	= (<var>1</var> &lt;&lt; <var>23</var>),</td></tr>
<tr><th id="641">641</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_UAPSD_SUPPORT" title='IWM_UCODE_TLV_FLAGS_UAPSD_SUPPORT' data-ref="IWM_UCODE_TLV_FLAGS_UAPSD_SUPPORT" data-ref-filename="IWM_UCODE_TLV_FLAGS_UAPSD_SUPPORT">IWM_UCODE_TLV_FLAGS_UAPSD_SUPPORT</dfn>	= (<var>1</var> &lt;&lt; <var>24</var>),</td></tr>
<tr><th id="642">642</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_EBS_SUPPORT" title='IWM_UCODE_TLV_FLAGS_EBS_SUPPORT' data-ref="IWM_UCODE_TLV_FLAGS_EBS_SUPPORT" data-ref-filename="IWM_UCODE_TLV_FLAGS_EBS_SUPPORT">IWM_UCODE_TLV_FLAGS_EBS_SUPPORT</dfn>		= (<var>1</var> &lt;&lt; <var>25</var>),</td></tr>
<tr><th id="643">643</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_P2P_PS_UAPSD" title='IWM_UCODE_TLV_FLAGS_P2P_PS_UAPSD' data-ref="IWM_UCODE_TLV_FLAGS_P2P_PS_UAPSD" data-ref-filename="IWM_UCODE_TLV_FLAGS_P2P_PS_UAPSD">IWM_UCODE_TLV_FLAGS_P2P_PS_UAPSD</dfn>	= (<var>1</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="644">644</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_BCAST_FILTERING" title='IWM_UCODE_TLV_FLAGS_BCAST_FILTERING' data-ref="IWM_UCODE_TLV_FLAGS_BCAST_FILTERING" data-ref-filename="IWM_UCODE_TLV_FLAGS_BCAST_FILTERING">IWM_UCODE_TLV_FLAGS_BCAST_FILTERING</dfn>	= (<var>1</var> &lt;&lt; <var>29</var>),</td></tr>
<tr><th id="645">645</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_GO_UAPSD" title='IWM_UCODE_TLV_FLAGS_GO_UAPSD' data-ref="IWM_UCODE_TLV_FLAGS_GO_UAPSD" data-ref-filename="IWM_UCODE_TLV_FLAGS_GO_UAPSD">IWM_UCODE_TLV_FLAGS_GO_UAPSD</dfn>		= (<var>1</var> &lt;&lt; <var>30</var>),</td></tr>
<tr><th id="646">646</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS_LTE_COEX" title='IWM_UCODE_TLV_FLAGS_LTE_COEX' data-ref="IWM_UCODE_TLV_FLAGS_LTE_COEX" data-ref-filename="IWM_UCODE_TLV_FLAGS_LTE_COEX">IWM_UCODE_TLV_FLAGS_LTE_COEX</dfn>		= (<var>1</var> &lt;&lt; <var>31</var>),</td></tr>
<tr><th id="647">647</th><td>};</td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_TLV_FLAG_BITS" data-ref="_M/IWM_UCODE_TLV_FLAG_BITS">IWM_UCODE_TLV_FLAG_BITS</dfn> \</u></td></tr>
<tr><th id="649">649</th><td><u>	"\020\1PAN\2NEWSCAN\3MFP\4P2P\5DW_BC_TABLE\6NEWBT_COEX\7PM_CMD\10SHORT_BL\11RX_ENERGY\12TIME_EVENT_V2\13D3_6_IPV6\14BF_UPDATED\15NO_BASIC_SSID\17D3_CONTINUITY\20NEW_NSOFFL_S\21NEW_NSOFFL_L\22SCHED_SCAN\24STA_KEY_CMD\25DEVICE_PS_CMD\26P2P_PS\27P2P_PS_DCM\30P2P_PS_SCM\31UAPSD_SUPPORT\32EBS\33P2P_PS_UAPSD\36BCAST_FILTERING\37GO_UAPSD\40LTE_COEX"</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i class="doc">/**</i></td></tr>
<tr><th id="652">652</th><td><i class="doc"> * enum iwm_ucode_tlv_api - ucode api</i></td></tr>
<tr><th id="653">653</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_FRAGMENTED_SCAN: This ucode supports active dwell time</i></td></tr>
<tr><th id="654">654</th><td><i class="doc"> *	longer than the passive one, which is essential for fragmented scan.</i></td></tr>
<tr><th id="655">655</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_WIFI_MCC_UPDATE: ucode supports MCC updates with source.</i></td></tr>
<tr><th id="656">656</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_WIDE_CMD_HDR: ucode supports wide command header</i></td></tr>
<tr><th id="657">657</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_LQ_SS_PARAMS: Configure STBC/BFER via LQ CMD ss_params</i></td></tr>
<tr><th id="658">658</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_EXT_SCAN_PRIORITY: scan APIs use 8-level priority</i></td></tr>
<tr><th id="659">659</th><td><i class="doc"> *	instead of 3.</i></td></tr>
<tr><th id="660">660</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_API_TX_POWER_CHAIN: TX power API has larger command size</i></td></tr>
<tr><th id="661">661</th><td><i class="doc"> *	(command version 3) that supports per-chain limits</i></td></tr>
<tr><th id="662">662</th><td><i class="doc"> *</i></td></tr>
<tr><th id="663">663</th><td><i class="doc"> *<span class="command"> @IWM</span>_NUM_UCODE_TLV_API: number of bits used</i></td></tr>
<tr><th id="664">664</th><td><i class="doc"> */</i></td></tr>
<tr><th id="665">665</th><td><b>enum</b> <dfn class="type def" id="iwm_ucode_tlv_api" title='iwm_ucode_tlv_api' data-ref="iwm_ucode_tlv_api" data-ref-filename="iwm_ucode_tlv_api">iwm_ucode_tlv_api</dfn> {</td></tr>
<tr><th id="666">666</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_FRAGMENTED_SCAN" title='IWM_UCODE_TLV_API_FRAGMENTED_SCAN' data-ref="IWM_UCODE_TLV_API_FRAGMENTED_SCAN" data-ref-filename="IWM_UCODE_TLV_API_FRAGMENTED_SCAN">IWM_UCODE_TLV_API_FRAGMENTED_SCAN</dfn>	= <var>8</var>,</td></tr>
<tr><th id="667">667</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_WIFI_MCC_UPDATE" title='IWM_UCODE_TLV_API_WIFI_MCC_UPDATE' data-ref="IWM_UCODE_TLV_API_WIFI_MCC_UPDATE" data-ref-filename="IWM_UCODE_TLV_API_WIFI_MCC_UPDATE">IWM_UCODE_TLV_API_WIFI_MCC_UPDATE</dfn>	= <var>9</var>,</td></tr>
<tr><th id="668">668</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_WIDE_CMD_HDR" title='IWM_UCODE_TLV_API_WIDE_CMD_HDR' data-ref="IWM_UCODE_TLV_API_WIDE_CMD_HDR" data-ref-filename="IWM_UCODE_TLV_API_WIDE_CMD_HDR">IWM_UCODE_TLV_API_WIDE_CMD_HDR</dfn>		= <var>14</var>,</td></tr>
<tr><th id="669">669</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_LQ_SS_PARAMS" title='IWM_UCODE_TLV_API_LQ_SS_PARAMS' data-ref="IWM_UCODE_TLV_API_LQ_SS_PARAMS" data-ref-filename="IWM_UCODE_TLV_API_LQ_SS_PARAMS">IWM_UCODE_TLV_API_LQ_SS_PARAMS</dfn>		= <var>18</var>,</td></tr>
<tr><th id="670">670</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_EXT_SCAN_PRIORITY" title='IWM_UCODE_TLV_API_EXT_SCAN_PRIORITY' data-ref="IWM_UCODE_TLV_API_EXT_SCAN_PRIORITY" data-ref-filename="IWM_UCODE_TLV_API_EXT_SCAN_PRIORITY">IWM_UCODE_TLV_API_EXT_SCAN_PRIORITY</dfn>	= <var>24</var>,</td></tr>
<tr><th id="671">671</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_TX_POWER_CHAIN" title='IWM_UCODE_TLV_API_TX_POWER_CHAIN' data-ref="IWM_UCODE_TLV_API_TX_POWER_CHAIN" data-ref-filename="IWM_UCODE_TLV_API_TX_POWER_CHAIN">IWM_UCODE_TLV_API_TX_POWER_CHAIN</dfn>	= <var>27</var>,</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>	<dfn class="enum" id="IWM_NUM_UCODE_TLV_API" title='IWM_NUM_UCODE_TLV_API' data-ref="IWM_NUM_UCODE_TLV_API" data-ref-filename="IWM_NUM_UCODE_TLV_API">IWM_NUM_UCODE_TLV_API</dfn> = <var>32</var></td></tr>
<tr><th id="674">674</th><td>};</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_TLV_API_BITS" data-ref="_M/IWM_UCODE_TLV_API_BITS">IWM_UCODE_TLV_API_BITS</dfn> \</u></td></tr>
<tr><th id="677">677</th><td><u>	"\020\10FRAGMENTED_SCAN\11WIFI_MCC_UPDATE\16WIDE_CMD_HDR\22LQ_SS_PARAMS\30EXT_SCAN_PRIO\33TX_POWER_CHAIN"</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i class="doc">/**</i></td></tr>
<tr><th id="680">680</th><td><i class="doc"> * enum iwm_ucode_tlv_capa - ucode capabilities</i></td></tr>
<tr><th id="681">681</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_D0I3_SUPPORT: supports D0i3</i></td></tr>
<tr><th id="682">682</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_LAR_SUPPORT: supports Location Aware Regulatory</i></td></tr>
<tr><th id="683">683</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_UMAC_SCAN: supports UMAC scan.</i></td></tr>
<tr><th id="684">684</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BEAMFORMER: supports Beamformer</i></td></tr>
<tr><th id="685">685</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_TOF_SUPPORT: supports Time of Flight (802.11mc FTM)</i></td></tr>
<tr><th id="686">686</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_TDLS_SUPPORT: support basic TDLS functionality</i></td></tr>
<tr><th id="687">687</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT: supports insertion of current</i></td></tr>
<tr><th id="688">688</th><td><i class="doc"> *	tx power value into TPC Report action frame and Link Measurement Report</i></td></tr>
<tr><th id="689">689</th><td><i class="doc"> *	action frame</i></td></tr>
<tr><th id="690">690</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT: supports updating current</i></td></tr>
<tr><th id="691">691</th><td><i class="doc"> *	channel in DS parameter set element in probe requests.</i></td></tr>
<tr><th id="692">692</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT: supports adding TPC Report IE in</i></td></tr>
<tr><th id="693">693</th><td><i class="doc"> *	probe requests.</i></td></tr>
<tr><th id="694">694</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT: supports Quiet Period requests</i></td></tr>
<tr><th id="695">695</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_DQA_SUPPORT: supports dynamic queue allocation (DQA),</i></td></tr>
<tr><th id="696">696</th><td><i class="doc"> *	which also implies support for the scheduler configuration command</i></td></tr>
<tr><th id="697">697</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH: supports TDLS channel switching</i></td></tr>
<tr><th id="698">698</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG: Consolidated D3-D0 image</i></td></tr>
<tr><th id="699">699</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_HOTSPOT_SUPPORT: supports Hot Spot Command</i></td></tr>
<tr><th id="700">700</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_DC2DC_SUPPORT: supports DC2DC Command</i></td></tr>
<tr><th id="701">701</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_2G_COEX_SUPPORT: supports 2G coex Command</i></td></tr>
<tr><th id="702">702</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_CSUM_SUPPORT: supports TCP Checksum Offload</i></td></tr>
<tr><th id="703">703</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_RADIO_BEACON_STATS: support radio and beacon statistics</i></td></tr>
<tr><th id="704">704</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD: support p2p standalone U-APSD</i></td></tr>
<tr><th id="705">705</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BT_COEX_PLCR: enabled BT Coex packet level co-running</i></td></tr>
<tr><th id="706">706</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_LAR_MULTI_MCC: ucode supports LAR updates with different</i></td></tr>
<tr><th id="707">707</th><td><i class="doc"> *	sources for the MCC. This TLV bit is a future replacement to</i></td></tr>
<tr><th id="708">708</th><td><i class="doc"> *	IWM_UCODE_TLV_API_WIFI_MCC_UPDATE. When either is set, multi-source LAR</i></td></tr>
<tr><th id="709">709</th><td><i class="doc"> *	is supported.</i></td></tr>
<tr><th id="710">710</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BT_COEX_RRC: supports BT Coex RRC</i></td></tr>
<tr><th id="711">711</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_GSCAN_SUPPORT: supports gscan</i></td></tr>
<tr><th id="712">712</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_NAN_SUPPORT: supports NAN</i></td></tr>
<tr><th id="713">713</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_UMAC_UPLOAD: supports upload mode in umac (1=supported,</i></td></tr>
<tr><th id="714">714</th><td><i class="doc"> *	0=no support)</i></td></tr>
<tr><th id="715">715</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE: extended DTS measurement</i></td></tr>
<tr><th id="716">716</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS: supports short PM timeouts</i></td></tr>
<tr><th id="717">717</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT: supports bt-coex Multi-priority LUT</i></td></tr>
<tr><th id="718">718</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BEACON_ANT_SELECTION: firmware will decide on what</i></td></tr>
<tr><th id="719">719</th><td><i class="doc"> *	antenna the beacon should be transmitted</i></td></tr>
<tr><th id="720">720</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_BEACON_STORING: firmware will store the latest beacon</i></td></tr>
<tr><th id="721">721</th><td><i class="doc"> *	from AP and will send it upon d0i3 exit.</i></td></tr>
<tr><th id="722">722</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_LAR_SUPPORT_V2: support LAR API V2</i></td></tr>
<tr><th id="723">723</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_CT_KILL_BY_FW: firmware responsible for CT-kill</i></td></tr>
<tr><th id="724">724</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT: supports temperature</i></td></tr>
<tr><th id="725">725</th><td><i class="doc"> *	thresholds reporting</i></td></tr>
<tr><th id="726">726</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_CTDP_SUPPORT: supports cTDP command</i></td></tr>
<tr><th id="727">727</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_USNIFFER_UNIFIED: supports usniffer enabled in</i></td></tr>
<tr><th id="728">728</th><td><i class="doc"> *	regular image.</i></td></tr>
<tr><th id="729">729</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG: support getting more shared</i></td></tr>
<tr><th id="730">730</th><td><i class="doc"> *	memory addresses from the firmware.</i></td></tr>
<tr><th id="731">731</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_LQM_SUPPORT: supports Link Quality Measurement</i></td></tr>
<tr><th id="732">732</th><td><i class="doc"> *<span class="command"> @IWM</span>_UCODE_TLV_CAPA_LMAC_UPLOAD: supports upload mode in lmac (1=supported,</i></td></tr>
<tr><th id="733">733</th><td><i class="doc"> *	0=no support)</i></td></tr>
<tr><th id="734">734</th><td><i class="doc"> *</i></td></tr>
<tr><th id="735">735</th><td><i class="doc"> *<span class="command"> @IWM</span>_NUM_UCODE_TLV_CAPA: number of bits used</i></td></tr>
<tr><th id="736">736</th><td><i class="doc"> */</i></td></tr>
<tr><th id="737">737</th><td><b>enum</b> <dfn class="type def" id="iwm_ucode_tlv_capa" title='iwm_ucode_tlv_capa' data-ref="iwm_ucode_tlv_capa" data-ref-filename="iwm_ucode_tlv_capa">iwm_ucode_tlv_capa</dfn> {</td></tr>
<tr><th id="738">738</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_D0I3_SUPPORT" title='IWM_UCODE_TLV_CAPA_D0I3_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_D0I3_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_D0I3_SUPPORT">IWM_UCODE_TLV_CAPA_D0I3_SUPPORT</dfn>			= <var>0</var>,</td></tr>
<tr><th id="739">739</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_LAR_SUPPORT" title='IWM_UCODE_TLV_CAPA_LAR_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_LAR_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_LAR_SUPPORT">IWM_UCODE_TLV_CAPA_LAR_SUPPORT</dfn>			= <var>1</var>,</td></tr>
<tr><th id="740">740</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_UMAC_SCAN" title='IWM_UCODE_TLV_CAPA_UMAC_SCAN' data-ref="IWM_UCODE_TLV_CAPA_UMAC_SCAN" data-ref-filename="IWM_UCODE_TLV_CAPA_UMAC_SCAN">IWM_UCODE_TLV_CAPA_UMAC_SCAN</dfn>			= <var>2</var>,</td></tr>
<tr><th id="741">741</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BEAMFORMER" title='IWM_UCODE_TLV_CAPA_BEAMFORMER' data-ref="IWM_UCODE_TLV_CAPA_BEAMFORMER" data-ref-filename="IWM_UCODE_TLV_CAPA_BEAMFORMER">IWM_UCODE_TLV_CAPA_BEAMFORMER</dfn>			= <var>3</var>,</td></tr>
<tr><th id="742">742</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_TOF_SUPPORT" title='IWM_UCODE_TLV_CAPA_TOF_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_TOF_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_TOF_SUPPORT">IWM_UCODE_TLV_CAPA_TOF_SUPPORT</dfn>                  = <var>5</var>,</td></tr>
<tr><th id="743">743</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_TDLS_SUPPORT" title='IWM_UCODE_TLV_CAPA_TDLS_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_TDLS_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_TDLS_SUPPORT">IWM_UCODE_TLV_CAPA_TDLS_SUPPORT</dfn>			= <var>6</var>,</td></tr>
<tr><th id="744">744</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT" title='IWM_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT">IWM_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT</dfn>	= <var>8</var>,</td></tr>
<tr><th id="745">745</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT" title='IWM_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT">IWM_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT</dfn>	= <var>9</var>,</td></tr>
<tr><th id="746">746</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT" title='IWM_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT">IWM_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT</dfn>	= <var>10</var>,</td></tr>
<tr><th id="747">747</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT" title='IWM_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT">IWM_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT</dfn>		= <var>11</var>,</td></tr>
<tr><th id="748">748</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_DQA_SUPPORT" title='IWM_UCODE_TLV_CAPA_DQA_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_DQA_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_DQA_SUPPORT">IWM_UCODE_TLV_CAPA_DQA_SUPPORT</dfn>			= <var>12</var>,</td></tr>
<tr><th id="749">749</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH" title='IWM_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH' data-ref="IWM_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH" data-ref-filename="IWM_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH">IWM_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH</dfn>		= <var>13</var>,</td></tr>
<tr><th id="750">750</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG" title='IWM_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG' data-ref="IWM_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG" data-ref-filename="IWM_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG">IWM_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG</dfn>		= <var>17</var>,</td></tr>
<tr><th id="751">751</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_HOTSPOT_SUPPORT" title='IWM_UCODE_TLV_CAPA_HOTSPOT_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_HOTSPOT_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_HOTSPOT_SUPPORT">IWM_UCODE_TLV_CAPA_HOTSPOT_SUPPORT</dfn>		= <var>18</var>,</td></tr>
<tr><th id="752">752</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT" title='IWM_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT">IWM_UCODE_TLV_CAPA_DC2DC_CONFIG_SUPPORT</dfn>		= <var>19</var>,</td></tr>
<tr><th id="753">753</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_2G_COEX_SUPPORT" title='IWM_UCODE_TLV_CAPA_2G_COEX_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_2G_COEX_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_2G_COEX_SUPPORT">IWM_UCODE_TLV_CAPA_2G_COEX_SUPPORT</dfn>		= <var>20</var>,</td></tr>
<tr><th id="754">754</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_CSUM_SUPPORT" title='IWM_UCODE_TLV_CAPA_CSUM_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_CSUM_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_CSUM_SUPPORT">IWM_UCODE_TLV_CAPA_CSUM_SUPPORT</dfn>			= <var>21</var>,</td></tr>
<tr><th id="755">755</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_RADIO_BEACON_STATS" title='IWM_UCODE_TLV_CAPA_RADIO_BEACON_STATS' data-ref="IWM_UCODE_TLV_CAPA_RADIO_BEACON_STATS" data-ref-filename="IWM_UCODE_TLV_CAPA_RADIO_BEACON_STATS">IWM_UCODE_TLV_CAPA_RADIO_BEACON_STATS</dfn>		= <var>22</var>,</td></tr>
<tr><th id="756">756</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD" title='IWM_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD' data-ref="IWM_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD" data-ref-filename="IWM_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD">IWM_UCODE_TLV_CAPA_P2P_STANDALONE_UAPSD</dfn>		= <var>26</var>,</td></tr>
<tr><th id="757">757</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BT_COEX_PLCR" title='IWM_UCODE_TLV_CAPA_BT_COEX_PLCR' data-ref="IWM_UCODE_TLV_CAPA_BT_COEX_PLCR" data-ref-filename="IWM_UCODE_TLV_CAPA_BT_COEX_PLCR">IWM_UCODE_TLV_CAPA_BT_COEX_PLCR</dfn>			= <var>28</var>,</td></tr>
<tr><th id="758">758</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_LAR_MULTI_MCC" title='IWM_UCODE_TLV_CAPA_LAR_MULTI_MCC' data-ref="IWM_UCODE_TLV_CAPA_LAR_MULTI_MCC" data-ref-filename="IWM_UCODE_TLV_CAPA_LAR_MULTI_MCC">IWM_UCODE_TLV_CAPA_LAR_MULTI_MCC</dfn>		= <var>29</var>,</td></tr>
<tr><th id="759">759</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BT_COEX_RRC" title='IWM_UCODE_TLV_CAPA_BT_COEX_RRC' data-ref="IWM_UCODE_TLV_CAPA_BT_COEX_RRC" data-ref-filename="IWM_UCODE_TLV_CAPA_BT_COEX_RRC">IWM_UCODE_TLV_CAPA_BT_COEX_RRC</dfn>			= <var>30</var>,</td></tr>
<tr><th id="760">760</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_GSCAN_SUPPORT" title='IWM_UCODE_TLV_CAPA_GSCAN_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_GSCAN_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_GSCAN_SUPPORT">IWM_UCODE_TLV_CAPA_GSCAN_SUPPORT</dfn>		= <var>31</var>,</td></tr>
<tr><th id="761">761</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_NAN_SUPPORT" title='IWM_UCODE_TLV_CAPA_NAN_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_NAN_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_NAN_SUPPORT">IWM_UCODE_TLV_CAPA_NAN_SUPPORT</dfn>			= <var>34</var>,</td></tr>
<tr><th id="762">762</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_UMAC_UPLOAD" title='IWM_UCODE_TLV_CAPA_UMAC_UPLOAD' data-ref="IWM_UCODE_TLV_CAPA_UMAC_UPLOAD" data-ref-filename="IWM_UCODE_TLV_CAPA_UMAC_UPLOAD">IWM_UCODE_TLV_CAPA_UMAC_UPLOAD</dfn>			= <var>35</var>,</td></tr>
<tr><th id="763">763</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE" title='IWM_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE' data-ref="IWM_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE" data-ref-filename="IWM_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE">IWM_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE</dfn>		= <var>64</var>,</td></tr>
<tr><th id="764">764</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS" title='IWM_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS' data-ref="IWM_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS" data-ref-filename="IWM_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS">IWM_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS</dfn>		= <var>65</var>,</td></tr>
<tr><th id="765">765</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT" title='IWM_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT">IWM_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT</dfn>		= <var>67</var>,</td></tr>
<tr><th id="766">766</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT" title='IWM_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT">IWM_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT</dfn>	= <var>68</var>,</td></tr>
<tr><th id="767">767</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BEACON_ANT_SELECTION" title='IWM_UCODE_TLV_CAPA_BEACON_ANT_SELECTION' data-ref="IWM_UCODE_TLV_CAPA_BEACON_ANT_SELECTION" data-ref-filename="IWM_UCODE_TLV_CAPA_BEACON_ANT_SELECTION">IWM_UCODE_TLV_CAPA_BEACON_ANT_SELECTION</dfn>		= <var>71</var>,</td></tr>
<tr><th id="768">768</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_BEACON_STORING" title='IWM_UCODE_TLV_CAPA_BEACON_STORING' data-ref="IWM_UCODE_TLV_CAPA_BEACON_STORING" data-ref-filename="IWM_UCODE_TLV_CAPA_BEACON_STORING">IWM_UCODE_TLV_CAPA_BEACON_STORING</dfn>		= <var>72</var>,</td></tr>
<tr><th id="769">769</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_LAR_SUPPORT_V2" title='IWM_UCODE_TLV_CAPA_LAR_SUPPORT_V2' data-ref="IWM_UCODE_TLV_CAPA_LAR_SUPPORT_V2" data-ref-filename="IWM_UCODE_TLV_CAPA_LAR_SUPPORT_V2">IWM_UCODE_TLV_CAPA_LAR_SUPPORT_V2</dfn>		= <var>73</var>,</td></tr>
<tr><th id="770">770</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_CT_KILL_BY_FW" title='IWM_UCODE_TLV_CAPA_CT_KILL_BY_FW' data-ref="IWM_UCODE_TLV_CAPA_CT_KILL_BY_FW" data-ref-filename="IWM_UCODE_TLV_CAPA_CT_KILL_BY_FW">IWM_UCODE_TLV_CAPA_CT_KILL_BY_FW</dfn>		= <var>74</var>,</td></tr>
<tr><th id="771">771</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT" title='IWM_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT">IWM_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT</dfn>	= <var>75</var>,</td></tr>
<tr><th id="772">772</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_CTDP_SUPPORT" title='IWM_UCODE_TLV_CAPA_CTDP_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_CTDP_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_CTDP_SUPPORT">IWM_UCODE_TLV_CAPA_CTDP_SUPPORT</dfn>			= <var>76</var>,</td></tr>
<tr><th id="773">773</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_USNIFFER_UNIFIED" title='IWM_UCODE_TLV_CAPA_USNIFFER_UNIFIED' data-ref="IWM_UCODE_TLV_CAPA_USNIFFER_UNIFIED" data-ref-filename="IWM_UCODE_TLV_CAPA_USNIFFER_UNIFIED">IWM_UCODE_TLV_CAPA_USNIFFER_UNIFIED</dfn>		= <var>77</var>,</td></tr>
<tr><th id="774">774</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_LMAC_UPLOAD" title='IWM_UCODE_TLV_CAPA_LMAC_UPLOAD' data-ref="IWM_UCODE_TLV_CAPA_LMAC_UPLOAD" data-ref-filename="IWM_UCODE_TLV_CAPA_LMAC_UPLOAD">IWM_UCODE_TLV_CAPA_LMAC_UPLOAD</dfn>			= <var>79</var>,</td></tr>
<tr><th id="775">775</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG" title='IWM_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG' data-ref="IWM_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG" data-ref-filename="IWM_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG">IWM_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG</dfn>	= <var>80</var>,</td></tr>
<tr><th id="776">776</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CAPA_LQM_SUPPORT" title='IWM_UCODE_TLV_CAPA_LQM_SUPPORT' data-ref="IWM_UCODE_TLV_CAPA_LQM_SUPPORT" data-ref-filename="IWM_UCODE_TLV_CAPA_LQM_SUPPORT">IWM_UCODE_TLV_CAPA_LQM_SUPPORT</dfn>			= <var>81</var>,</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>	<dfn class="enum" id="IWM_NUM_UCODE_TLV_CAPA" title='IWM_NUM_UCODE_TLV_CAPA' data-ref="IWM_NUM_UCODE_TLV_CAPA" data-ref-filename="IWM_NUM_UCODE_TLV_CAPA">IWM_NUM_UCODE_TLV_CAPA</dfn> = <var>128</var></td></tr>
<tr><th id="779">779</th><td>};</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><i>/* The default calibrate table size if not specified by firmware file */</i></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/IWM_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE" data-ref="_M/IWM_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE">IWM_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE</dfn>	18</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE" data-ref="_M/IWM_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE">IWM_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE</dfn>		19</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_PHY_CALIBRATE_TBL_SIZE" data-ref="_M/IWM_MAX_PHY_CALIBRATE_TBL_SIZE">IWM_MAX_PHY_CALIBRATE_TBL_SIZE</dfn>			253</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><i>/* The default max probe length if not specified by the firmware file */</i></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/IWM_DEFAULT_MAX_PROBE_LENGTH" data-ref="_M/IWM_DEFAULT_MAX_PROBE_LENGTH">IWM_DEFAULT_MAX_PROBE_LENGTH</dfn>	200</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><i>/*</i></td></tr>
<tr><th id="790">790</th><td><i> * enumeration of ucode section.</i></td></tr>
<tr><th id="791">791</th><td><i> * This enumeration is used directly for older firmware (before 16.0).</i></td></tr>
<tr><th id="792">792</th><td><i> * For new firmware, there can be up to 4 sections (see below) but the</i></td></tr>
<tr><th id="793">793</th><td><i> * first one packaged into the firmware file is the DATA section and</i></td></tr>
<tr><th id="794">794</th><td><i> * some debugging code accesses that.</i></td></tr>
<tr><th id="795">795</th><td><i> */</i></td></tr>
<tr><th id="796">796</th><td><b>enum</b> <dfn class="type def" id="iwm_ucode_sec" title='iwm_ucode_sec' data-ref="iwm_ucode_sec" data-ref-filename="iwm_ucode_sec">iwm_ucode_sec</dfn> {</td></tr>
<tr><th id="797">797</th><td>	<dfn class="enum" id="IWM_UCODE_SECTION_DATA" title='IWM_UCODE_SECTION_DATA' data-ref="IWM_UCODE_SECTION_DATA" data-ref-filename="IWM_UCODE_SECTION_DATA">IWM_UCODE_SECTION_DATA</dfn>,</td></tr>
<tr><th id="798">798</th><td>	<dfn class="enum" id="IWM_UCODE_SECTION_INST" title='IWM_UCODE_SECTION_INST' data-ref="IWM_UCODE_SECTION_INST" data-ref-filename="IWM_UCODE_SECTION_INST">IWM_UCODE_SECTION_INST</dfn>,</td></tr>
<tr><th id="799">799</th><td>};</td></tr>
<tr><th id="800">800</th><td><i>/*</i></td></tr>
<tr><th id="801">801</th><td><i> * For 16.0 uCode and above, there is no differentiation between sections,</i></td></tr>
<tr><th id="802">802</th><td><i> * just an offset to the HW address.</i></td></tr>
<tr><th id="803">803</th><td><i> */</i></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/IWM_CPU1_CPU2_SEPARATOR_SECTION" data-ref="_M/IWM_CPU1_CPU2_SEPARATOR_SECTION">IWM_CPU1_CPU2_SEPARATOR_SECTION</dfn>		0xFFFFCCCC</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_SEPARATOR_SECTION" data-ref="_M/IWM_PAGING_SEPARATOR_SECTION">IWM_PAGING_SEPARATOR_SECTION</dfn>		0xAAAABBBB</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/* uCode version contains 4 values: Major/Minor/API/Serial */</i></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_MAJOR" data-ref="_M/IWM_UCODE_MAJOR">IWM_UCODE_MAJOR</dfn>(ver)	(((ver) &amp; 0xFF000000) &gt;&gt; 24)</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_MINOR" data-ref="_M/IWM_UCODE_MINOR">IWM_UCODE_MINOR</dfn>(ver)	(((ver) &amp; 0x00FF0000) &gt;&gt; 16)</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_API" data-ref="_M/IWM_UCODE_API">IWM_UCODE_API</dfn>(ver)	(((ver) &amp; 0x0000FF00) &gt;&gt; 8)</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_SERIAL" data-ref="_M/IWM_UCODE_SERIAL">IWM_UCODE_SERIAL</dfn>(ver)	((ver) &amp; 0x000000FF)</u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><i>/*</i></td></tr>
<tr><th id="814">814</th><td><i> * Calibration control struct.</i></td></tr>
<tr><th id="815">815</th><td><i> * Sent as part of the phy configuration command.</i></td></tr>
<tr><th id="816">816</th><td><i> * @flow_trigger: bitmap for which calibrations to perform according to</i></td></tr>
<tr><th id="817">817</th><td><i> *		flow triggers.</i></td></tr>
<tr><th id="818">818</th><td><i> * @event_trigger: bitmap for which calibrations to perform according to</i></td></tr>
<tr><th id="819">819</th><td><i> *		event triggers.</i></td></tr>
<tr><th id="820">820</th><td><i> */</i></td></tr>
<tr><th id="821">821</th><td><b>struct</b> <dfn class="type def" id="iwm_tlv_calib_ctrl" title='iwm_tlv_calib_ctrl' data-ref="iwm_tlv_calib_ctrl" data-ref-filename="iwm_tlv_calib_ctrl">iwm_tlv_calib_ctrl</dfn> {</td></tr>
<tr><th id="822">822</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_calib_ctrl::flow_trigger" title='iwm_tlv_calib_ctrl::flow_trigger' data-ref="iwm_tlv_calib_ctrl::flow_trigger" data-ref-filename="iwm_tlv_calib_ctrl..flow_trigger">flow_trigger</dfn>;</td></tr>
<tr><th id="823">823</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_calib_ctrl::event_trigger" title='iwm_tlv_calib_ctrl::event_trigger' data-ref="iwm_tlv_calib_ctrl::event_trigger" data-ref-filename="iwm_tlv_calib_ctrl..event_trigger">event_trigger</dfn>;</td></tr>
<tr><th id="824">824</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><b>enum</b> <dfn class="type def" id="iwm_fw_phy_cfg" title='iwm_fw_phy_cfg' data-ref="iwm_fw_phy_cfg" data-ref-filename="iwm_fw_phy_cfg">iwm_fw_phy_cfg</dfn> {</td></tr>
<tr><th id="827">827</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_TYPE_POS" title='IWM_FW_PHY_CFG_RADIO_TYPE_POS' data-ref="IWM_FW_PHY_CFG_RADIO_TYPE_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_TYPE_POS">IWM_FW_PHY_CFG_RADIO_TYPE_POS</dfn> = <var>0</var>,</td></tr>
<tr><th id="828">828</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_TYPE" title='IWM_FW_PHY_CFG_RADIO_TYPE' data-ref="IWM_FW_PHY_CFG_RADIO_TYPE" data-ref-filename="IWM_FW_PHY_CFG_RADIO_TYPE">IWM_FW_PHY_CFG_RADIO_TYPE</dfn> = <var>0x3</var> &lt;&lt; <a class="enum" href="#IWM_FW_PHY_CFG_RADIO_TYPE_POS" title='IWM_FW_PHY_CFG_RADIO_TYPE_POS' data-ref="IWM_FW_PHY_CFG_RADIO_TYPE_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_TYPE_POS">IWM_FW_PHY_CFG_RADIO_TYPE_POS</a>,</td></tr>
<tr><th id="829">829</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_STEP_POS" title='IWM_FW_PHY_CFG_RADIO_STEP_POS' data-ref="IWM_FW_PHY_CFG_RADIO_STEP_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_STEP_POS">IWM_FW_PHY_CFG_RADIO_STEP_POS</dfn> = <var>2</var>,</td></tr>
<tr><th id="830">830</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_STEP" title='IWM_FW_PHY_CFG_RADIO_STEP' data-ref="IWM_FW_PHY_CFG_RADIO_STEP" data-ref-filename="IWM_FW_PHY_CFG_RADIO_STEP">IWM_FW_PHY_CFG_RADIO_STEP</dfn> = <var>0x3</var> &lt;&lt; <a class="enum" href="#IWM_FW_PHY_CFG_RADIO_STEP_POS" title='IWM_FW_PHY_CFG_RADIO_STEP_POS' data-ref="IWM_FW_PHY_CFG_RADIO_STEP_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_STEP_POS">IWM_FW_PHY_CFG_RADIO_STEP_POS</a>,</td></tr>
<tr><th id="831">831</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_DASH_POS" title='IWM_FW_PHY_CFG_RADIO_DASH_POS' data-ref="IWM_FW_PHY_CFG_RADIO_DASH_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_DASH_POS">IWM_FW_PHY_CFG_RADIO_DASH_POS</dfn> = <var>4</var>,</td></tr>
<tr><th id="832">832</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RADIO_DASH" title='IWM_FW_PHY_CFG_RADIO_DASH' data-ref="IWM_FW_PHY_CFG_RADIO_DASH" data-ref-filename="IWM_FW_PHY_CFG_RADIO_DASH">IWM_FW_PHY_CFG_RADIO_DASH</dfn> = <var>0x3</var> &lt;&lt; <a class="enum" href="#IWM_FW_PHY_CFG_RADIO_DASH_POS" title='IWM_FW_PHY_CFG_RADIO_DASH_POS' data-ref="IWM_FW_PHY_CFG_RADIO_DASH_POS" data-ref-filename="IWM_FW_PHY_CFG_RADIO_DASH_POS">IWM_FW_PHY_CFG_RADIO_DASH_POS</a>,</td></tr>
<tr><th id="833">833</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_TX_CHAIN_POS" title='IWM_FW_PHY_CFG_TX_CHAIN_POS' data-ref="IWM_FW_PHY_CFG_TX_CHAIN_POS" data-ref-filename="IWM_FW_PHY_CFG_TX_CHAIN_POS">IWM_FW_PHY_CFG_TX_CHAIN_POS</dfn> = <var>16</var>,</td></tr>
<tr><th id="834">834</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_TX_CHAIN" title='IWM_FW_PHY_CFG_TX_CHAIN' data-ref="IWM_FW_PHY_CFG_TX_CHAIN" data-ref-filename="IWM_FW_PHY_CFG_TX_CHAIN">IWM_FW_PHY_CFG_TX_CHAIN</dfn> = <var>0xf</var> &lt;&lt; <a class="enum" href="#IWM_FW_PHY_CFG_TX_CHAIN_POS" title='IWM_FW_PHY_CFG_TX_CHAIN_POS' data-ref="IWM_FW_PHY_CFG_TX_CHAIN_POS" data-ref-filename="IWM_FW_PHY_CFG_TX_CHAIN_POS">IWM_FW_PHY_CFG_TX_CHAIN_POS</a>,</td></tr>
<tr><th id="835">835</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RX_CHAIN_POS" title='IWM_FW_PHY_CFG_RX_CHAIN_POS' data-ref="IWM_FW_PHY_CFG_RX_CHAIN_POS" data-ref-filename="IWM_FW_PHY_CFG_RX_CHAIN_POS">IWM_FW_PHY_CFG_RX_CHAIN_POS</dfn> = <var>20</var>,</td></tr>
<tr><th id="836">836</th><td>	<dfn class="enum" id="IWM_FW_PHY_CFG_RX_CHAIN" title='IWM_FW_PHY_CFG_RX_CHAIN' data-ref="IWM_FW_PHY_CFG_RX_CHAIN" data-ref-filename="IWM_FW_PHY_CFG_RX_CHAIN">IWM_FW_PHY_CFG_RX_CHAIN</dfn> = <var>0xf</var> &lt;&lt; <a class="enum" href="#IWM_FW_PHY_CFG_RX_CHAIN_POS" title='IWM_FW_PHY_CFG_RX_CHAIN_POS' data-ref="IWM_FW_PHY_CFG_RX_CHAIN_POS" data-ref-filename="IWM_FW_PHY_CFG_RX_CHAIN_POS">IWM_FW_PHY_CFG_RX_CHAIN_POS</a>,</td></tr>
<tr><th id="837">837</th><td>};</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/IWM_UCODE_MAX_CS" data-ref="_M/IWM_UCODE_MAX_CS">IWM_UCODE_MAX_CS</dfn>		1</u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><i class="doc">/**</i></td></tr>
<tr><th id="842">842</th><td><i class="doc"> * struct iwm_fw_cipher_scheme - a cipher scheme supported by FW.</i></td></tr>
<tr><th id="843">843</th><td><i class="doc"> *<span class="command"> @cipher</span>: a cipher suite selector</i></td></tr>
<tr><th id="844">844</th><td><i class="doc"> *<span class="command"> @flags</span>: cipher scheme flags (currently reserved for a future use)</i></td></tr>
<tr><th id="845">845</th><td><i class="doc"> *<span class="command"> @hdr</span>_len: a size of MPDU security header</i></td></tr>
<tr><th id="846">846</th><td><i class="doc"> *<span class="command"> @pn</span>_len: a size of PN</i></td></tr>
<tr><th id="847">847</th><td><i class="doc"> *<span class="command"> @pn</span>_off: an offset of pn from the beginning of the security header</i></td></tr>
<tr><th id="848">848</th><td><i class="doc"> *<span class="command"> @key</span>_idx_off: an offset of key index byte in the security header</i></td></tr>
<tr><th id="849">849</th><td><i class="doc"> *<span class="command"> @key</span>_idx_mask: a bit mask of key_idx bits</i></td></tr>
<tr><th id="850">850</th><td><i class="doc"> *<span class="command"> @key</span>_idx_shift: bit shift needed to get key_idx</i></td></tr>
<tr><th id="851">851</th><td><i class="doc"> * <span class="command">@mic</span><span class="verb">_len: mic length in bytes</span></i></td></tr>
<tr><th id="852">852</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @hw_cipher: a HW cipher index used in host commands</span></i></td></tr>
<tr><th id="853">853</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="854">854</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_fw_cipher_scheme" title='iwm_fw_cipher_scheme' data-ref="iwm_fw_cipher_scheme" data-ref-filename="iwm_fw_cipher_scheme">iwm_fw_cipher_scheme</dfn> {</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::cipher" title='iwm_fw_cipher_scheme::cipher' data-ref="iwm_fw_cipher_scheme::cipher" data-ref-filename="iwm_fw_cipher_scheme..cipher">cipher</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::flags" title='iwm_fw_cipher_scheme::flags' data-ref="iwm_fw_cipher_scheme::flags" data-ref-filename="iwm_fw_cipher_scheme..flags">flags</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::hdr_len" title='iwm_fw_cipher_scheme::hdr_len' data-ref="iwm_fw_cipher_scheme::hdr_len" data-ref-filename="iwm_fw_cipher_scheme..hdr_len">hdr_len</dfn>;</td></tr>
<tr><th id="858">858</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::pn_len" title='iwm_fw_cipher_scheme::pn_len' data-ref="iwm_fw_cipher_scheme::pn_len" data-ref-filename="iwm_fw_cipher_scheme..pn_len">pn_len</dfn>;</td></tr>
<tr><th id="859">859</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::pn_off" title='iwm_fw_cipher_scheme::pn_off' data-ref="iwm_fw_cipher_scheme::pn_off" data-ref-filename="iwm_fw_cipher_scheme..pn_off">pn_off</dfn>;</td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::key_idx_off" title='iwm_fw_cipher_scheme::key_idx_off' data-ref="iwm_fw_cipher_scheme::key_idx_off" data-ref-filename="iwm_fw_cipher_scheme..key_idx_off">key_idx_off</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::key_idx_mask" title='iwm_fw_cipher_scheme::key_idx_mask' data-ref="iwm_fw_cipher_scheme::key_idx_mask" data-ref-filename="iwm_fw_cipher_scheme..key_idx_mask">key_idx_mask</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::key_idx_shift" title='iwm_fw_cipher_scheme::key_idx_shift' data-ref="iwm_fw_cipher_scheme::key_idx_shift" data-ref-filename="iwm_fw_cipher_scheme..key_idx_shift">key_idx_shift</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::mic_len" title='iwm_fw_cipher_scheme::mic_len' data-ref="iwm_fw_cipher_scheme::mic_len" data-ref-filename="iwm_fw_cipher_scheme..mic_len">mic_len</dfn>;</td></tr>
<tr><th id="864">864</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cipher_scheme::hw_cipher" title='iwm_fw_cipher_scheme::hw_cipher' data-ref="iwm_fw_cipher_scheme::hw_cipher" data-ref-filename="iwm_fw_cipher_scheme..hw_cipher">hw_cipher</dfn>;</td></tr>
<tr><th id="865">865</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><i class="doc">/**</i></td></tr>
<tr><th id="868">868</th><td><i class="doc"> * struct iwm_fw_cscheme_list - a cipher scheme list</i></td></tr>
<tr><th id="869">869</th><td><i class="doc"> *<span class="command"> @size</span>: a number of entries</i></td></tr>
<tr><th id="870">870</th><td><i class="doc"> *<span class="command"> @cs</span><span class="arg">:</span> cipher scheme entries</i></td></tr>
<tr><th id="871">871</th><td><i class="doc"> */</i></td></tr>
<tr><th id="872">872</th><td><b>struct</b> <dfn class="type def" id="iwm_fw_cscheme_list" title='iwm_fw_cscheme_list' data-ref="iwm_fw_cscheme_list" data-ref-filename="iwm_fw_cscheme_list">iwm_fw_cscheme_list</dfn> {</td></tr>
<tr><th id="873">873</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_cscheme_list::size" title='iwm_fw_cscheme_list::size' data-ref="iwm_fw_cscheme_list::size" data-ref-filename="iwm_fw_cscheme_list..size">size</dfn>;</td></tr>
<tr><th id="874">874</th><td>	<b>struct</b> <a class="type" href="#iwm_fw_cipher_scheme" title='iwm_fw_cipher_scheme' data-ref="iwm_fw_cipher_scheme" data-ref-filename="iwm_fw_cipher_scheme">iwm_fw_cipher_scheme</a> <dfn class="decl field" id="iwm_fw_cscheme_list::cs" title='iwm_fw_cscheme_list::cs' data-ref="iwm_fw_cscheme_list::cs" data-ref-filename="iwm_fw_cscheme_list..cs">cs</dfn>[];</td></tr>
<tr><th id="875">875</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><i>/* v1/v2 uCode file layout */</i></td></tr>
<tr><th id="878">878</th><td><b>struct</b> <dfn class="type def" id="iwm_ucode_header" title='iwm_ucode_header' data-ref="iwm_ucode_header" data-ref-filename="iwm_ucode_header">iwm_ucode_header</dfn> {</td></tr>
<tr><th id="879">879</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::ver" title='iwm_ucode_header::ver' data-ref="iwm_ucode_header::ver" data-ref-filename="iwm_ucode_header..ver">ver</dfn>;	<i>/* major/minor/API/serial */</i></td></tr>
<tr><th id="880">880</th><td>	<b>union</b> {</td></tr>
<tr><th id="881">881</th><td>		<b>struct</b> {</td></tr>
<tr><th id="882">882</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::inst_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::inst_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::inst_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..inst_size">inst_size</dfn>;	<i>/* bytes of runtime code */</i></td></tr>
<tr><th id="883">883</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::data_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::data_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::data_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..data_size">data_size</dfn>;	<i>/* bytes of runtime data */</i></td></tr>
<tr><th id="884">884</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::init_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::init_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::init_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..init_size">init_size</dfn>;	<i>/* bytes of init code */</i></td></tr>
<tr><th id="885">885</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::init_data_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::init_data_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::init_data_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..init_data_size">init_data_size</dfn>;	<i>/* bytes of init data */</i></td></tr>
<tr><th id="886">886</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::boot_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::boot_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::boot_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..boot_size">boot_size</dfn>;	<i>/* bytes of bootstrap code */</i></td></tr>
<tr><th id="887">887</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::data" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::data' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::data" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..data">data</dfn>[<var>0</var>];		<i>/* in same order as sizes */</i></td></tr>
<tr><th id="888">888</th><td>		} <dfn class="decl field" id="iwm_ucode_header::(anonymous)::v1" title='iwm_ucode_header::(anonymous union)::v1' data-ref="iwm_ucode_header::(anonymous)::v1" data-ref-filename="iwm_ucode_header..(anonymous)..v1">v1</dfn>;</td></tr>
<tr><th id="889">889</th><td>		<b>struct</b> {</td></tr>
<tr><th id="890">890</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::build" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::build' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::build" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..build">build</dfn>;		<i>/* build number */</i></td></tr>
<tr><th id="891">891</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::inst_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::inst_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::inst_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..inst_size">inst_size</dfn>;	<i>/* bytes of runtime code */</i></td></tr>
<tr><th id="892">892</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::data_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::data_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::data_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..data_size">data_size</dfn>;	<i>/* bytes of runtime data */</i></td></tr>
<tr><th id="893">893</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::init_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::init_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::init_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..init_size">init_size</dfn>;	<i>/* bytes of init code */</i></td></tr>
<tr><th id="894">894</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::init_data_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::init_data_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::init_data_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..init_data_size">init_data_size</dfn>;	<i>/* bytes of init data */</i></td></tr>
<tr><th id="895">895</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::boot_size" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::boot_size' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::boot_size" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..boot_size">boot_size</dfn>;	<i>/* bytes of bootstrap code */</i></td></tr>
<tr><th id="896">896</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ucode_header::(anonymousunion)::(anonymous)::data" title='iwm_ucode_header::(anonymous union)::(anonymous struct)::data' data-ref="iwm_ucode_header::(anonymousunion)::(anonymous)::data" data-ref-filename="iwm_ucode_header..(anonymousunion)..(anonymous)..data">data</dfn>[<var>0</var>];		<i>/* in same order as sizes */</i></td></tr>
<tr><th id="897">897</th><td>		} <dfn class="decl field" id="iwm_ucode_header::(anonymous)::v2" title='iwm_ucode_header::(anonymous union)::v2' data-ref="iwm_ucode_header::(anonymous)::v2" data-ref-filename="iwm_ucode_header..(anonymous)..v2">v2</dfn>;</td></tr>
<tr><th id="898">898</th><td>	} <dfn class="decl field" id="iwm_ucode_header::u" title='iwm_ucode_header::u' data-ref="iwm_ucode_header::u" data-ref-filename="iwm_ucode_header..u">u</dfn>;</td></tr>
<tr><th id="899">899</th><td>};</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><i>/*</i></td></tr>
<tr><th id="902">902</th><td><i> * new TLV uCode file layout</i></td></tr>
<tr><th id="903">903</th><td><i> *</i></td></tr>
<tr><th id="904">904</th><td><i> * The new TLV file format contains TLVs, that each specify</i></td></tr>
<tr><th id="905">905</th><td><i> * some piece of data.</i></td></tr>
<tr><th id="906">906</th><td><i> */</i></td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><b>enum</b> <dfn class="type def" id="iwm_ucode_tlv_type" title='iwm_ucode_tlv_type' data-ref="iwm_ucode_tlv_type" data-ref-filename="iwm_ucode_tlv_type">iwm_ucode_tlv_type</dfn> {</td></tr>
<tr><th id="909">909</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INVALID" title='IWM_UCODE_TLV_INVALID' data-ref="IWM_UCODE_TLV_INVALID" data-ref-filename="IWM_UCODE_TLV_INVALID">IWM_UCODE_TLV_INVALID</dfn>		= <var>0</var>, <i>/* unused */</i></td></tr>
<tr><th id="910">910</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INST" title='IWM_UCODE_TLV_INST' data-ref="IWM_UCODE_TLV_INST" data-ref-filename="IWM_UCODE_TLV_INST">IWM_UCODE_TLV_INST</dfn>		= <var>1</var>,</td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_DATA" title='IWM_UCODE_TLV_DATA' data-ref="IWM_UCODE_TLV_DATA" data-ref-filename="IWM_UCODE_TLV_DATA">IWM_UCODE_TLV_DATA</dfn>		= <var>2</var>,</td></tr>
<tr><th id="912">912</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INIT" title='IWM_UCODE_TLV_INIT' data-ref="IWM_UCODE_TLV_INIT" data-ref-filename="IWM_UCODE_TLV_INIT">IWM_UCODE_TLV_INIT</dfn>		= <var>3</var>,</td></tr>
<tr><th id="913">913</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INIT_DATA" title='IWM_UCODE_TLV_INIT_DATA' data-ref="IWM_UCODE_TLV_INIT_DATA" data-ref-filename="IWM_UCODE_TLV_INIT_DATA">IWM_UCODE_TLV_INIT_DATA</dfn>		= <var>4</var>,</td></tr>
<tr><th id="914">914</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_BOOT" title='IWM_UCODE_TLV_BOOT' data-ref="IWM_UCODE_TLV_BOOT" data-ref-filename="IWM_UCODE_TLV_BOOT">IWM_UCODE_TLV_BOOT</dfn>		= <var>5</var>,</td></tr>
<tr><th id="915">915</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_PROBE_MAX_LEN" title='IWM_UCODE_TLV_PROBE_MAX_LEN' data-ref="IWM_UCODE_TLV_PROBE_MAX_LEN" data-ref-filename="IWM_UCODE_TLV_PROBE_MAX_LEN">IWM_UCODE_TLV_PROBE_MAX_LEN</dfn>	= <var>6</var>, <i>/* a uint32_t value */</i></td></tr>
<tr><th id="916">916</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_PAN" title='IWM_UCODE_TLV_PAN' data-ref="IWM_UCODE_TLV_PAN" data-ref-filename="IWM_UCODE_TLV_PAN">IWM_UCODE_TLV_PAN</dfn>		= <var>7</var>,</td></tr>
<tr><th id="917">917</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_RUNT_EVTLOG_PTR" title='IWM_UCODE_TLV_RUNT_EVTLOG_PTR' data-ref="IWM_UCODE_TLV_RUNT_EVTLOG_PTR" data-ref-filename="IWM_UCODE_TLV_RUNT_EVTLOG_PTR">IWM_UCODE_TLV_RUNT_EVTLOG_PTR</dfn>	= <var>8</var>,</td></tr>
<tr><th id="918">918</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_RUNT_EVTLOG_SIZE" title='IWM_UCODE_TLV_RUNT_EVTLOG_SIZE' data-ref="IWM_UCODE_TLV_RUNT_EVTLOG_SIZE" data-ref-filename="IWM_UCODE_TLV_RUNT_EVTLOG_SIZE">IWM_UCODE_TLV_RUNT_EVTLOG_SIZE</dfn>	= <var>9</var>,</td></tr>
<tr><th id="919">919</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_RUNT_ERRLOG_PTR" title='IWM_UCODE_TLV_RUNT_ERRLOG_PTR' data-ref="IWM_UCODE_TLV_RUNT_ERRLOG_PTR" data-ref-filename="IWM_UCODE_TLV_RUNT_ERRLOG_PTR">IWM_UCODE_TLV_RUNT_ERRLOG_PTR</dfn>	= <var>10</var>,</td></tr>
<tr><th id="920">920</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INIT_EVTLOG_PTR" title='IWM_UCODE_TLV_INIT_EVTLOG_PTR' data-ref="IWM_UCODE_TLV_INIT_EVTLOG_PTR" data-ref-filename="IWM_UCODE_TLV_INIT_EVTLOG_PTR">IWM_UCODE_TLV_INIT_EVTLOG_PTR</dfn>	= <var>11</var>,</td></tr>
<tr><th id="921">921</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INIT_EVTLOG_SIZE" title='IWM_UCODE_TLV_INIT_EVTLOG_SIZE' data-ref="IWM_UCODE_TLV_INIT_EVTLOG_SIZE" data-ref-filename="IWM_UCODE_TLV_INIT_EVTLOG_SIZE">IWM_UCODE_TLV_INIT_EVTLOG_SIZE</dfn>	= <var>12</var>,</td></tr>
<tr><th id="922">922</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_INIT_ERRLOG_PTR" title='IWM_UCODE_TLV_INIT_ERRLOG_PTR' data-ref="IWM_UCODE_TLV_INIT_ERRLOG_PTR" data-ref-filename="IWM_UCODE_TLV_INIT_ERRLOG_PTR">IWM_UCODE_TLV_INIT_ERRLOG_PTR</dfn>	= <var>13</var>,</td></tr>
<tr><th id="923">923</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_ENHANCE_SENS_TBL" title='IWM_UCODE_TLV_ENHANCE_SENS_TBL' data-ref="IWM_UCODE_TLV_ENHANCE_SENS_TBL" data-ref-filename="IWM_UCODE_TLV_ENHANCE_SENS_TBL">IWM_UCODE_TLV_ENHANCE_SENS_TBL</dfn>	= <var>14</var>,</td></tr>
<tr><th id="924">924</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_PHY_CALIBRATION_SIZE" title='IWM_UCODE_TLV_PHY_CALIBRATION_SIZE' data-ref="IWM_UCODE_TLV_PHY_CALIBRATION_SIZE" data-ref-filename="IWM_UCODE_TLV_PHY_CALIBRATION_SIZE">IWM_UCODE_TLV_PHY_CALIBRATION_SIZE</dfn> = <var>15</var>,</td></tr>
<tr><th id="925">925</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_WOWLAN_INST" title='IWM_UCODE_TLV_WOWLAN_INST' data-ref="IWM_UCODE_TLV_WOWLAN_INST" data-ref-filename="IWM_UCODE_TLV_WOWLAN_INST">IWM_UCODE_TLV_WOWLAN_INST</dfn>	= <var>16</var>,</td></tr>
<tr><th id="926">926</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_WOWLAN_DATA" title='IWM_UCODE_TLV_WOWLAN_DATA' data-ref="IWM_UCODE_TLV_WOWLAN_DATA" data-ref-filename="IWM_UCODE_TLV_WOWLAN_DATA">IWM_UCODE_TLV_WOWLAN_DATA</dfn>	= <var>17</var>,</td></tr>
<tr><th id="927">927</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FLAGS" title='IWM_UCODE_TLV_FLAGS' data-ref="IWM_UCODE_TLV_FLAGS" data-ref-filename="IWM_UCODE_TLV_FLAGS">IWM_UCODE_TLV_FLAGS</dfn>		= <var>18</var>,</td></tr>
<tr><th id="928">928</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SEC_RT" title='IWM_UCODE_TLV_SEC_RT' data-ref="IWM_UCODE_TLV_SEC_RT" data-ref-filename="IWM_UCODE_TLV_SEC_RT">IWM_UCODE_TLV_SEC_RT</dfn>		= <var>19</var>,</td></tr>
<tr><th id="929">929</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SEC_INIT" title='IWM_UCODE_TLV_SEC_INIT' data-ref="IWM_UCODE_TLV_SEC_INIT" data-ref-filename="IWM_UCODE_TLV_SEC_INIT">IWM_UCODE_TLV_SEC_INIT</dfn>		= <var>20</var>,</td></tr>
<tr><th id="930">930</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SEC_WOWLAN" title='IWM_UCODE_TLV_SEC_WOWLAN' data-ref="IWM_UCODE_TLV_SEC_WOWLAN" data-ref-filename="IWM_UCODE_TLV_SEC_WOWLAN">IWM_UCODE_TLV_SEC_WOWLAN</dfn>	= <var>21</var>,</td></tr>
<tr><th id="931">931</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_DEF_CALIB" title='IWM_UCODE_TLV_DEF_CALIB' data-ref="IWM_UCODE_TLV_DEF_CALIB" data-ref-filename="IWM_UCODE_TLV_DEF_CALIB">IWM_UCODE_TLV_DEF_CALIB</dfn>		= <var>22</var>,</td></tr>
<tr><th id="932">932</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_PHY_SKU" title='IWM_UCODE_TLV_PHY_SKU' data-ref="IWM_UCODE_TLV_PHY_SKU" data-ref-filename="IWM_UCODE_TLV_PHY_SKU">IWM_UCODE_TLV_PHY_SKU</dfn>		= <var>23</var>,</td></tr>
<tr><th id="933">933</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SECURE_SEC_RT" title='IWM_UCODE_TLV_SECURE_SEC_RT' data-ref="IWM_UCODE_TLV_SECURE_SEC_RT" data-ref-filename="IWM_UCODE_TLV_SECURE_SEC_RT">IWM_UCODE_TLV_SECURE_SEC_RT</dfn>	= <var>24</var>,</td></tr>
<tr><th id="934">934</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SECURE_SEC_INIT" title='IWM_UCODE_TLV_SECURE_SEC_INIT' data-ref="IWM_UCODE_TLV_SECURE_SEC_INIT" data-ref-filename="IWM_UCODE_TLV_SECURE_SEC_INIT">IWM_UCODE_TLV_SECURE_SEC_INIT</dfn>	= <var>25</var>,</td></tr>
<tr><th id="935">935</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SECURE_SEC_WOWLAN" title='IWM_UCODE_TLV_SECURE_SEC_WOWLAN' data-ref="IWM_UCODE_TLV_SECURE_SEC_WOWLAN" data-ref-filename="IWM_UCODE_TLV_SECURE_SEC_WOWLAN">IWM_UCODE_TLV_SECURE_SEC_WOWLAN</dfn>	= <var>26</var>,</td></tr>
<tr><th id="936">936</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_NUM_OF_CPU" title='IWM_UCODE_TLV_NUM_OF_CPU' data-ref="IWM_UCODE_TLV_NUM_OF_CPU" data-ref-filename="IWM_UCODE_TLV_NUM_OF_CPU">IWM_UCODE_TLV_NUM_OF_CPU</dfn>	= <var>27</var>,</td></tr>
<tr><th id="937">937</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_CSCHEME" title='IWM_UCODE_TLV_CSCHEME' data-ref="IWM_UCODE_TLV_CSCHEME" data-ref-filename="IWM_UCODE_TLV_CSCHEME">IWM_UCODE_TLV_CSCHEME</dfn>		= <var>28</var>,</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>	<i>/*</i></td></tr>
<tr><th id="940">940</th><td><i>	 * Following two are not in our base tag, but allow</i></td></tr>
<tr><th id="941">941</th><td><i>	 * handling ucode version 9.</i></td></tr>
<tr><th id="942">942</th><td><i>	 */</i></td></tr>
<tr><th id="943">943</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_API_CHANGES_SET" title='IWM_UCODE_TLV_API_CHANGES_SET' data-ref="IWM_UCODE_TLV_API_CHANGES_SET" data-ref-filename="IWM_UCODE_TLV_API_CHANGES_SET">IWM_UCODE_TLV_API_CHANGES_SET</dfn>	= <var>29</var>,</td></tr>
<tr><th id="944">944</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_ENABLED_CAPABILITIES" title='IWM_UCODE_TLV_ENABLED_CAPABILITIES' data-ref="IWM_UCODE_TLV_ENABLED_CAPABILITIES" data-ref-filename="IWM_UCODE_TLV_ENABLED_CAPABILITIES">IWM_UCODE_TLV_ENABLED_CAPABILITIES</dfn> = <var>30</var>,</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_N_SCAN_CHANNELS" title='IWM_UCODE_TLV_N_SCAN_CHANNELS' data-ref="IWM_UCODE_TLV_N_SCAN_CHANNELS" data-ref-filename="IWM_UCODE_TLV_N_SCAN_CHANNELS">IWM_UCODE_TLV_N_SCAN_CHANNELS</dfn>	= <var>31</var>,</td></tr>
<tr><th id="947">947</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_PAGING" title='IWM_UCODE_TLV_PAGING' data-ref="IWM_UCODE_TLV_PAGING" data-ref-filename="IWM_UCODE_TLV_PAGING">IWM_UCODE_TLV_PAGING</dfn>		= <var>32</var>,</td></tr>
<tr><th id="948">948</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SEC_RT_USNIFFER" title='IWM_UCODE_TLV_SEC_RT_USNIFFER' data-ref="IWM_UCODE_TLV_SEC_RT_USNIFFER" data-ref-filename="IWM_UCODE_TLV_SEC_RT_USNIFFER">IWM_UCODE_TLV_SEC_RT_USNIFFER</dfn>	= <var>34</var>,</td></tr>
<tr><th id="949">949</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_SDIO_ADMA_ADDR" title='IWM_UCODE_TLV_SDIO_ADMA_ADDR' data-ref="IWM_UCODE_TLV_SDIO_ADMA_ADDR" data-ref-filename="IWM_UCODE_TLV_SDIO_ADMA_ADDR">IWM_UCODE_TLV_SDIO_ADMA_ADDR</dfn>	= <var>35</var>,</td></tr>
<tr><th id="950">950</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_VERSION" title='IWM_UCODE_TLV_FW_VERSION' data-ref="IWM_UCODE_TLV_FW_VERSION" data-ref-filename="IWM_UCODE_TLV_FW_VERSION">IWM_UCODE_TLV_FW_VERSION</dfn>	= <var>36</var>,</td></tr>
<tr><th id="951">951</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_DBG_DEST" title='IWM_UCODE_TLV_FW_DBG_DEST' data-ref="IWM_UCODE_TLV_FW_DBG_DEST" data-ref-filename="IWM_UCODE_TLV_FW_DBG_DEST">IWM_UCODE_TLV_FW_DBG_DEST</dfn>	= <var>38</var>,</td></tr>
<tr><th id="952">952</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_DBG_CONF" title='IWM_UCODE_TLV_FW_DBG_CONF' data-ref="IWM_UCODE_TLV_FW_DBG_CONF" data-ref-filename="IWM_UCODE_TLV_FW_DBG_CONF">IWM_UCODE_TLV_FW_DBG_CONF</dfn>	= <var>39</var>,</td></tr>
<tr><th id="953">953</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_DBG_TRIGGER" title='IWM_UCODE_TLV_FW_DBG_TRIGGER' data-ref="IWM_UCODE_TLV_FW_DBG_TRIGGER" data-ref-filename="IWM_UCODE_TLV_FW_DBG_TRIGGER">IWM_UCODE_TLV_FW_DBG_TRIGGER</dfn>	= <var>40</var>,</td></tr>
<tr><th id="954">954</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_UNDOCUMENTED1" title='IWM_UCODE_TLV_FW_UNDOCUMENTED1' data-ref="IWM_UCODE_TLV_FW_UNDOCUMENTED1" data-ref-filename="IWM_UCODE_TLV_FW_UNDOCUMENTED1">IWM_UCODE_TLV_FW_UNDOCUMENTED1</dfn>	= <var>48</var>,	<i>/* undocumented TLV */</i></td></tr>
<tr><th id="955">955</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_GSCAN_CAPA" title='IWM_UCODE_TLV_FW_GSCAN_CAPA' data-ref="IWM_UCODE_TLV_FW_GSCAN_CAPA" data-ref-filename="IWM_UCODE_TLV_FW_GSCAN_CAPA">IWM_UCODE_TLV_FW_GSCAN_CAPA</dfn>	= <var>50</var>,</td></tr>
<tr><th id="956">956</th><td>	<dfn class="enum" id="IWM_UCODE_TLV_FW_MEM_SEG" title='IWM_UCODE_TLV_FW_MEM_SEG' data-ref="IWM_UCODE_TLV_FW_MEM_SEG" data-ref-filename="IWM_UCODE_TLV_FW_MEM_SEG">IWM_UCODE_TLV_FW_MEM_SEG</dfn>	= <var>51</var>,</td></tr>
<tr><th id="957">957</th><td>};</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><b>struct</b> <dfn class="type def" id="iwm_ucode_tlv" title='iwm_ucode_tlv' data-ref="iwm_ucode_tlv" data-ref-filename="iwm_ucode_tlv">iwm_ucode_tlv</dfn> {</td></tr>
<tr><th id="960">960</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_tlv::type" title='iwm_ucode_tlv::type' data-ref="iwm_ucode_tlv::type" data-ref-filename="iwm_ucode_tlv..type">type</dfn>;		<i>/* see above */</i></td></tr>
<tr><th id="961">961</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_tlv::length" title='iwm_ucode_tlv::length' data-ref="iwm_ucode_tlv::length" data-ref-filename="iwm_ucode_tlv..length">length</dfn>;		<i>/* not including type/length fields */</i></td></tr>
<tr><th id="962">962</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ucode_tlv::data" title='iwm_ucode_tlv::data' data-ref="iwm_ucode_tlv::data" data-ref-filename="iwm_ucode_tlv..data">data</dfn>[<var>0</var>];</td></tr>
<tr><th id="963">963</th><td>};</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><b>struct</b> <dfn class="type def" id="iwm_ucode_api" title='iwm_ucode_api' data-ref="iwm_ucode_api" data-ref-filename="iwm_ucode_api">iwm_ucode_api</dfn> {</td></tr>
<tr><th id="966">966</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_api::api_index" title='iwm_ucode_api::api_index' data-ref="iwm_ucode_api::api_index" data-ref-filename="iwm_ucode_api..api_index">api_index</dfn>;</td></tr>
<tr><th id="967">967</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_api::api_flags" title='iwm_ucode_api::api_flags' data-ref="iwm_ucode_api::api_flags" data-ref-filename="iwm_ucode_api..api_flags">api_flags</dfn>;</td></tr>
<tr><th id="968">968</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><b>struct</b> <dfn class="type def" id="iwm_ucode_capa" title='iwm_ucode_capa' data-ref="iwm_ucode_capa" data-ref-filename="iwm_ucode_capa">iwm_ucode_capa</dfn> {</td></tr>
<tr><th id="971">971</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_capa::api_index" title='iwm_ucode_capa::api_index' data-ref="iwm_ucode_capa::api_index" data-ref-filename="iwm_ucode_capa..api_index">api_index</dfn>;</td></tr>
<tr><th id="972">972</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ucode_capa::api_capa" title='iwm_ucode_capa::api_capa' data-ref="iwm_ucode_capa::api_capa" data-ref-filename="iwm_ucode_capa..api_capa">api_capa</dfn>;</td></tr>
<tr><th id="973">973</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/IWM_TLV_UCODE_MAGIC" data-ref="_M/IWM_TLV_UCODE_MAGIC">IWM_TLV_UCODE_MAGIC</dfn>	0x0a4c5749</u></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><b>struct</b> <dfn class="type def" id="iwm_tlv_ucode_header" title='iwm_tlv_ucode_header' data-ref="iwm_tlv_ucode_header" data-ref-filename="iwm_tlv_ucode_header">iwm_tlv_ucode_header</dfn> {</td></tr>
<tr><th id="978">978</th><td>	<i>/*</i></td></tr>
<tr><th id="979">979</th><td><i>	 * The TLV style ucode header is distinguished from</i></td></tr>
<tr><th id="980">980</th><td><i>	 * the v1/v2 style header by first four bytes being</i></td></tr>
<tr><th id="981">981</th><td><i>	 * zero, as such is an invalid combination of</i></td></tr>
<tr><th id="982">982</th><td><i>	 * major/minor/API/serial versions.</i></td></tr>
<tr><th id="983">983</th><td><i>	 */</i></td></tr>
<tr><th id="984">984</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::zero" title='iwm_tlv_ucode_header::zero' data-ref="iwm_tlv_ucode_header::zero" data-ref-filename="iwm_tlv_ucode_header..zero">zero</dfn>;</td></tr>
<tr><th id="985">985</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::magic" title='iwm_tlv_ucode_header::magic' data-ref="iwm_tlv_ucode_header::magic" data-ref-filename="iwm_tlv_ucode_header..magic">magic</dfn>;</td></tr>
<tr><th id="986">986</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::human_readable" title='iwm_tlv_ucode_header::human_readable' data-ref="iwm_tlv_ucode_header::human_readable" data-ref-filename="iwm_tlv_ucode_header..human_readable">human_readable</dfn>[<var>64</var>];</td></tr>
<tr><th id="987">987</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::ver" title='iwm_tlv_ucode_header::ver' data-ref="iwm_tlv_ucode_header::ver" data-ref-filename="iwm_tlv_ucode_header..ver">ver</dfn>;		<i>/* major/minor/API/serial */</i></td></tr>
<tr><th id="988">988</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::build" title='iwm_tlv_ucode_header::build' data-ref="iwm_tlv_ucode_header::build" data-ref-filename="iwm_tlv_ucode_header..build">build</dfn>;</td></tr>
<tr><th id="989">989</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::ignore" title='iwm_tlv_ucode_header::ignore' data-ref="iwm_tlv_ucode_header::ignore" data-ref-filename="iwm_tlv_ucode_header..ignore">ignore</dfn>;</td></tr>
<tr><th id="990">990</th><td>	<i>/*</i></td></tr>
<tr><th id="991">991</th><td><i>	 * The data contained herein has a TLV layout,</i></td></tr>
<tr><th id="992">992</th><td><i>	 * see above for the TLV header and types.</i></td></tr>
<tr><th id="993">993</th><td><i>	 * Note that each TLV is padded to a length</i></td></tr>
<tr><th id="994">994</th><td><i>	 * that is a multiple of 4 for alignment.</i></td></tr>
<tr><th id="995">995</th><td><i>	 */</i></td></tr>
<tr><th id="996">996</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tlv_ucode_header::data" title='iwm_tlv_ucode_header::data' data-ref="iwm_tlv_ucode_header::data" data-ref-filename="iwm_tlv_ucode_header..data">data</dfn>[<var>0</var>];</td></tr>
<tr><th id="997">997</th><td>};</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td><i>/*</i></td></tr>
<tr><th id="1000">1000</th><td><i> * Registers in this file are internal, not PCI bus memory mapped.</i></td></tr>
<tr><th id="1001">1001</th><td><i> * Driver accesses these via IWM_HBUS_TARG_PRPH_* registers.</i></td></tr>
<tr><th id="1002">1002</th><td><i> */</i></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/IWM_PRPH_BASE" data-ref="_M/IWM_PRPH_BASE">IWM_PRPH_BASE</dfn>	(0x00000)</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/IWM_PRPH_END" data-ref="_M/IWM_PRPH_END">IWM_PRPH_END</dfn>	(0xFFFFF)</u></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><i>/* APMG (power management) constants */</i></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_BASE" data-ref="_M/IWM_APMG_BASE">IWM_APMG_BASE</dfn>			(IWM_PRPH_BASE + 0x3000)</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_CLK_CTRL_REG" data-ref="_M/IWM_APMG_CLK_CTRL_REG">IWM_APMG_CLK_CTRL_REG</dfn>		(IWM_APMG_BASE + 0x0000)</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_CLK_EN_REG" data-ref="_M/IWM_APMG_CLK_EN_REG">IWM_APMG_CLK_EN_REG</dfn>		(IWM_APMG_BASE + 0x0004)</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_CLK_DIS_REG" data-ref="_M/IWM_APMG_CLK_DIS_REG">IWM_APMG_CLK_DIS_REG</dfn>		(IWM_APMG_BASE + 0x0008)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_REG" data-ref="_M/IWM_APMG_PS_CTRL_REG">IWM_APMG_PS_CTRL_REG</dfn>		(IWM_APMG_BASE + 0x000c)</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PCIDEV_STT_REG" data-ref="_M/IWM_APMG_PCIDEV_STT_REG">IWM_APMG_PCIDEV_STT_REG</dfn>		(IWM_APMG_BASE + 0x0010)</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_RFKILL_REG" data-ref="_M/IWM_APMG_RFKILL_REG">IWM_APMG_RFKILL_REG</dfn>		(IWM_APMG_BASE + 0x0014)</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_RTC_INT_STT_REG" data-ref="_M/IWM_APMG_RTC_INT_STT_REG">IWM_APMG_RTC_INT_STT_REG</dfn>	(IWM_APMG_BASE + 0x001c)</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_RTC_INT_MSK_REG" data-ref="_M/IWM_APMG_RTC_INT_MSK_REG">IWM_APMG_RTC_INT_MSK_REG</dfn>	(IWM_APMG_BASE + 0x0020)</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_DIGITAL_SVR_REG" data-ref="_M/IWM_APMG_DIGITAL_SVR_REG">IWM_APMG_DIGITAL_SVR_REG</dfn>	(IWM_APMG_BASE + 0x0058)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_ANALOG_SVR_REG" data-ref="_M/IWM_APMG_ANALOG_SVR_REG">IWM_APMG_ANALOG_SVR_REG</dfn>		(IWM_APMG_BASE + 0x006C)</u></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/IWM_APMS_CLK_VAL_MRB_FUNC_MODE" data-ref="_M/IWM_APMS_CLK_VAL_MRB_FUNC_MODE">IWM_APMS_CLK_VAL_MRB_FUNC_MODE</dfn>	(0x00000001)</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_CLK_VAL_DMA_CLK_RQT" data-ref="_M/IWM_APMG_CLK_VAL_DMA_CLK_RQT">IWM_APMG_CLK_VAL_DMA_CLK_RQT</dfn>	(0x00000200)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_CLK_VAL_BSM_CLK_RQT" data-ref="_M/IWM_APMG_CLK_VAL_BSM_CLK_RQT">IWM_APMG_CLK_VAL_BSM_CLK_RQT</dfn>	(0x00000800)</u></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS" data-ref="_M/IWM_APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS">IWM_APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS</dfn>	(0x00400000)</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_VAL_RESET_REQ" data-ref="_M/IWM_APMG_PS_CTRL_VAL_RESET_REQ">IWM_APMG_PS_CTRL_VAL_RESET_REQ</dfn>			(0x04000000)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_MSK_PWR_SRC" data-ref="_M/IWM_APMG_PS_CTRL_MSK_PWR_SRC">IWM_APMG_PS_CTRL_MSK_PWR_SRC</dfn>			(0x03000000)</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_VAL_PWR_SRC_VMAIN" data-ref="_M/IWM_APMG_PS_CTRL_VAL_PWR_SRC_VMAIN">IWM_APMG_PS_CTRL_VAL_PWR_SRC_VMAIN</dfn>		(0x00000000)</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PS_CTRL_VAL_PWR_SRC_VAUX" data-ref="_M/IWM_APMG_PS_CTRL_VAL_PWR_SRC_VAUX">IWM_APMG_PS_CTRL_VAL_PWR_SRC_VAUX</dfn>		(0x02000000)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_SVR_VOLTAGE_CONFIG_BIT_MSK" data-ref="_M/IWM_APMG_SVR_VOLTAGE_CONFIG_BIT_MSK">IWM_APMG_SVR_VOLTAGE_CONFIG_BIT_MSK</dfn>		(0x000001E0) /* bit 8:5 */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_SVR_DIGITAL_VOLTAGE_1_32" data-ref="_M/IWM_APMG_SVR_DIGITAL_VOLTAGE_1_32">IWM_APMG_SVR_DIGITAL_VOLTAGE_1_32</dfn>		(0x00000060)</u></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_PCIDEV_STT_VAL_L1_ACT_DIS" data-ref="_M/IWM_APMG_PCIDEV_STT_VAL_L1_ACT_DIS">IWM_APMG_PCIDEV_STT_VAL_L1_ACT_DIS</dfn>		(0x00000800)</u></td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/IWM_APMG_RTC_INT_STT_RFKILL" data-ref="_M/IWM_APMG_RTC_INT_STT_RFKILL">IWM_APMG_RTC_INT_STT_RFKILL</dfn>			(0x10000000)</u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><i>/* Device system time */</i></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SYSTEM_TIME_REG" data-ref="_M/IWM_DEVICE_SYSTEM_TIME_REG">IWM_DEVICE_SYSTEM_TIME_REG</dfn> 0xA0206C</u></td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><i>/* Device NMI register */</i></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SET_NMI_REG" data-ref="_M/IWM_DEVICE_SET_NMI_REG">IWM_DEVICE_SET_NMI_REG</dfn>		0x00a01c30</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SET_NMI_VAL_HW" data-ref="_M/IWM_DEVICE_SET_NMI_VAL_HW">IWM_DEVICE_SET_NMI_VAL_HW</dfn>	0x01</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SET_NMI_VAL_DRV" data-ref="_M/IWM_DEVICE_SET_NMI_VAL_DRV">IWM_DEVICE_SET_NMI_VAL_DRV</dfn>	0x80</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SET_NMI_8000_REG" data-ref="_M/IWM_DEVICE_SET_NMI_8000_REG">IWM_DEVICE_SET_NMI_8000_REG</dfn>	0x00a01c24</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/IWM_DEVICE_SET_NMI_8000_VAL" data-ref="_M/IWM_DEVICE_SET_NMI_8000_VAL">IWM_DEVICE_SET_NMI_8000_VAL</dfn>	0x1000000</u></td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><i>/*</i></td></tr>
<tr><th id="1046">1046</th><td><i> * Device reset for family 8000</i></td></tr>
<tr><th id="1047">1047</th><td><i> * write to bit 24 in order to reset the CPU</i></td></tr>
<tr><th id="1048">1048</th><td><i>*/</i></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/IWM_RELEASE_CPU_RESET" data-ref="_M/IWM_RELEASE_CPU_RESET">IWM_RELEASE_CPU_RESET</dfn>		0x300c</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/IWM_RELEASE_CPU_RESET_BIT" data-ref="_M/IWM_RELEASE_CPU_RESET_BIT">IWM_RELEASE_CPU_RESET_BIT</dfn>	0x1000000</u></td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><i>/*****************************************************************************</i></td></tr>
<tr><th id="1054">1054</th><td><i> *                        7000/3000 series SHR DTS addresses                 *</i></td></tr>
<tr><th id="1055">1055</th><td><i> *****************************************************************************/</i></td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/IWM_SHR_MISC_WFM_DTS_EN" data-ref="_M/IWM_SHR_MISC_WFM_DTS_EN">IWM_SHR_MISC_WFM_DTS_EN</dfn>		(0x00a10024)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/IWM_DTSC_CFG_MODE" data-ref="_M/IWM_DTSC_CFG_MODE">IWM_DTSC_CFG_MODE</dfn>		(0x00a10604)</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/IWM_DTSC_VREF_AVG" data-ref="_M/IWM_DTSC_VREF_AVG">IWM_DTSC_VREF_AVG</dfn>		(0x00a10648)</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/IWM_DTSC_VREF5_AVG" data-ref="_M/IWM_DTSC_VREF5_AVG">IWM_DTSC_VREF5_AVG</dfn>		(0x00a1064c)</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/IWM_DTSC_CFG_MODE_PERIODIC" data-ref="_M/IWM_DTSC_CFG_MODE_PERIODIC">IWM_DTSC_CFG_MODE_PERIODIC</dfn>	(0x2)</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/IWM_DTSC_PTAT_AVG" data-ref="_M/IWM_DTSC_PTAT_AVG">IWM_DTSC_PTAT_AVG</dfn>		(0x00a10650)</u></td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc"> * Tx Scheduler</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc"> * The Tx Scheduler selects the next frame to be transmitted, choosing TFDs</i></td></tr>
<tr><th id="1069">1069</th><td><i class="doc"> * (Transmit Frame Descriptors) from up to 16 circular Tx queues resident in</i></td></tr>
<tr><th id="1070">1070</th><td><i class="doc"> * host DRAM.  It steers each frame's Tx command (which contains the frame</i></td></tr>
<tr><th id="1071">1071</th><td><i class="doc"> * data) into one of up to 7 prioritized Tx DMA FIFO channels within the</i></td></tr>
<tr><th id="1072">1072</th><td><i class="doc"> * device.  A queue maps to only one (selectable by driver) Tx DMA channel,</i></td></tr>
<tr><th id="1073">1073</th><td><i class="doc"> * but one DMA channel may take input from several queues.</i></td></tr>
<tr><th id="1074">1074</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1075">1075</th><td><i class="doc"> * Tx DMA FIFOs have dedicated purposes.</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc"> * For 5000 series and up, they are used differently</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc"> * (cf. iwl5000_default_queue_to_tx_fifo in iwl-5000.c):</i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc"> * 0 -- EDCA BK (background) frames, lowest priority</i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc"> * 1 -- EDCA BE (best effort) frames, normal priority</i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc"> * 2 -- EDCA VI (video) frames, higher priority</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc"> * 3 -- EDCA VO (voice) and management frames, highest priority</i></td></tr>
<tr><th id="1084">1084</th><td><i class="doc"> * 4 -- unused</i></td></tr>
<tr><th id="1085">1085</th><td><i class="doc"> * 5 -- unused</i></td></tr>
<tr><th id="1086">1086</th><td><i class="doc"> * 6 -- unused</i></td></tr>
<tr><th id="1087">1087</th><td><i class="doc"> * 7 -- Commands</i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1089">1089</th><td><i class="doc"> * Driver should normally map queues 0-6 to Tx DMA/FIFO channels 0-6.</i></td></tr>
<tr><th id="1090">1090</th><td><i class="doc"> * In addition, driver can map the remaining queues to Tx DMA/FIFO</i></td></tr>
<tr><th id="1091">1091</th><td><i class="doc"> * channels 0-3 to support 11n aggregation via EDCA DMA channels.</i></td></tr>
<tr><th id="1092">1092</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc"> * The driver sets up each queue to work in one of two modes:</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc"> * 1)  Scheduler-Ack, in which the scheduler automatically supports a</i></td></tr>
<tr><th id="1096">1096</th><td><i class="doc"> *     block-ack (BA) window of up to 64 TFDs.  In this mode, each queue</i></td></tr>
<tr><th id="1097">1097</th><td><i class="doc"> *     contains TFDs for a unique combination of Recipient Address (RA)</i></td></tr>
<tr><th id="1098">1098</th><td><i class="doc"> *     and Traffic Identifier (TID), that is, traffic of a given</i></td></tr>
<tr><th id="1099">1099</th><td><i class="doc"> *     Quality-Of-Service (QOS) priority, destined for a single station.</i></td></tr>
<tr><th id="1100">1100</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1101">1101</th><td><i class="doc"> *     In scheduler-ack mode, the scheduler keeps track of the Tx status of</i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc"> *     each frame within the BA window, including whether it's been transmitted,</i></td></tr>
<tr><th id="1103">1103</th><td><i class="doc"> *     and whether it's been acknowledged by the receiving station.  The device</i></td></tr>
<tr><th id="1104">1104</th><td><i class="doc"> *     automatically processes block-acks received from the receiving STA,</i></td></tr>
<tr><th id="1105">1105</th><td><i class="doc"> *     and reschedules un-acked frames to be retransmitted (successful</i></td></tr>
<tr><th id="1106">1106</th><td><i class="doc"> *     Tx completion may end up being out-of-order).</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc"> *     The driver must maintain the queue's Byte Count table in host DRAM</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc"> *     for this mode.</i></td></tr>
<tr><th id="1110">1110</th><td><i class="doc"> *     This mode does not support fragmentation.</i></td></tr>
<tr><th id="1111">1111</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1112">1112</th><td><i class="doc"> * 2)  FIFO (a.k.a. non-Scheduler-ACK), in which each TFD is processed in order.</i></td></tr>
<tr><th id="1113">1113</th><td><i class="doc"> *     The device may automatically retry Tx, but will retry only one frame</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc"> *     at a time, until receiving ACK from receiving station, or reaching</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc"> *     retry limit and giving up.</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc"> *     The command queue (#4/#9) must use this mode!</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc"> *     This mode does not require use of the Byte Count table in host DRAM.</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc"> * Driver controls scheduler operation via 3 means:</i></td></tr>
<tr><th id="1121">1121</th><td><i class="doc"> * 1)  Scheduler registers</i></td></tr>
<tr><th id="1122">1122</th><td><i class="doc"> * 2)  Shared scheduler data base in internal SRAM</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc"> * 3)  Shared data in host DRAM</i></td></tr>
<tr><th id="1124">1124</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc"> * Initialization:</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc"> * When loading, driver should allocate memory for:</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc"> * 1)  16 TFD circular buffers, each with space for (typically) 256 TFDs.</i></td></tr>
<tr><th id="1129">1129</th><td><i class="doc"> * 2)  16 Byte Count circular buffers in 16 KBytes contiguous memory</i></td></tr>
<tr><th id="1130">1130</th><td><i class="doc"> *     (1024 bytes for each queue).</i></td></tr>
<tr><th id="1131">1131</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1132">1132</th><td><i class="doc"> * After receiving "Alive" response from uCode, driver must initialize</i></td></tr>
<tr><th id="1133">1133</th><td><i class="doc"> * the scheduler (especially for queue #4/#9, the command queue, otherwise</i></td></tr>
<tr><th id="1134">1134</th><td><i class="doc"> * the driver can't issue commands!):</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_MEM_LOWER_BOUND" data-ref="_M/IWM_SCD_MEM_LOWER_BOUND">IWM_SCD_MEM_LOWER_BOUND</dfn>		(0x0000)</u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc"> * Max Tx window size is the max number of contiguous TFDs that the scheduler</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc"> * can keep track of at one time when creating block-ack chains of frames.</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc"> * Note that "64" matches the number of ack bits in a block-ack packet.</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_WIN_SIZE" data-ref="_M/IWM_SCD_WIN_SIZE">IWM_SCD_WIN_SIZE</dfn>				64</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_FRAME_LIMIT" data-ref="_M/IWM_SCD_FRAME_LIMIT">IWM_SCD_FRAME_LIMIT</dfn>				64</u></td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TXFIFO_POS_TID" data-ref="_M/IWM_SCD_TXFIFO_POS_TID">IWM_SCD_TXFIFO_POS_TID</dfn>			(0)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TXFIFO_POS_RA" data-ref="_M/IWM_SCD_TXFIFO_POS_RA">IWM_SCD_TXFIFO_POS_RA</dfn>			(4)</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_RA_TID_MAP_RATID_MSK" data-ref="_M/IWM_SCD_QUEUE_RA_TID_MAP_RATID_MSK">IWM_SCD_QUEUE_RA_TID_MAP_RATID_MSK</dfn>	(0x01FF)</u></td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td><i>/* agn SCD */</i></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_STTS_REG_POS_TXF" data-ref="_M/IWM_SCD_QUEUE_STTS_REG_POS_TXF">IWM_SCD_QUEUE_STTS_REG_POS_TXF</dfn>		(0)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_STTS_REG_POS_ACTIVE" data-ref="_M/IWM_SCD_QUEUE_STTS_REG_POS_ACTIVE">IWM_SCD_QUEUE_STTS_REG_POS_ACTIVE</dfn>	(3)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_STTS_REG_POS_WSL" data-ref="_M/IWM_SCD_QUEUE_STTS_REG_POS_WSL">IWM_SCD_QUEUE_STTS_REG_POS_WSL</dfn>		(4)</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN" data-ref="_M/IWM_SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN">IWM_SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN</dfn>	(19)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_STTS_REG_MSK" data-ref="_M/IWM_SCD_QUEUE_STTS_REG_MSK">IWM_SCD_QUEUE_STTS_REG_MSK</dfn>		(0x017F0000)</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG1_CREDIT_POS" data-ref="_M/IWM_SCD_QUEUE_CTX_REG1_CREDIT_POS">IWM_SCD_QUEUE_CTX_REG1_CREDIT_POS</dfn>	(8)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG1_CREDIT_MSK" data-ref="_M/IWM_SCD_QUEUE_CTX_REG1_CREDIT_MSK">IWM_SCD_QUEUE_CTX_REG1_CREDIT_MSK</dfn>	(0x00FFFF00)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_POS" data-ref="_M/IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_POS">IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_POS</dfn>	(24)</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_MSK" data-ref="_M/IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_MSK">IWM_SCD_QUEUE_CTX_REG1_SUPER_CREDIT_MSK</dfn>	(0xFF000000)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_POS" data-ref="_M/IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_POS">IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_POS</dfn>	(0)</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK" data-ref="_M/IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK">IWM_SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK</dfn>	(0x0000007F)</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS" data-ref="_M/IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS">IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS</dfn>	(16)</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK" data-ref="_M/IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK">IWM_SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK</dfn>	(0x007F0000)</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_GP_CTRL_ENABLE_31_QUEUES" data-ref="_M/IWM_SCD_GP_CTRL_ENABLE_31_QUEUES">IWM_SCD_GP_CTRL_ENABLE_31_QUEUES</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_GP_CTRL_AUTO_ACTIVE_MODE" data-ref="_M/IWM_SCD_GP_CTRL_AUTO_ACTIVE_MODE">IWM_SCD_GP_CTRL_AUTO_ACTIVE_MODE</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i>/* Context Data */</i></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_CONTEXT_MEM_LOWER_BOUND" data-ref="_M/IWM_SCD_CONTEXT_MEM_LOWER_BOUND">IWM_SCD_CONTEXT_MEM_LOWER_BOUND</dfn>	(IWM_SCD_MEM_LOWER_BOUND + 0x600)</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_CONTEXT_MEM_UPPER_BOUND" data-ref="_M/IWM_SCD_CONTEXT_MEM_UPPER_BOUND">IWM_SCD_CONTEXT_MEM_UPPER_BOUND</dfn>	(IWM_SCD_MEM_LOWER_BOUND + 0x6A0)</u></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><i>/* Tx status */</i></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TX_STTS_MEM_LOWER_BOUND" data-ref="_M/IWM_SCD_TX_STTS_MEM_LOWER_BOUND">IWM_SCD_TX_STTS_MEM_LOWER_BOUND</dfn>	(IWM_SCD_MEM_LOWER_BOUND + 0x6A0)</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TX_STTS_MEM_UPPER_BOUND" data-ref="_M/IWM_SCD_TX_STTS_MEM_UPPER_BOUND">IWM_SCD_TX_STTS_MEM_UPPER_BOUND</dfn>	(IWM_SCD_MEM_LOWER_BOUND + 0x7E0)</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><i>/* Translation Data */</i></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TRANS_TBL_MEM_LOWER_BOUND" data-ref="_M/IWM_SCD_TRANS_TBL_MEM_LOWER_BOUND">IWM_SCD_TRANS_TBL_MEM_LOWER_BOUND</dfn> (IWM_SCD_MEM_LOWER_BOUND + 0x7E0)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TRANS_TBL_MEM_UPPER_BOUND" data-ref="_M/IWM_SCD_TRANS_TBL_MEM_UPPER_BOUND">IWM_SCD_TRANS_TBL_MEM_UPPER_BOUND</dfn> (IWM_SCD_MEM_LOWER_BOUND + 0x808)</u></td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_CONTEXT_QUEUE_OFFSET" data-ref="_M/IWM_SCD_CONTEXT_QUEUE_OFFSET">IWM_SCD_CONTEXT_QUEUE_OFFSET</dfn>(x)\</u></td></tr>
<tr><th id="1181">1181</th><td><u>	(IWM_SCD_CONTEXT_MEM_LOWER_BOUND + ((x) * 8))</u></td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TX_STTS_QUEUE_OFFSET" data-ref="_M/IWM_SCD_TX_STTS_QUEUE_OFFSET">IWM_SCD_TX_STTS_QUEUE_OFFSET</dfn>(x)\</u></td></tr>
<tr><th id="1184">1184</th><td><u>	(IWM_SCD_TX_STTS_MEM_LOWER_BOUND + ((x) * 16))</u></td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TRANS_TBL_OFFSET_QUEUE" data-ref="_M/IWM_SCD_TRANS_TBL_OFFSET_QUEUE">IWM_SCD_TRANS_TBL_OFFSET_QUEUE</dfn>(x) \</u></td></tr>
<tr><th id="1187">1187</th><td><u>	((IWM_SCD_TRANS_TBL_MEM_LOWER_BOUND + ((x) * 2)) &amp; 0xfffc)</u></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_BASE" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</dfn>			(IWM_PRPH_BASE + 0xa02c00)</u></td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_SRAM_BASE_ADDR" data-ref="_M/IWM_SCD_SRAM_BASE_ADDR">IWM_SCD_SRAM_BASE_ADDR</dfn>	(IWM_SCD_BASE + 0x0)</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_DRAM_BASE_ADDR" data-ref="_M/IWM_SCD_DRAM_BASE_ADDR">IWM_SCD_DRAM_BASE_ADDR</dfn>	(IWM_SCD_BASE + 0x8)</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_AIT" data-ref="_M/IWM_SCD_AIT">IWM_SCD_AIT</dfn>		(IWM_SCD_BASE + 0x0c)</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_TXFACT" data-ref="_M/IWM_SCD_TXFACT">IWM_SCD_TXFACT</dfn>		(IWM_SCD_BASE + 0x10)</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_ACTIVE" data-ref="_M/IWM_SCD_ACTIVE">IWM_SCD_ACTIVE</dfn>		(IWM_SCD_BASE + 0x14)</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_QUEUECHAIN_SEL" data-ref="_M/IWM_SCD_QUEUECHAIN_SEL">IWM_SCD_QUEUECHAIN_SEL</dfn>	(IWM_SCD_BASE + 0xe8)</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_CHAINEXT_EN" data-ref="_M/IWM_SCD_CHAINEXT_EN">IWM_SCD_CHAINEXT_EN</dfn>	(IWM_SCD_BASE + 0x244)</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_AGGR_SEL" data-ref="_M/IWM_SCD_AGGR_SEL">IWM_SCD_AGGR_SEL</dfn>	(IWM_SCD_BASE + 0x248)</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_INTERRUPT_MASK" data-ref="_M/IWM_SCD_INTERRUPT_MASK">IWM_SCD_INTERRUPT_MASK</dfn>	(IWM_SCD_BASE + 0x108)</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_GP_CTRL" data-ref="_M/IWM_SCD_GP_CTRL">IWM_SCD_GP_CTRL</dfn>		(IWM_SCD_BASE + 0x1a8)</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/IWM_SCD_EN_CTRL" data-ref="_M/IWM_SCD_EN_CTRL">IWM_SCD_EN_CTRL</dfn>		(IWM_SCD_BASE + 0x254)</u></td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><em>static</em> <b>__inline</b> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="IWM_SCD_QUEUE_WRPTR" title='IWM_SCD_QUEUE_WRPTR' data-ref="IWM_SCD_QUEUE_WRPTR" data-ref-filename="IWM_SCD_QUEUE_WRPTR">IWM_SCD_QUEUE_WRPTR</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="1chnl" title='chnl' data-type='unsigned int' data-ref="1chnl" data-ref-filename="1chnl">chnl</dfn>)</td></tr>
<tr><th id="1204">1204</th><td>{</td></tr>
<tr><th id="1205">1205</th><td>	<b>if</b> (<a class="local col1 ref" href="#1chnl" title='chnl' data-ref="1chnl" data-ref-filename="1chnl">chnl</a> &lt; <var>20</var>)</td></tr>
<tr><th id="1206">1206</th><td>		<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x18</var> + <a class="local col1 ref" href="#1chnl" title='chnl' data-ref="1chnl" data-ref-filename="1chnl">chnl</a> * <var>4</var>;</td></tr>
<tr><th id="1207">1207</th><td>	<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x284</var> + (<a class="local col1 ref" href="#1chnl" title='chnl' data-ref="1chnl" data-ref-filename="1chnl">chnl</a> - <var>20</var>) * <var>4</var>;</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><em>static</em> <b>__inline</b> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="IWM_SCD_QUEUE_RDPTR" title='IWM_SCD_QUEUE_RDPTR' data-ref="IWM_SCD_QUEUE_RDPTR" data-ref-filename="IWM_SCD_QUEUE_RDPTR">IWM_SCD_QUEUE_RDPTR</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="2chnl" title='chnl' data-type='unsigned int' data-ref="2chnl" data-ref-filename="2chnl">chnl</dfn>)</td></tr>
<tr><th id="1211">1211</th><td>{</td></tr>
<tr><th id="1212">1212</th><td>	<b>if</b> (<a class="local col2 ref" href="#2chnl" title='chnl' data-ref="2chnl" data-ref-filename="2chnl">chnl</a> &lt; <var>20</var>)</td></tr>
<tr><th id="1213">1213</th><td>		<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x68</var> + <a class="local col2 ref" href="#2chnl" title='chnl' data-ref="2chnl" data-ref-filename="2chnl">chnl</a> * <var>4</var>;</td></tr>
<tr><th id="1214">1214</th><td>	<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x2B4</var> + (<a class="local col2 ref" href="#2chnl" title='chnl' data-ref="2chnl" data-ref-filename="2chnl">chnl</a> - <var>20</var>) * <var>4</var>;</td></tr>
<tr><th id="1215">1215</th><td>}</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><em>static</em> <b>__inline</b> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="IWM_SCD_QUEUE_STATUS_BITS" title='IWM_SCD_QUEUE_STATUS_BITS' data-ref="IWM_SCD_QUEUE_STATUS_BITS" data-ref-filename="IWM_SCD_QUEUE_STATUS_BITS">IWM_SCD_QUEUE_STATUS_BITS</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="3chnl" title='chnl' data-type='unsigned int' data-ref="3chnl" data-ref-filename="3chnl">chnl</dfn>)</td></tr>
<tr><th id="1218">1218</th><td>{</td></tr>
<tr><th id="1219">1219</th><td>	<b>if</b> (<a class="local col3 ref" href="#3chnl" title='chnl' data-ref="3chnl" data-ref-filename="3chnl">chnl</a> &lt; <var>20</var>)</td></tr>
<tr><th id="1220">1220</th><td>		<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x10c</var> + <a class="local col3 ref" href="#3chnl" title='chnl' data-ref="3chnl" data-ref-filename="3chnl">chnl</a> * <var>4</var>;</td></tr>
<tr><th id="1221">1221</th><td>	<b>return</b> <a class="macro" href="#1189" title="((0x00000) + 0xa02c00)" data-ref="_M/IWM_SCD_BASE">IWM_SCD_BASE</a> + <var>0x384</var> + (<a class="local col3 ref" href="#3chnl" title='chnl' data-ref="3chnl" data-ref-filename="3chnl">chnl</a> - <var>20</var>) * <var>4</var>;</td></tr>
<tr><th id="1222">1222</th><td>}</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td><i>/*********************** END TX SCHEDULER *************************************/</i></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><i>/* Oscillator clock */</i></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/IWM_OSC_CLK" data-ref="_M/IWM_OSC_CLK">IWM_OSC_CLK</dfn>				(0xa04068)</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/IWM_OSC_CLK_FORCE_CONTROL" data-ref="_M/IWM_OSC_CLK_FORCE_CONTROL">IWM_OSC_CLK_FORCE_CONTROL</dfn>		(0x8)</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><i>/****************************/</i></td></tr>
<tr><th id="1231">1231</th><td><i>/* Flow Handler Definitions */</i></td></tr>
<tr><th id="1232">1232</th><td><i>/****************************/</i></td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1235">1235</th><td><i class="doc"> * This I/O area is directly read/writable by driver (e.g. Linux uses writel())</i></td></tr>
<tr><th id="1236">1236</th><td><i class="doc"> * Addresses are offsets from device's PCI hardware base address.</i></td></tr>
<tr><th id="1237">1237</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_LOWER_BOUND">IWM_FH_MEM_LOWER_BOUND</dfn>                   (0x1000)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_UPPER_BOUND">IWM_FH_MEM_UPPER_BOUND</dfn>                   (0x2000)</u></td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1242">1242</th><td><i class="doc"> * Keep-Warm (KW) buffer base address.</i></td></tr>
<tr><th id="1243">1243</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1244">1244</th><td><i class="doc"> * Driver must allocate a 4KByte buffer that is for keeping the</i></td></tr>
<tr><th id="1245">1245</th><td><i class="doc"> * host DRAM powered on (via dummy accesses to DRAM) to maintain low-latency</i></td></tr>
<tr><th id="1246">1246</th><td><i class="doc"> * DRAM access when doing Txing or Rxing.  The dummy accesses prevent host</i></td></tr>
<tr><th id="1247">1247</th><td><i class="doc"> * from going into a power-savings mode that would cause higher DRAM latency,</i></td></tr>
<tr><th id="1248">1248</th><td><i class="doc"> * and possible data over/under-runs, before all Tx/Rx is complete.</i></td></tr>
<tr><th id="1249">1249</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1250">1250</th><td><i class="doc"> * Driver loads IWM_FH_KW_MEM_ADDR_REG with the physical address (bits 35:4)</i></td></tr>
<tr><th id="1251">1251</th><td><i class="doc"> * of the buffer, which must be 4K aligned.  Once this is set up, the device</i></td></tr>
<tr><th id="1252">1252</th><td><i class="doc"> * automatically invokes keep-warm accesses when normal accesses might not</i></td></tr>
<tr><th id="1253">1253</th><td><i class="doc"> * be sufficient to maintain fast DRAM response.</i></td></tr>
<tr><th id="1254">1254</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1255">1255</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1256">1256</th><td><i class="doc"> *  31-0:  Keep-warm buffer physical base address [35:4], must be 4K aligned</i></td></tr>
<tr><th id="1257">1257</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_KW_MEM_ADDR_REG" data-ref="_M/IWM_FH_KW_MEM_ADDR_REG">IWM_FH_KW_MEM_ADDR_REG</dfn>		     (IWM_FH_MEM_LOWER_BOUND + 0x97C)</u></td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1262">1262</th><td><i class="doc"> * TFD Circular Buffers Base (CBBC) addresses</i></td></tr>
<tr><th id="1263">1263</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc"> * Device has 16 base pointer registers, one for each of 16 host-DRAM-resident</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc"> * circular buffers (CBs/queues) containing Transmit Frame Descriptors (TFDs)</i></td></tr>
<tr><th id="1266">1266</th><td><i class="doc"> * (see struct iwm_tfd_frame).  These 16 pointer registers are offset by 0x04</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc"> * bytes from one another.  Each TFD circular buffer in DRAM must be 256-byte</i></td></tr>
<tr><th id="1268">1268</th><td><i class="doc"> * aligned (address bits 0-7 must be 0).</i></td></tr>
<tr><th id="1269">1269</th><td><i class="doc"> * Later devices have 20 (5000 series) or 30 (higher) queues, but the registers</i></td></tr>
<tr><th id="1270">1270</th><td><i class="doc"> * for them are in different places.</i></td></tr>
<tr><th id="1271">1271</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1272">1272</th><td><i class="doc"> * Bit fields in each pointer register:</i></td></tr>
<tr><th id="1273">1273</th><td><i class="doc"> *  27-0: TFD CB physical base address [35:8], must be 256-byte aligned</i></td></tr>
<tr><th id="1274">1274</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_0_15_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_CBBC_0_15_LOWER_BOUND">IWM_FH_MEM_CBBC_0_15_LOWER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0x9D0)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_0_15_UPPER_BOUN" data-ref="_M/IWM_FH_MEM_CBBC_0_15_UPPER_BOUN">IWM_FH_MEM_CBBC_0_15_UPPER_BOUN</dfn>		(IWM_FH_MEM_LOWER_BOUND + 0xA10)</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_16_19_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_CBBC_16_19_LOWER_BOUND">IWM_FH_MEM_CBBC_16_19_LOWER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xBF0)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_16_19_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_CBBC_16_19_UPPER_BOUND">IWM_FH_MEM_CBBC_16_19_UPPER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xC00)</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_20_31_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_CBBC_20_31_LOWER_BOUND">IWM_FH_MEM_CBBC_20_31_LOWER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xB20)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_CBBC_20_31_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_CBBC_20_31_UPPER_BOUND">IWM_FH_MEM_CBBC_20_31_UPPER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xB80)</u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><i>/* Find TFD CB base pointer for given queue */</i></td></tr>
<tr><th id="1283">1283</th><td><em>static</em> <b>__inline</b> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="IWM_FH_MEM_CBBC_QUEUE" title='IWM_FH_MEM_CBBC_QUEUE' data-ref="IWM_FH_MEM_CBBC_QUEUE" data-ref-filename="IWM_FH_MEM_CBBC_QUEUE">IWM_FH_MEM_CBBC_QUEUE</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="4chnl" title='chnl' data-type='unsigned int' data-ref="4chnl" data-ref-filename="4chnl">chnl</dfn>)</td></tr>
<tr><th id="1284">1284</th><td>{</td></tr>
<tr><th id="1285">1285</th><td>	<b>if</b> (<a class="local col4 ref" href="#4chnl" title='chnl' data-ref="4chnl" data-ref-filename="4chnl">chnl</a> &lt; <var>16</var>)</td></tr>
<tr><th id="1286">1286</th><td>		<b>return</b> <a class="macro" href="#1275" title="((0x1000) + 0x9D0)" data-ref="_M/IWM_FH_MEM_CBBC_0_15_LOWER_BOUND">IWM_FH_MEM_CBBC_0_15_LOWER_BOUND</a> + <var>4</var> * <a class="local col4 ref" href="#4chnl" title='chnl' data-ref="4chnl" data-ref-filename="4chnl">chnl</a>;</td></tr>
<tr><th id="1287">1287</th><td>	<b>if</b> (<a class="local col4 ref" href="#4chnl" title='chnl' data-ref="4chnl" data-ref-filename="4chnl">chnl</a> &lt; <var>20</var>)</td></tr>
<tr><th id="1288">1288</th><td>		<b>return</b> <a class="macro" href="#1277" title="((0x1000) + 0xBF0)" data-ref="_M/IWM_FH_MEM_CBBC_16_19_LOWER_BOUND">IWM_FH_MEM_CBBC_16_19_LOWER_BOUND</a> + <var>4</var> * (<a class="local col4 ref" href="#4chnl" title='chnl' data-ref="4chnl" data-ref-filename="4chnl">chnl</a> - <var>16</var>);</td></tr>
<tr><th id="1289">1289</th><td>	<b>return</b> <a class="macro" href="#1279" title="((0x1000) + 0xB20)" data-ref="_M/IWM_FH_MEM_CBBC_20_31_LOWER_BOUND">IWM_FH_MEM_CBBC_20_31_LOWER_BOUND</a> + <var>4</var> * (<a class="local col4 ref" href="#4chnl" title='chnl' data-ref="4chnl" data-ref-filename="4chnl">chnl</a> - <var>20</var>);</td></tr>
<tr><th id="1290">1290</th><td>}</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1294">1294</th><td><i class="doc"> * Rx SRAM Control and Status Registers (RSCSR)</i></td></tr>
<tr><th id="1295">1295</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1296">1296</th><td><i class="doc"> * These registers provide handshake between driver and device for the Rx queue</i></td></tr>
<tr><th id="1297">1297</th><td><i class="doc"> * (this queue handles *all* command responses, notifications, Rx data, etc.</i></td></tr>
<tr><th id="1298">1298</th><td><i class="doc"> * sent from uCode to host driver).  Unlike Tx, there is only one Rx</i></td></tr>
<tr><th id="1299">1299</th><td><i class="doc"> * queue, and only one Rx DMA/FIFO channel.  Also unlike Tx, which can</i></td></tr>
<tr><th id="1300">1300</th><td><i class="doc"> * concatenate up to 20 DRAM buffers to form a Tx frame, each Receive Buffer</i></td></tr>
<tr><th id="1301">1301</th><td><i class="doc"> * Descriptor (RBD) points to only one Rx Buffer (RB); there is a 1:1</i></td></tr>
<tr><th id="1302">1302</th><td><i class="doc"> * mapping between RBDs and RBs.</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1304">1304</th><td><i class="doc"> * Driver must allocate host DRAM memory for the following, and set the</i></td></tr>
<tr><th id="1305">1305</th><td><i class="doc"> * physical address of each into device registers:</i></td></tr>
<tr><th id="1306">1306</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1307">1307</th><td><i class="doc"> * 1)  Receive Buffer Descriptor (RBD) circular buffer (CB), typically with 256</i></td></tr>
<tr><th id="1308">1308</th><td><i class="doc"> *     entries (although any power of 2, up to 4096, is selectable by driver).</i></td></tr>
<tr><th id="1309">1309</th><td><i class="doc"> *     Each entry (1 dword) points to a receive buffer (RB) of consistent size</i></td></tr>
<tr><th id="1310">1310</th><td><i class="doc"> *     (typically 4K, although 8K or 16K are also selectable by driver).</i></td></tr>
<tr><th id="1311">1311</th><td><i class="doc"> *     Driver sets up RB size and number of RBDs in the CB via Rx config</i></td></tr>
<tr><th id="1312">1312</th><td><i class="doc"> *     register IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG.</i></td></tr>
<tr><th id="1313">1313</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1314">1314</th><td><i class="doc"> *     Bit fields within one RBD:</i></td></tr>
<tr><th id="1315">1315</th><td><i class="doc"> *     27-0:  Receive Buffer physical address bits [35:8], 256-byte aligned</i></td></tr>
<tr><th id="1316">1316</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1317">1317</th><td><i class="doc"> *     Driver sets physical address [35:8] of base of RBD circular buffer</i></td></tr>
<tr><th id="1318">1318</th><td><i class="doc"> *     into IWM_FH_RSCSR_CHNL0_RBDCB_BASE_REG [27:0].</i></td></tr>
<tr><th id="1319">1319</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1320">1320</th><td><i class="doc"> * 2)  Rx status buffer, 8 bytes, in which uCode indicates which Rx Buffers</i></td></tr>
<tr><th id="1321">1321</th><td><i class="doc"> *     (RBs) have been filled, via a "write pointer", actually the index of</i></td></tr>
<tr><th id="1322">1322</th><td><i class="doc"> *     the RB's corresponding RBD within the circular buffer.  Driver sets</i></td></tr>
<tr><th id="1323">1323</th><td><i class="doc"> *     physical address [35:4] into IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG [31:0].</i></td></tr>
<tr><th id="1324">1324</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1325">1325</th><td><i class="doc"> *     Bit fields in lower dword of Rx status buffer (upper dword not used</i></td></tr>
<tr><th id="1326">1326</th><td><i class="doc"> *     by driver:</i></td></tr>
<tr><th id="1327">1327</th><td><i class="doc"> *     31-12:  Not used by driver</i></td></tr>
<tr><th id="1328">1328</th><td><i class="doc"> *     11- 0:  Index of last filled Rx buffer descriptor</i></td></tr>
<tr><th id="1329">1329</th><td><i class="doc"> *             (device writes, driver reads this value)</i></td></tr>
<tr><th id="1330">1330</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1331">1331</th><td><i class="doc"> * As the driver prepares Receive Buffers (RBs) for device to fill, driver must</i></td></tr>
<tr><th id="1332">1332</th><td><i class="doc"> * enter pointers to these RBs into contiguous RBD circular buffer entries,</i></td></tr>
<tr><th id="1333">1333</th><td><i class="doc"> * and update the device's "write" index register,</i></td></tr>
<tr><th id="1334">1334</th><td><i class="doc"> * IWM_FH_RSCSR_CHNL0_RBDCB_WPTR_REG.</i></td></tr>
<tr><th id="1335">1335</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1336">1336</th><td><i class="doc"> * This "write" index corresponds to the *next* RBD that the driver will make</i></td></tr>
<tr><th id="1337">1337</th><td><i class="doc"> * available, i.e. one RBD past the tail of the ready-to-fill RBDs within</i></td></tr>
<tr><th id="1338">1338</th><td><i class="doc"> * the circular buffer.  This value should initially be 0 (before preparing any</i></td></tr>
<tr><th id="1339">1339</th><td><i class="doc"> * RBs), should be 8 after preparing the first 8 RBs (for example), and must</i></td></tr>
<tr><th id="1340">1340</th><td><i class="doc"> * wrap back to 0 at the end of the circular buffer (but don't wrap before</i></td></tr>
<tr><th id="1341">1341</th><td><i class="doc"> * "read" index has advanced past 1!  See below).</i></td></tr>
<tr><th id="1342">1342</th><td><i class="doc"> * NOTE:  DEVICE EXPECTS THE WRITE INDEX TO BE INCREMENTED IN MULTIPLES OF 8.</i></td></tr>
<tr><th id="1343">1343</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1344">1344</th><td><i class="doc"> * As the device fills RBs (referenced from contiguous RBDs within the circular</i></td></tr>
<tr><th id="1345">1345</th><td><i class="doc"> * buffer), it updates the Rx status buffer in host DRAM, 2) described above,</i></td></tr>
<tr><th id="1346">1346</th><td><i class="doc"> * to tell the driver the index of the latest filled RBD.  The driver must</i></td></tr>
<tr><th id="1347">1347</th><td><i class="doc"> * read this "read" index from DRAM after receiving an Rx interrupt from device</i></td></tr>
<tr><th id="1348">1348</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1349">1349</th><td><i class="doc"> * The driver must also internally keep track of a third index, which is the</i></td></tr>
<tr><th id="1350">1350</th><td><i class="doc"> * next RBD to process.  When receiving an Rx interrupt, driver should process</i></td></tr>
<tr><th id="1351">1351</th><td><i class="doc"> * all filled but unprocessed RBs up to, but not including, the RB</i></td></tr>
<tr><th id="1352">1352</th><td><i class="doc"> * corresponding to the "read" index.  For example, if "read" index becomes "1",</i></td></tr>
<tr><th id="1353">1353</th><td><i class="doc"> * driver may process the RB pointed to by RBD 0.  Depending on volume of</i></td></tr>
<tr><th id="1354">1354</th><td><i class="doc"> * traffic, there may be many RBs to process.</i></td></tr>
<tr><th id="1355">1355</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1356">1356</th><td><i class="doc"> * If read index == write index, device thinks there is no room to put new data.</i></td></tr>
<tr><th id="1357">1357</th><td><i class="doc"> * Due to this, the maximum number of filled RBs is 255, instead of 256.  To</i></td></tr>
<tr><th id="1358">1358</th><td><i class="doc"> * be safe, make sure that there is a gap of at least 2 RBDs between "write"</i></td></tr>
<tr><th id="1359">1359</th><td><i class="doc"> * and "read" indexes; that is, make sure that there are no more than 254</i></td></tr>
<tr><th id="1360">1360</th><td><i class="doc"> * buffers waiting to be filled.</i></td></tr>
<tr><th id="1361">1361</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSCSR_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_RSCSR_LOWER_BOUND">IWM_FH_MEM_RSCSR_LOWER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xBC0)</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSCSR_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_RSCSR_UPPER_BOUND">IWM_FH_MEM_RSCSR_UPPER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xC00)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSCSR_CHNL0" data-ref="_M/IWM_FH_MEM_RSCSR_CHNL0">IWM_FH_MEM_RSCSR_CHNL0</dfn>		(IWM_FH_MEM_RSCSR_LOWER_BOUND)</u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1367">1367</th><td><i class="doc"> * Physical base address of 8-byte Rx Status buffer.</i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc"> *  31-0: Rx status buffer physical base address [35:4], must 16-byte aligned.</i></td></tr>
<tr><th id="1370">1370</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG" data-ref="_M/IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG">IWM_FH_RSCSR_CHNL0_STTS_WPTR_REG</dfn>	(IWM_FH_MEM_RSCSR_CHNL0)</u></td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1374">1374</th><td><i class="doc"> * Physical base address of Rx Buffer Descriptor Circular Buffer.</i></td></tr>
<tr><th id="1375">1375</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1376">1376</th><td><i class="doc"> *  27-0:  RBD CD physical base address [35:8], must be 256-byte aligned.</i></td></tr>
<tr><th id="1377">1377</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSCSR_CHNL0_RBDCB_BASE_REG" data-ref="_M/IWM_FH_RSCSR_CHNL0_RBDCB_BASE_REG">IWM_FH_RSCSR_CHNL0_RBDCB_BASE_REG</dfn>	(IWM_FH_MEM_RSCSR_CHNL0 + 0x004)</u></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1381">1381</th><td><i class="doc"> * Rx write pointer (index, really!).</i></td></tr>
<tr><th id="1382">1382</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1383">1383</th><td><i class="doc"> *  11-0:  Index of driver's most recent prepared-to-be-filled RBD, + 1.</i></td></tr>
<tr><th id="1384">1384</th><td><i class="doc"> *         NOTE:  For 256-entry circular buffer, use only bits [7:0].</i></td></tr>
<tr><th id="1385">1385</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSCSR_CHNL0_RBDCB_WPTR_REG" data-ref="_M/IWM_FH_RSCSR_CHNL0_RBDCB_WPTR_REG">IWM_FH_RSCSR_CHNL0_RBDCB_WPTR_REG</dfn>	(IWM_FH_MEM_RSCSR_CHNL0 + 0x008)</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSCSR_CHNL0_WPTR" data-ref="_M/IWM_FH_RSCSR_CHNL0_WPTR">IWM_FH_RSCSR_CHNL0_WPTR</dfn>		(IWM_FH_RSCSR_CHNL0_RBDCB_WPTR_REG)</u></td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_RSCSR_CHNL0_RXDCB_RDPTR_REG" data-ref="_M/IWM_FW_RSCSR_CHNL0_RXDCB_RDPTR_REG">IWM_FW_RSCSR_CHNL0_RXDCB_RDPTR_REG</dfn>	(IWM_FH_MEM_RSCSR_CHNL0 + 0x00c)</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSCSR_CHNL0_RDPTR" data-ref="_M/IWM_FH_RSCSR_CHNL0_RDPTR">IWM_FH_RSCSR_CHNL0_RDPTR</dfn>		IWM_FW_RSCSR_CHNL0_RXDCB_RDPTR_REG</u></td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc"> * Rx Config/Status Registers (RCSR)</i></td></tr>
<tr><th id="1394">1394</th><td><i class="doc"> * Rx Config Reg for channel 0 (only channel used)</i></td></tr>
<tr><th id="1395">1395</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1396">1396</th><td><i class="doc"> * Driver must initialize IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG as follows for</i></td></tr>
<tr><th id="1397">1397</th><td><i class="doc"> * normal operation (see bit fields).</i></td></tr>
<tr><th id="1398">1398</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1399">1399</th><td><i class="doc"> * Clearing IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG to 0 turns off Rx DMA.</i></td></tr>
<tr><th id="1400">1400</th><td><i class="doc"> * Driver should poll IWM_FH_MEM_RSSR_RX_STATUS_REG	for</i></td></tr>
<tr><th id="1401">1401</th><td><i class="doc"> * IWM_FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE (bit 24) before continuing.</i></td></tr>
<tr><th id="1402">1402</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc"> * 31-30: Rx DMA channel enable: '00' off/pause, '01' pause at end of frame,</i></td></tr>
<tr><th id="1405">1405</th><td><i class="doc"> *        '10' operate normally</i></td></tr>
<tr><th id="1406">1406</th><td><i class="doc"> * 29-24: reserved</i></td></tr>
<tr><th id="1407">1407</th><td><i class="doc"> * 23-20: # RBDs in circular buffer = 2^value; use "8" for 256 RBDs (normal),</i></td></tr>
<tr><th id="1408">1408</th><td><i class="doc"> *        min "5" for 32 RBDs, max "12" for 4096 RBDs.</i></td></tr>
<tr><th id="1409">1409</th><td><i class="doc"> * 19-18: reserved</i></td></tr>
<tr><th id="1410">1410</th><td><i class="doc"> * 17-16: size of each receive buffer; '00' 4K (normal), '01' 8K,</i></td></tr>
<tr><th id="1411">1411</th><td><i class="doc"> *        '10' 12K, '11' 16K.</i></td></tr>
<tr><th id="1412">1412</th><td><i class="doc"> * 15-14: reserved</i></td></tr>
<tr><th id="1413">1413</th><td><i class="doc"> * 13-12: IRQ destination; '00' none, '01' host driver (normal operation)</i></td></tr>
<tr><th id="1414">1414</th><td><i class="doc"> * 11- 4: timeout for closing Rx buffer and interrupting host (units 32 usec)</i></td></tr>
<tr><th id="1415">1415</th><td><i class="doc"> *        typical value 0x10 (about 1/2 msec)</i></td></tr>
<tr><th id="1416">1416</th><td><i class="doc"> *  3- 0: reserved</i></td></tr>
<tr><th id="1417">1417</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_RCSR_LOWER_BOUND">IWM_FH_MEM_RCSR_LOWER_BOUND</dfn>      (IWM_FH_MEM_LOWER_BOUND + 0xC00)</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_RCSR_UPPER_BOUND">IWM_FH_MEM_RCSR_UPPER_BOUND</dfn>      (IWM_FH_MEM_LOWER_BOUND + 0xCC0)</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_CHNL0" data-ref="_M/IWM_FH_MEM_RCSR_CHNL0">IWM_FH_MEM_RCSR_CHNL0</dfn>            (IWM_FH_MEM_RCSR_LOWER_BOUND)</u></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG" data-ref="_M/IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG">IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG</dfn>	(IWM_FH_MEM_RCSR_CHNL0)</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_CHNL0_RBDCB_WPTR" data-ref="_M/IWM_FH_MEM_RCSR_CHNL0_RBDCB_WPTR">IWM_FH_MEM_RCSR_CHNL0_RBDCB_WPTR</dfn>	(IWM_FH_MEM_RCSR_CHNL0 + 0x8)</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RCSR_CHNL0_FLUSH_RB_REQ" data-ref="_M/IWM_FH_MEM_RCSR_CHNL0_FLUSH_RB_REQ">IWM_FH_MEM_RCSR_CHNL0_FLUSH_RB_REQ</dfn>	(IWM_FH_MEM_RCSR_CHNL0 + 0x10)</u></td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_TIMEOUT_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_TIMEOUT_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_TIMEOUT_MSK</dfn> (0x00000FF0) /* bits 4-11 */</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_MSK</dfn>   (0x00001000) /* bits 12 */</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK</dfn> (0x00008000) /* bit 15 */</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_SIZE_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_SIZE_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_RB_SIZE_MSK</dfn>   (0x00030000) /* bits 16-17 */</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RBDBC_SIZE_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_RBDBC_SIZE_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_RBDBC_SIZE_MSK</dfn> (0x00F00000) /* bits 20-23 */</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_DMA_CHNL_EN_MSK" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_DMA_CHNL_EN_MSK">IWM_FH_RCSR_CHNL0_RX_CONFIG_DMA_CHNL_EN_MSK</dfn> (0xC0000000) /* bits 30-31*/</u></td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS">IWM_FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS</dfn>	(20)</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS">IWM_FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS</dfn>	(4)</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_RB_TIMEOUT" data-ref="_M/IWM_RX_RB_TIMEOUT">IWM_RX_RB_TIMEOUT</dfn>	(0x11)</u></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_VAL" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_VAL">IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_VAL</dfn>         (0x00000000)</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_EOF_VAL" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_EOF_VAL">IWM_FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_EOF_VAL</dfn>     (0x40000000)</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL">IWM_FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL</dfn>        (0x80000000)</u></td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K">IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K</dfn>    (0x00000000)</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K">IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K</dfn>    (0x00010000)</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_12K" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_12K">IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_12K</dfn>   (0x00020000)</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_16K" data-ref="_M/IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_16K">IWM_FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_16K</dfn>   (0x00030000)</u></td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY">IWM_FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY</dfn>              (0x00000004)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_NO_INT_VAL" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_NO_INT_VAL">IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_NO_INT_VAL</dfn>    (0x00000000)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL" data-ref="_M/IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL">IWM_FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL</dfn>  (0x00001000)</u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1451">1451</th><td><i class="doc"> * Rx Shared Status Registers (RSSR)</i></td></tr>
<tr><th id="1452">1452</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1453">1453</th><td><i class="doc"> * After stopping Rx DMA channel (writing 0 to</i></td></tr>
<tr><th id="1454">1454</th><td><i class="doc"> * IWM_FH_MEM_RCSR_CHNL0_CONFIG_REG), driver must poll</i></td></tr>
<tr><th id="1455">1455</th><td><i class="doc"> * IWM_FH_MEM_RSSR_RX_STATUS_REG until Rx channel is idle.</i></td></tr>
<tr><th id="1456">1456</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1457">1457</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1458">1458</th><td><i class="doc"> *  24:  1 = Channel 0 is idle</i></td></tr>
<tr><th id="1459">1459</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1460">1460</th><td><i class="doc"> * IWM_FH_MEM_RSSR_SHARED_CTRL_REG and IWM_FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV</i></td></tr>
<tr><th id="1461">1461</th><td><i class="doc"> * contain default values that should not be altered by the driver.</i></td></tr>
<tr><th id="1462">1462</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSSR_LOWER_BOUND" data-ref="_M/IWM_FH_MEM_RSSR_LOWER_BOUND">IWM_FH_MEM_RSSR_LOWER_BOUND</dfn>     (IWM_FH_MEM_LOWER_BOUND + 0xC40)</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSSR_UPPER_BOUND" data-ref="_M/IWM_FH_MEM_RSSR_UPPER_BOUND">IWM_FH_MEM_RSSR_UPPER_BOUND</dfn>     (IWM_FH_MEM_LOWER_BOUND + 0xD00)</u></td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSSR_SHARED_CTRL_REG" data-ref="_M/IWM_FH_MEM_RSSR_SHARED_CTRL_REG">IWM_FH_MEM_RSSR_SHARED_CTRL_REG</dfn> (IWM_FH_MEM_RSSR_LOWER_BOUND)</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSSR_RX_STATUS_REG" data-ref="_M/IWM_FH_MEM_RSSR_RX_STATUS_REG">IWM_FH_MEM_RSSR_RX_STATUS_REG</dfn>	(IWM_FH_MEM_RSSR_LOWER_BOUND + 0x004)</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV" data-ref="_M/IWM_FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV">IWM_FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV</dfn>\</u></td></tr>
<tr><th id="1469">1469</th><td><u>					(IWM_FH_MEM_RSSR_LOWER_BOUND + 0x008)</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE" data-ref="_M/IWM_FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE">IWM_FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE</dfn>	(0x01000000)</u></td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_TFDIB_REG1_ADDR_BITSHIFT" data-ref="_M/IWM_FH_MEM_TFDIB_REG1_ADDR_BITSHIFT">IWM_FH_MEM_TFDIB_REG1_ADDR_BITSHIFT</dfn>	28</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><i>/* TFDB  Area - TFDs buffer table */</i></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK" data-ref="_M/IWM_FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK">IWM_FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK</dfn>      (0xFFFFFFFF)</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TFDIB_LOWER_BOUND" data-ref="_M/IWM_FH_TFDIB_LOWER_BOUND">IWM_FH_TFDIB_LOWER_BOUND</dfn>       (IWM_FH_MEM_LOWER_BOUND + 0x900)</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TFDIB_UPPER_BOUND" data-ref="_M/IWM_FH_TFDIB_UPPER_BOUND">IWM_FH_TFDIB_UPPER_BOUND</dfn>       (IWM_FH_MEM_LOWER_BOUND + 0x958)</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TFDIB_CTRL0_REG" data-ref="_M/IWM_FH_TFDIB_CTRL0_REG">IWM_FH_TFDIB_CTRL0_REG</dfn>(_chnl)  (IWM_FH_TFDIB_LOWER_BOUND + 0x8 * (_chnl))</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TFDIB_CTRL1_REG" data-ref="_M/IWM_FH_TFDIB_CTRL1_REG">IWM_FH_TFDIB_CTRL1_REG</dfn>(_chnl)  (IWM_FH_TFDIB_LOWER_BOUND + 0x8 * (_chnl) + 0x4)</u></td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1483">1483</th><td><i class="doc"> * Transmit DMA Channel Control/Status Registers (TCSR)</i></td></tr>
<tr><th id="1484">1484</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1485">1485</th><td><i class="doc"> * Device has one configuration register for each of 8 Tx DMA/FIFO channels</i></td></tr>
<tr><th id="1486">1486</th><td><i class="doc"> * supported in hardware (don't confuse these with the 16 Tx queues in DRAM,</i></td></tr>
<tr><th id="1487">1487</th><td><i class="doc"> * which feed the DMA/FIFO channels); config regs are separated by 0x20 bytes.</i></td></tr>
<tr><th id="1488">1488</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1489">1489</th><td><i class="doc"> * To use a Tx DMA channel, driver must initialize its</i></td></tr>
<tr><th id="1490">1490</th><td><i class="doc"> * IWM_FH_TCSR_CHNL_TX_CONFIG_REG(chnl) with:</i></td></tr>
<tr><th id="1491">1491</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1492">1492</th><td><i class="doc"> * IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |</i></td></tr>
<tr><th id="1493">1493</th><td><i class="doc"> * IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL</i></td></tr>
<tr><th id="1494">1494</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1495">1495</th><td><i class="doc"> * All other bits should be 0.</i></td></tr>
<tr><th id="1496">1496</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1497">1497</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1498">1498</th><td><i class="doc"> * 31-30: Tx DMA channel enable: '00' off/pause, '01' pause at end of frame,</i></td></tr>
<tr><th id="1499">1499</th><td><i class="doc"> *        '10' operate normally</i></td></tr>
<tr><th id="1500">1500</th><td><i class="doc"> * 29- 4: Reserved, set to "0"</i></td></tr>
<tr><th id="1501">1501</th><td><i class="doc"> *     3: Enable internal DMA requests (1, normal operation), disable (0)</i></td></tr>
<tr><th id="1502">1502</th><td><i class="doc"> *  2- 0: Reserved, set to "0"</i></td></tr>
<tr><th id="1503">1503</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_LOWER_BOUND" data-ref="_M/IWM_FH_TCSR_LOWER_BOUND">IWM_FH_TCSR_LOWER_BOUND</dfn>  (IWM_FH_MEM_LOWER_BOUND + 0xD00)</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_UPPER_BOUND" data-ref="_M/IWM_FH_TCSR_UPPER_BOUND">IWM_FH_TCSR_UPPER_BOUND</dfn>  (IWM_FH_MEM_LOWER_BOUND + 0xE60)</u></td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><i>/* Find Control/Status reg for given Tx DMA/FIFO channel */</i></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_NUM" data-ref="_M/IWM_FH_TCSR_CHNL_NUM">IWM_FH_TCSR_CHNL_NUM</dfn>                            (8)</u></td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><i>/* TCSR: tx_config register values */</i></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_CONFIG_REG" data-ref="_M/IWM_FH_TCSR_CHNL_TX_CONFIG_REG">IWM_FH_TCSR_CHNL_TX_CONFIG_REG</dfn>(_chnl)	\</u></td></tr>
<tr><th id="1512">1512</th><td><u>		(IWM_FH_TCSR_LOWER_BOUND + 0x20 * (_chnl))</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_CREDIT_REG" data-ref="_M/IWM_FH_TCSR_CHNL_TX_CREDIT_REG">IWM_FH_TCSR_CHNL_TX_CREDIT_REG</dfn>(_chnl)	\</u></td></tr>
<tr><th id="1514">1514</th><td><u>		(IWM_FH_TCSR_LOWER_BOUND + 0x20 * (_chnl) + 0x4)</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG</dfn>(_chnl)	\</u></td></tr>
<tr><th id="1516">1516</th><td><u>		(IWM_FH_TCSR_LOWER_BOUND + 0x20 * (_chnl) + 0x8)</u></td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF">IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF</dfn>	(0x00000000)</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_DRV" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_DRV">IWM_FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_DRV</dfn>	(0x00000001)</u></td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE">IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE</dfn>	(0x00000000)</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE">IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE</dfn>		(0x00000008)</u></td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_NOINT" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_NOINT">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_NOINT</dfn>	(0x00000000)</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD</dfn>	(0x00100000)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD</dfn>	(0x00200000)</u></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT</dfn>	(0x00000000)</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_ENDTFD" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_ENDTFD">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_ENDTFD</dfn>	(0x00400000)</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_IFTFD" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_IFTFD">IWM_FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_IFTFD</dfn>	(0x00800000)</u></td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE">IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE</dfn>		(0x00000000)</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE_EOF" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE_EOF">IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE_EOF</dfn>	(0x40000000)</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE" data-ref="_M/IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE">IWM_FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE</dfn>		(0x80000000)</u></td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_EMPTY" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_EMPTY">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_EMPTY</dfn>	(0x00000000)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_WAIT" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_WAIT">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_WAIT</dfn>	(0x00002000)</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID</dfn>	(0x00000003)</u></td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM</dfn>		(20)</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX" data-ref="_M/IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX">IWM_FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX</dfn>		(12)</u></td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1544">1544</th><td><i class="doc"> * Tx Shared Status Registers (TSSR)</i></td></tr>
<tr><th id="1545">1545</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1546">1546</th><td><i class="doc"> * After stopping Tx DMA channel (writing 0 to</i></td></tr>
<tr><th id="1547">1547</th><td><i class="doc"> * IWM_FH_TCSR_CHNL_TX_CONFIG_REG(chnl)), driver must poll</i></td></tr>
<tr><th id="1548">1548</th><td><i class="doc"> * IWM_FH_TSSR_TX_STATUS_REG until selected Tx channel is idle</i></td></tr>
<tr><th id="1549">1549</th><td><i class="doc"> * (channel's buffers empty | no pending requests).</i></td></tr>
<tr><th id="1550">1550</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1551">1551</th><td><i class="doc"> * Bit fields:</i></td></tr>
<tr><th id="1552">1552</th><td><i class="doc"> * 31-24:  1 = Channel buffers empty (channel 7:0)</i></td></tr>
<tr><th id="1553">1553</th><td><i class="doc"> * 23-16:  1 = No pending requests (channel 7:0)</i></td></tr>
<tr><th id="1554">1554</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_LOWER_BOUND" data-ref="_M/IWM_FH_TSSR_LOWER_BOUND">IWM_FH_TSSR_LOWER_BOUND</dfn>		(IWM_FH_MEM_LOWER_BOUND + 0xEA0)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_UPPER_BOUND" data-ref="_M/IWM_FH_TSSR_UPPER_BOUND">IWM_FH_TSSR_UPPER_BOUND</dfn>		(IWM_FH_MEM_LOWER_BOUND + 0xEC0)</u></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_TX_STATUS_REG" data-ref="_M/IWM_FH_TSSR_TX_STATUS_REG">IWM_FH_TSSR_TX_STATUS_REG</dfn>	(IWM_FH_TSSR_LOWER_BOUND + 0x010)</u></td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1561">1561</th><td><i class="doc"> * Bit fields for TSSR(Tx Shared Status &amp; Control) error status register:</i></td></tr>
<tr><th id="1562">1562</th><td><i class="doc"> * 31:  Indicates an address error when accessed to internal memory</i></td></tr>
<tr><th id="1563">1563</th><td><i class="doc"> *	uCode/driver must write "1" in order to clear this flag</i></td></tr>
<tr><th id="1564">1564</th><td><i class="doc"> * 30:  Indicates that Host did not send the expected number of dwords to FH</i></td></tr>
<tr><th id="1565">1565</th><td><i class="doc"> *	uCode/driver must write "1" in order to clear this flag</i></td></tr>
<tr><th id="1566">1566</th><td><i class="doc"> * 16-9:Each status bit is for one channel. Indicates that an (Error) ActDMA</i></td></tr>
<tr><th id="1567">1567</th><td><i class="doc"> *	command was received from the scheduler while the TRB was already full</i></td></tr>
<tr><th id="1568">1568</th><td><i class="doc"> *	with previous command</i></td></tr>
<tr><th id="1569">1569</th><td><i class="doc"> *	uCode/driver must write "1" in order to clear this flag</i></td></tr>
<tr><th id="1570">1570</th><td><i class="doc"> * 7-0: Each status bit indicates a channel's TxCredit error. When an error</i></td></tr>
<tr><th id="1571">1571</th><td><i class="doc"> *	bit is set, it indicates that the FH has received a full indication</i></td></tr>
<tr><th id="1572">1572</th><td><i class="doc"> *	from the RTC TxFIFO and the current value of the TxCredit counter was</i></td></tr>
<tr><th id="1573">1573</th><td><i class="doc"> *	not equal to zero. This mean that the credit mechanism was not</i></td></tr>
<tr><th id="1574">1574</th><td><i class="doc"> *	synchronized to the TxFIFO status</i></td></tr>
<tr><th id="1575">1575</th><td><i class="doc"> *	uCode/driver must write "1" in order to clear this flag</i></td></tr>
<tr><th id="1576">1576</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_TX_ERROR_REG" data-ref="_M/IWM_FH_TSSR_TX_ERROR_REG">IWM_FH_TSSR_TX_ERROR_REG</dfn>	(IWM_FH_TSSR_LOWER_BOUND + 0x018)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_TX_MSG_CONFIG_REG" data-ref="_M/IWM_FH_TSSR_TX_MSG_CONFIG_REG">IWM_FH_TSSR_TX_MSG_CONFIG_REG</dfn>	(IWM_FH_TSSR_LOWER_BOUND + 0x008)</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE" data-ref="_M/IWM_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE">IWM_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE</dfn>(_chnl) ((1 &lt;&lt; (_chnl)) &lt;&lt; 16)</u></td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><i>/* Tx service channels */</i></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_SRVC_CHNL" data-ref="_M/IWM_FH_SRVC_CHNL">IWM_FH_SRVC_CHNL</dfn>		(9)</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_SRVC_LOWER_BOUND" data-ref="_M/IWM_FH_SRVC_LOWER_BOUND">IWM_FH_SRVC_LOWER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0x9C8)</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_SRVC_UPPER_BOUND" data-ref="_M/IWM_FH_SRVC_UPPER_BOUND">IWM_FH_SRVC_UPPER_BOUND</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0x9D0)</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_SRVC_CHNL_SRAM_ADDR_REG" data-ref="_M/IWM_FH_SRVC_CHNL_SRAM_ADDR_REG">IWM_FH_SRVC_CHNL_SRAM_ADDR_REG</dfn>(_chnl) \</u></td></tr>
<tr><th id="1587">1587</th><td><u>		(IWM_FH_SRVC_LOWER_BOUND + ((_chnl) - 9) * 0x4)</u></td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TX_CHICKEN_BITS_REG" data-ref="_M/IWM_FH_TX_CHICKEN_BITS_REG">IWM_FH_TX_CHICKEN_BITS_REG</dfn>	(IWM_FH_MEM_LOWER_BOUND + 0xE98)</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TX_TRB_REG" data-ref="_M/IWM_FH_TX_TRB_REG">IWM_FH_TX_TRB_REG</dfn>(_chan)	(IWM_FH_MEM_LOWER_BOUND + 0x958 + \</u></td></tr>
<tr><th id="1591">1591</th><td><u>					(_chan) * 4)</u></td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td><i>/* Instruct FH to increment the retry count of a packet when</i></td></tr>
<tr><th id="1594">1594</th><td><i> * it is brought from the memory to TX-FIFO</i></td></tr>
<tr><th id="1595">1595</th><td><i> */</i></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/IWM_FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN" data-ref="_M/IWM_FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN">IWM_FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN</dfn>	(0x00000002)</u></td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_QUEUE_SIZE" data-ref="_M/IWM_RX_QUEUE_SIZE">IWM_RX_QUEUE_SIZE</dfn>                         256</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_QUEUE_MASK" data-ref="_M/IWM_RX_QUEUE_MASK">IWM_RX_QUEUE_MASK</dfn>                         255</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_QUEUE_SIZE_LOG" data-ref="_M/IWM_RX_QUEUE_SIZE_LOG">IWM_RX_QUEUE_SIZE_LOG</dfn>                     8</u></td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td><i>/*</i></td></tr>
<tr><th id="1603">1603</th><td><i> * RX related structures and functions</i></td></tr>
<tr><th id="1604">1604</th><td><i> */</i></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_FREE_BUFFERS" data-ref="_M/IWM_RX_FREE_BUFFERS">IWM_RX_FREE_BUFFERS</dfn> 64</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_LOW_WATERMARK" data-ref="_M/IWM_RX_LOW_WATERMARK">IWM_RX_LOW_WATERMARK</dfn> 8</u></td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1609">1609</th><td><i class="doc"> * struct iwm_rb_status - reseve buffer status</i></td></tr>
<tr><th id="1610">1610</th><td><i class="doc"> * 	host memory mapped FH registers</i></td></tr>
<tr><th id="1611">1611</th><td><i class="doc"> *<span class="command"> @closed</span>_rb_num [0:11] - Indicates the index of the RB which was closed</i></td></tr>
<tr><th id="1612">1612</th><td><i class="doc"> *<span class="command"> @closed</span>_fr_num [0:11] - Indicates the index of the RX Frame which was closed</i></td></tr>
<tr><th id="1613">1613</th><td><i class="doc"> *<span class="command"> @finished</span>_rb_num [0:11] - Indicates the index of the current RB</i></td></tr>
<tr><th id="1614">1614</th><td><i class="doc"> * 	in which the last frame was written to</i></td></tr>
<tr><th id="1615">1615</th><td><i class="doc"> *<span class="command"> @finished</span>_fr_num [0:11] - Indicates the index of the RX Frame</i></td></tr>
<tr><th id="1616">1616</th><td><i class="doc"> * 	which was transferred</i></td></tr>
<tr><th id="1617">1617</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1618">1618</th><td><b>struct</b> <dfn class="type def" id="iwm_rb_status" title='iwm_rb_status' data-ref="iwm_rb_status" data-ref-filename="iwm_rb_status">iwm_rb_status</dfn> {</td></tr>
<tr><th id="1619">1619</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rb_status::closed_rb_num" title='iwm_rb_status::closed_rb_num' data-ref="iwm_rb_status::closed_rb_num" data-ref-filename="iwm_rb_status..closed_rb_num">closed_rb_num</dfn>;</td></tr>
<tr><th id="1620">1620</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rb_status::closed_fr_num" title='iwm_rb_status::closed_fr_num' data-ref="iwm_rb_status::closed_fr_num" data-ref-filename="iwm_rb_status..closed_fr_num">closed_fr_num</dfn>;</td></tr>
<tr><th id="1621">1621</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rb_status::finished_rb_num" title='iwm_rb_status::finished_rb_num' data-ref="iwm_rb_status::finished_rb_num" data-ref-filename="iwm_rb_status..finished_rb_num">finished_rb_num</dfn>;</td></tr>
<tr><th id="1622">1622</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rb_status::finished_fr_nam" title='iwm_rb_status::finished_fr_nam' data-ref="iwm_rb_status::finished_fr_nam" data-ref-filename="iwm_rb_status..finished_fr_nam">finished_fr_nam</dfn>;</td></tr>
<tr><th id="1623">1623</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rb_status::unused" title='iwm_rb_status::unused' data-ref="iwm_rb_status::unused" data-ref-filename="iwm_rb_status..unused">unused</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/IWM_TFD_QUEUE_SIZE_MAX" data-ref="_M/IWM_TFD_QUEUE_SIZE_MAX">IWM_TFD_QUEUE_SIZE_MAX</dfn>		(256)</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/IWM_TFD_QUEUE_SIZE_BC_DUP" data-ref="_M/IWM_TFD_QUEUE_SIZE_BC_DUP">IWM_TFD_QUEUE_SIZE_BC_DUP</dfn>	(64)</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/IWM_TFD_QUEUE_BC_SIZE" data-ref="_M/IWM_TFD_QUEUE_BC_SIZE">IWM_TFD_QUEUE_BC_SIZE</dfn>		(IWM_TFD_QUEUE_SIZE_MAX + \</u></td></tr>
<tr><th id="1630">1630</th><td><u>					IWM_TFD_QUEUE_SIZE_BC_DUP)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_DMA_MASK" data-ref="_M/IWM_TX_DMA_MASK">IWM_TX_DMA_MASK</dfn>        DMA_BIT_MASK(36)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_OF_TBS" data-ref="_M/IWM_NUM_OF_TBS">IWM_NUM_OF_TBS</dfn>		20</u></td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl def fn" id="iwm_get_dma_hi_addr" title='iwm_get_dma_hi_addr' data-ref="iwm_get_dma_hi_addr" data-ref-filename="iwm_get_dma_hi_addr">iwm_get_dma_hi_addr</dfn>(<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a> <dfn class="local col5 decl" id="5addr" title='addr' data-type='bus_addr_t' data-ref="5addr" data-ref-filename="5addr">addr</dfn>)</td></tr>
<tr><th id="1635">1635</th><td>{</td></tr>
<tr><th id="1636">1636</th><td>	<b>return</b> (<b>sizeof</b>(<a class="local col5 ref" href="#5addr" title='addr' data-ref="5addr" data-ref-filename="5addr">addr</a>) &gt; <b>sizeof</b>(<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>) ? (<a class="local col5 ref" href="#5addr" title='addr' data-ref="5addr" data-ref-filename="5addr">addr</a> &gt;&gt; <var>16</var>) &gt;&gt; <var>16</var> : <var>0</var>) &amp; <var>0xF</var>;</td></tr>
<tr><th id="1637">1637</th><td>}</td></tr>
<tr><th id="1638">1638</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1639">1639</th><td><i class="doc"> * struct iwm_tfd_tb transmit buffer descriptor within transmit frame descriptor</i></td></tr>
<tr><th id="1640">1640</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1641">1641</th><td><i class="doc"> * This structure contains dma address and length of transmission address</i></td></tr>
<tr><th id="1642">1642</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1643">1643</th><td><i class="doc"> * <span class="command">@lo</span>: low [31:0] portion of the dma address of TX buffer</i></td></tr>
<tr><th id="1644">1644</th><td><i class="doc"> * 	every even is unaligned on 16 bit boundary</i></td></tr>
<tr><th id="1645">1645</th><td><i class="doc"> * <span class="command">@hi</span>_n_len 0-3 [35:32] portion of dma</i></td></tr>
<tr><th id="1646">1646</th><td><i class="doc"> *	     4-15 length of the tx buffer</i></td></tr>
<tr><th id="1647">1647</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1648">1648</th><td><b>struct</b> <dfn class="type def" id="iwm_tfd_tb" title='iwm_tfd_tb' data-ref="iwm_tfd_tb" data-ref-filename="iwm_tfd_tb">iwm_tfd_tb</dfn> {</td></tr>
<tr><th id="1649">1649</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tfd_tb::lo" title='iwm_tfd_tb::lo' data-ref="iwm_tfd_tb::lo" data-ref-filename="iwm_tfd_tb..lo">lo</dfn>;</td></tr>
<tr><th id="1650">1650</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tfd_tb::hi_n_len" title='iwm_tfd_tb::hi_n_len' data-ref="iwm_tfd_tb::hi_n_len" data-ref-filename="iwm_tfd_tb..hi_n_len">hi_n_len</dfn>;</td></tr>
<tr><th id="1651">1651</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1654">1654</th><td><i class="doc"> * struct iwm_tfd</i></td></tr>
<tr><th id="1655">1655</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1656">1656</th><td><i class="doc"> * Transmit Frame Descriptor (TFD)</i></td></tr>
<tr><th id="1657">1657</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1658">1658</th><td><i class="doc"> * @ __reserved1[3] reserved</i></td></tr>
<tr><th id="1659">1659</th><td><i class="doc"> * @ num_tbs 0-4 number of active tbs</i></td></tr>
<tr><th id="1660">1660</th><td><i class="doc"> *	     5   reserved</i></td></tr>
<tr><th id="1661">1661</th><td><i class="doc"> * 	     6-7 padding (not used)</i></td></tr>
<tr><th id="1662">1662</th><td><i class="doc"> * @ tbs[20]	transmit frame buffer descriptors</i></td></tr>
<tr><th id="1663">1663</th><td><i class="doc"> * @ __pad 	padding</i></td></tr>
<tr><th id="1664">1664</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1665">1665</th><td><i class="doc"> * Each Tx queue uses a circular buffer of 256 TFDs stored in host DRAM.</i></td></tr>
<tr><th id="1666">1666</th><td><i class="doc"> * Both driver and device share these circular buffers, each of which must be</i></td></tr>
<tr><th id="1667">1667</th><td><i class="doc"> * contiguous 256 TFDs x 128 bytes-per-TFD = 32 KBytes</i></td></tr>
<tr><th id="1668">1668</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1669">1669</th><td><i class="doc"> * Driver must indicate the physical address of the base of each</i></td></tr>
<tr><th id="1670">1670</th><td><i class="doc"> * circular buffer via the IWM_FH_MEM_CBBC_QUEUE registers.</i></td></tr>
<tr><th id="1671">1671</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1672">1672</th><td><i class="doc"> * Each TFD contains pointer/size information for up to 20 data buffers</i></td></tr>
<tr><th id="1673">1673</th><td><i class="doc"> * in host DRAM.  These buffers collectively contain the (one) frame described</i></td></tr>
<tr><th id="1674">1674</th><td><i class="doc"> * by the TFD.  Each buffer must be a single contiguous block of memory within</i></td></tr>
<tr><th id="1675">1675</th><td><i class="doc"> * itself, but buffers may be scattered in host DRAM.  Each buffer has max size</i></td></tr>
<tr><th id="1676">1676</th><td><i class="doc"> * of (4K - 4).  The concatenates all of a TFD's buffers into a single</i></td></tr>
<tr><th id="1677">1677</th><td><i class="doc"> * Tx frame, up to 8 KBytes in size.</i></td></tr>
<tr><th id="1678">1678</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1679">1679</th><td><i class="doc"> * A maximum of 255 (not 256!) TFDs may be on a queue waiting for Tx.</i></td></tr>
<tr><th id="1680">1680</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1681">1681</th><td><b>struct</b> <dfn class="type def" id="iwm_tfd" title='iwm_tfd' data-ref="iwm_tfd" data-ref-filename="iwm_tfd">iwm_tfd</dfn> {</td></tr>
<tr><th id="1682">1682</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tfd::__reserved1" title='iwm_tfd::__reserved1' data-ref="iwm_tfd::__reserved1" data-ref-filename="iwm_tfd..__reserved1">__reserved1</dfn>[<var>3</var>];</td></tr>
<tr><th id="1683">1683</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tfd::num_tbs" title='iwm_tfd::num_tbs' data-ref="iwm_tfd::num_tbs" data-ref-filename="iwm_tfd..num_tbs">num_tbs</dfn>;</td></tr>
<tr><th id="1684">1684</th><td>	<b>struct</b> <a class="type" href="#iwm_tfd_tb" title='iwm_tfd_tb' data-ref="iwm_tfd_tb" data-ref-filename="iwm_tfd_tb">iwm_tfd_tb</a> <dfn class="decl field" id="iwm_tfd::tbs" title='iwm_tfd::tbs' data-ref="iwm_tfd::tbs" data-ref-filename="iwm_tfd..tbs">tbs</dfn>[<a class="macro" href="#1632" title="20" data-ref="_M/IWM_NUM_OF_TBS">IWM_NUM_OF_TBS</a>];</td></tr>
<tr><th id="1685">1685</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tfd::__pad" title='iwm_tfd::__pad' data-ref="iwm_tfd::__pad" data-ref-filename="iwm_tfd..__pad">__pad</dfn>;</td></tr>
<tr><th id="1686">1686</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><i>/* Keep Warm Size */</i></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/IWM_KW_SIZE" data-ref="_M/IWM_KW_SIZE">IWM_KW_SIZE</dfn> 0x1000	/* 4k */</u></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><i>/* Fixed (non-configurable) rx data from phy */</i></td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1694">1694</th><td><i class="doc"> * struct iwm_agn_schedq_bc_tbl scheduler byte count table</i></td></tr>
<tr><th id="1695">1695</th><td><i class="doc"> *	base physical address provided by IWM_SCD_DRAM_BASE_ADDR</i></td></tr>
<tr><th id="1696">1696</th><td><i class="doc"> *<span class="command"> @tfd</span>_offset  0-12 - tx command byte count</i></td></tr>
<tr><th id="1697">1697</th><td><i class="doc"> *	       12-16 - station index</i></td></tr>
<tr><th id="1698">1698</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1699">1699</th><td><b>struct</b> <dfn class="type def" id="iwm_agn_scd_bc_tbl" title='iwm_agn_scd_bc_tbl' data-ref="iwm_agn_scd_bc_tbl" data-ref-filename="iwm_agn_scd_bc_tbl">iwm_agn_scd_bc_tbl</dfn> {</td></tr>
<tr><th id="1700">1700</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_agn_scd_bc_tbl::tfd_offset" title='iwm_agn_scd_bc_tbl::tfd_offset' data-ref="iwm_agn_scd_bc_tbl::tfd_offset" data-ref-filename="iwm_agn_scd_bc_tbl..tfd_offset">tfd_offset</dfn>[<a class="macro" href="#1629" title="((256) + (64))" data-ref="_M/IWM_TFD_QUEUE_BC_SIZE">IWM_TFD_QUEUE_BC_SIZE</a>];</td></tr>
<tr><th id="1701">1701</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><i>/* Maximum number of Tx queues. */</i></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_QUEUES" data-ref="_M/IWM_MAX_QUEUES">IWM_MAX_QUEUES</dfn>	31</u></td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td><i>/* Tx queue numbers */</i></td></tr>
<tr><th id="1707">1707</th><td><b>enum</b> {</td></tr>
<tr><th id="1708">1708</th><td>	<dfn class="enum" id="IWM_OFFCHANNEL_QUEUE" title='IWM_OFFCHANNEL_QUEUE' data-ref="IWM_OFFCHANNEL_QUEUE" data-ref-filename="IWM_OFFCHANNEL_QUEUE">IWM_OFFCHANNEL_QUEUE</dfn> = <var>8</var>,</td></tr>
<tr><th id="1709">1709</th><td>	<dfn class="enum" id="IWM_CMD_QUEUE" title='IWM_CMD_QUEUE' data-ref="IWM_CMD_QUEUE" data-ref-filename="IWM_CMD_QUEUE">IWM_CMD_QUEUE</dfn> = <var>9</var>,</td></tr>
<tr><th id="1710">1710</th><td>	<dfn class="enum" id="IWM_AUX_QUEUE" title='IWM_AUX_QUEUE' data-ref="IWM_AUX_QUEUE" data-ref-filename="IWM_AUX_QUEUE">IWM_AUX_QUEUE</dfn> = <var>15</var>,</td></tr>
<tr><th id="1711">1711</th><td>};</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><b>enum</b> <dfn class="type def" id="iwm_mvm_tx_fifo" title='iwm_mvm_tx_fifo' data-ref="iwm_mvm_tx_fifo" data-ref-filename="iwm_mvm_tx_fifo">iwm_mvm_tx_fifo</dfn> {</td></tr>
<tr><th id="1714">1714</th><td>	<dfn class="enum" id="IWM_TX_FIFO_BK" title='IWM_TX_FIFO_BK' data-ref="IWM_TX_FIFO_BK" data-ref-filename="IWM_TX_FIFO_BK">IWM_TX_FIFO_BK</dfn> = <var>0</var>,</td></tr>
<tr><th id="1715">1715</th><td>	<dfn class="enum" id="IWM_TX_FIFO_BE" title='IWM_TX_FIFO_BE' data-ref="IWM_TX_FIFO_BE" data-ref-filename="IWM_TX_FIFO_BE">IWM_TX_FIFO_BE</dfn>,</td></tr>
<tr><th id="1716">1716</th><td>	<dfn class="enum" id="IWM_TX_FIFO_VI" title='IWM_TX_FIFO_VI' data-ref="IWM_TX_FIFO_VI" data-ref-filename="IWM_TX_FIFO_VI">IWM_TX_FIFO_VI</dfn>,</td></tr>
<tr><th id="1717">1717</th><td>	<dfn class="enum" id="IWM_TX_FIFO_VO" title='IWM_TX_FIFO_VO' data-ref="IWM_TX_FIFO_VO" data-ref-filename="IWM_TX_FIFO_VO">IWM_TX_FIFO_VO</dfn>,</td></tr>
<tr><th id="1718">1718</th><td>	<dfn class="enum" id="IWM_TX_FIFO_MCAST" title='IWM_TX_FIFO_MCAST' data-ref="IWM_TX_FIFO_MCAST" data-ref-filename="IWM_TX_FIFO_MCAST">IWM_TX_FIFO_MCAST</dfn> = <var>5</var>,</td></tr>
<tr><th id="1719">1719</th><td>	<dfn class="enum" id="IWM_TX_FIFO_CMD" title='IWM_TX_FIFO_CMD' data-ref="IWM_TX_FIFO_CMD" data-ref-filename="IWM_TX_FIFO_CMD">IWM_TX_FIFO_CMD</dfn> = <var>7</var>,</td></tr>
<tr><th id="1720">1720</th><td>};</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/IWM_STATION_COUNT" data-ref="_M/IWM_STATION_COUNT">IWM_STATION_COUNT</dfn>	16</u></td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td><i>/* commands */</i></td></tr>
<tr><th id="1725">1725</th><td><b>enum</b> {</td></tr>
<tr><th id="1726">1726</th><td>	<dfn class="enum" id="IWM_ALIVE" title='IWM_ALIVE' data-ref="IWM_ALIVE" data-ref-filename="IWM_ALIVE">IWM_ALIVE</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="1727">1727</th><td>	<dfn class="enum" id="IWM_REPLY_ERROR" title='IWM_REPLY_ERROR' data-ref="IWM_REPLY_ERROR" data-ref-filename="IWM_REPLY_ERROR">IWM_REPLY_ERROR</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td>	<dfn class="enum" id="IWM_INIT_COMPLETE_NOTIF" title='IWM_INIT_COMPLETE_NOTIF' data-ref="IWM_INIT_COMPLETE_NOTIF" data-ref-filename="IWM_INIT_COMPLETE_NOTIF">IWM_INIT_COMPLETE_NOTIF</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>	<i>/* PHY context commands */</i></td></tr>
<tr><th id="1732">1732</th><td>	<dfn class="enum" id="IWM_PHY_CONTEXT_CMD" title='IWM_PHY_CONTEXT_CMD' data-ref="IWM_PHY_CONTEXT_CMD" data-ref-filename="IWM_PHY_CONTEXT_CMD">IWM_PHY_CONTEXT_CMD</dfn> = <var>0x8</var>,</td></tr>
<tr><th id="1733">1733</th><td>	<dfn class="enum" id="IWM_DBG_CFG" title='IWM_DBG_CFG' data-ref="IWM_DBG_CFG" data-ref-filename="IWM_DBG_CFG">IWM_DBG_CFG</dfn> = <var>0x9</var>,</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>	<i>/* UMAC scan commands */</i></td></tr>
<tr><th id="1736">1736</th><td>	<dfn class="enum" id="IWM_SCAN_ITERATION_COMPLETE_UMAC" title='IWM_SCAN_ITERATION_COMPLETE_UMAC' data-ref="IWM_SCAN_ITERATION_COMPLETE_UMAC" data-ref-filename="IWM_SCAN_ITERATION_COMPLETE_UMAC">IWM_SCAN_ITERATION_COMPLETE_UMAC</dfn> = <var>0xb5</var>,</td></tr>
<tr><th id="1737">1737</th><td>	<dfn class="enum" id="IWM_SCAN_CFG_CMD" title='IWM_SCAN_CFG_CMD' data-ref="IWM_SCAN_CFG_CMD" data-ref-filename="IWM_SCAN_CFG_CMD">IWM_SCAN_CFG_CMD</dfn> = <var>0xc</var>,</td></tr>
<tr><th id="1738">1738</th><td>	<dfn class="enum" id="IWM_SCAN_REQ_UMAC" title='IWM_SCAN_REQ_UMAC' data-ref="IWM_SCAN_REQ_UMAC" data-ref-filename="IWM_SCAN_REQ_UMAC">IWM_SCAN_REQ_UMAC</dfn> = <var>0xd</var>,</td></tr>
<tr><th id="1739">1739</th><td>	<dfn class="enum" id="IWM_SCAN_ABORT_UMAC" title='IWM_SCAN_ABORT_UMAC' data-ref="IWM_SCAN_ABORT_UMAC" data-ref-filename="IWM_SCAN_ABORT_UMAC">IWM_SCAN_ABORT_UMAC</dfn> = <var>0xe</var>,</td></tr>
<tr><th id="1740">1740</th><td>	<dfn class="enum" id="IWM_SCAN_COMPLETE_UMAC" title='IWM_SCAN_COMPLETE_UMAC' data-ref="IWM_SCAN_COMPLETE_UMAC" data-ref-filename="IWM_SCAN_COMPLETE_UMAC">IWM_SCAN_COMPLETE_UMAC</dfn> = <var>0xf</var>,</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>	<i>/* station table */</i></td></tr>
<tr><th id="1743">1743</th><td>	<dfn class="enum" id="IWM_ADD_STA_KEY" title='IWM_ADD_STA_KEY' data-ref="IWM_ADD_STA_KEY" data-ref-filename="IWM_ADD_STA_KEY">IWM_ADD_STA_KEY</dfn> = <var>0x17</var>,</td></tr>
<tr><th id="1744">1744</th><td>	<dfn class="enum" id="IWM_ADD_STA" title='IWM_ADD_STA' data-ref="IWM_ADD_STA" data-ref-filename="IWM_ADD_STA">IWM_ADD_STA</dfn> = <var>0x18</var>,</td></tr>
<tr><th id="1745">1745</th><td>	<dfn class="enum" id="IWM_REMOVE_STA" title='IWM_REMOVE_STA' data-ref="IWM_REMOVE_STA" data-ref-filename="IWM_REMOVE_STA">IWM_REMOVE_STA</dfn> = <var>0x19</var>,</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>	<i>/* TX */</i></td></tr>
<tr><th id="1748">1748</th><td>	<dfn class="enum" id="IWM_TX_CMD" title='IWM_TX_CMD' data-ref="IWM_TX_CMD" data-ref-filename="IWM_TX_CMD">IWM_TX_CMD</dfn> = <var>0x1c</var>,</td></tr>
<tr><th id="1749">1749</th><td>	<dfn class="enum" id="IWM_TXPATH_FLUSH" title='IWM_TXPATH_FLUSH' data-ref="IWM_TXPATH_FLUSH" data-ref-filename="IWM_TXPATH_FLUSH">IWM_TXPATH_FLUSH</dfn> = <var>0x1e</var>,</td></tr>
<tr><th id="1750">1750</th><td>	<dfn class="enum" id="IWM_MGMT_MCAST_KEY" title='IWM_MGMT_MCAST_KEY' data-ref="IWM_MGMT_MCAST_KEY" data-ref-filename="IWM_MGMT_MCAST_KEY">IWM_MGMT_MCAST_KEY</dfn> = <var>0x1f</var>,</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>	<i>/* scheduler config */</i></td></tr>
<tr><th id="1753">1753</th><td>	<dfn class="enum" id="IWM_SCD_QUEUE_CFG" title='IWM_SCD_QUEUE_CFG' data-ref="IWM_SCD_QUEUE_CFG" data-ref-filename="IWM_SCD_QUEUE_CFG">IWM_SCD_QUEUE_CFG</dfn> = <var>0x1d</var>,</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>	<i>/* global key */</i></td></tr>
<tr><th id="1756">1756</th><td>	<dfn class="enum" id="IWM_WEP_KEY" title='IWM_WEP_KEY' data-ref="IWM_WEP_KEY" data-ref-filename="IWM_WEP_KEY">IWM_WEP_KEY</dfn> = <var>0x20</var>,</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>	<i>/* MAC and Binding commands */</i></td></tr>
<tr><th id="1759">1759</th><td>	<dfn class="enum" id="IWM_MAC_CONTEXT_CMD" title='IWM_MAC_CONTEXT_CMD' data-ref="IWM_MAC_CONTEXT_CMD" data-ref-filename="IWM_MAC_CONTEXT_CMD">IWM_MAC_CONTEXT_CMD</dfn> = <var>0x28</var>,</td></tr>
<tr><th id="1760">1760</th><td>	<dfn class="enum" id="IWM_TIME_EVENT_CMD" title='IWM_TIME_EVENT_CMD' data-ref="IWM_TIME_EVENT_CMD" data-ref-filename="IWM_TIME_EVENT_CMD">IWM_TIME_EVENT_CMD</dfn> = <var>0x29</var>, <i>/* both CMD and response */</i></td></tr>
<tr><th id="1761">1761</th><td>	<dfn class="enum" id="IWM_TIME_EVENT_NOTIFICATION" title='IWM_TIME_EVENT_NOTIFICATION' data-ref="IWM_TIME_EVENT_NOTIFICATION" data-ref-filename="IWM_TIME_EVENT_NOTIFICATION">IWM_TIME_EVENT_NOTIFICATION</dfn> = <var>0x2a</var>,</td></tr>
<tr><th id="1762">1762</th><td>	<dfn class="enum" id="IWM_BINDING_CONTEXT_CMD" title='IWM_BINDING_CONTEXT_CMD' data-ref="IWM_BINDING_CONTEXT_CMD" data-ref-filename="IWM_BINDING_CONTEXT_CMD">IWM_BINDING_CONTEXT_CMD</dfn> = <var>0x2b</var>,</td></tr>
<tr><th id="1763">1763</th><td>	<dfn class="enum" id="IWM_TIME_QUOTA_CMD" title='IWM_TIME_QUOTA_CMD' data-ref="IWM_TIME_QUOTA_CMD" data-ref-filename="IWM_TIME_QUOTA_CMD">IWM_TIME_QUOTA_CMD</dfn> = <var>0x2c</var>,</td></tr>
<tr><th id="1764">1764</th><td>	<dfn class="enum" id="IWM_NON_QOS_TX_COUNTER_CMD" title='IWM_NON_QOS_TX_COUNTER_CMD' data-ref="IWM_NON_QOS_TX_COUNTER_CMD" data-ref-filename="IWM_NON_QOS_TX_COUNTER_CMD">IWM_NON_QOS_TX_COUNTER_CMD</dfn> = <var>0x2d</var>,</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td>	<dfn class="enum" id="IWM_LQ_CMD" title='IWM_LQ_CMD' data-ref="IWM_LQ_CMD" data-ref-filename="IWM_LQ_CMD">IWM_LQ_CMD</dfn> = <var>0x4e</var>,</td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td>	<i>/* paging block to FW cpu2 */</i></td></tr>
<tr><th id="1769">1769</th><td>	<dfn class="enum" id="IWM_FW_PAGING_BLOCK_CMD" title='IWM_FW_PAGING_BLOCK_CMD' data-ref="IWM_FW_PAGING_BLOCK_CMD" data-ref-filename="IWM_FW_PAGING_BLOCK_CMD">IWM_FW_PAGING_BLOCK_CMD</dfn> = <var>0x4f</var>,</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td>	<i>/* Calibration */</i></td></tr>
<tr><th id="1772">1772</th><td>	<dfn class="enum" id="IWM_TEMPERATURE_NOTIFICATION" title='IWM_TEMPERATURE_NOTIFICATION' data-ref="IWM_TEMPERATURE_NOTIFICATION" data-ref-filename="IWM_TEMPERATURE_NOTIFICATION">IWM_TEMPERATURE_NOTIFICATION</dfn> = <var>0x62</var>,</td></tr>
<tr><th id="1773">1773</th><td>	<dfn class="enum" id="IWM_CALIBRATION_CFG_CMD" title='IWM_CALIBRATION_CFG_CMD' data-ref="IWM_CALIBRATION_CFG_CMD" data-ref-filename="IWM_CALIBRATION_CFG_CMD">IWM_CALIBRATION_CFG_CMD</dfn> = <var>0x65</var>,</td></tr>
<tr><th id="1774">1774</th><td>	<dfn class="enum" id="IWM_CALIBRATION_RES_NOTIFICATION" title='IWM_CALIBRATION_RES_NOTIFICATION' data-ref="IWM_CALIBRATION_RES_NOTIFICATION" data-ref-filename="IWM_CALIBRATION_RES_NOTIFICATION">IWM_CALIBRATION_RES_NOTIFICATION</dfn> = <var>0x66</var>,</td></tr>
<tr><th id="1775">1775</th><td>	<dfn class="enum" id="IWM_CALIBRATION_COMPLETE_NOTIFICATION" title='IWM_CALIBRATION_COMPLETE_NOTIFICATION' data-ref="IWM_CALIBRATION_COMPLETE_NOTIFICATION" data-ref-filename="IWM_CALIBRATION_COMPLETE_NOTIFICATION">IWM_CALIBRATION_COMPLETE_NOTIFICATION</dfn> = <var>0x67</var>,</td></tr>
<tr><th id="1776">1776</th><td>	<dfn class="enum" id="IWM_RADIO_VERSION_NOTIFICATION" title='IWM_RADIO_VERSION_NOTIFICATION' data-ref="IWM_RADIO_VERSION_NOTIFICATION" data-ref-filename="IWM_RADIO_VERSION_NOTIFICATION">IWM_RADIO_VERSION_NOTIFICATION</dfn> = <var>0x68</var>,</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td>	<i>/* Scan offload */</i></td></tr>
<tr><th id="1779">1779</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_REQUEST_CMD" title='IWM_SCAN_OFFLOAD_REQUEST_CMD' data-ref="IWM_SCAN_OFFLOAD_REQUEST_CMD" data-ref-filename="IWM_SCAN_OFFLOAD_REQUEST_CMD">IWM_SCAN_OFFLOAD_REQUEST_CMD</dfn> = <var>0x51</var>,</td></tr>
<tr><th id="1780">1780</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_ABORT_CMD" title='IWM_SCAN_OFFLOAD_ABORT_CMD' data-ref="IWM_SCAN_OFFLOAD_ABORT_CMD" data-ref-filename="IWM_SCAN_OFFLOAD_ABORT_CMD">IWM_SCAN_OFFLOAD_ABORT_CMD</dfn> = <var>0x52</var>,</td></tr>
<tr><th id="1781">1781</th><td>	<dfn class="enum" id="IWM_HOT_SPOT_CMD" title='IWM_HOT_SPOT_CMD' data-ref="IWM_HOT_SPOT_CMD" data-ref-filename="IWM_HOT_SPOT_CMD">IWM_HOT_SPOT_CMD</dfn> = <var>0x53</var>,</td></tr>
<tr><th id="1782">1782</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_COMPLETE" title='IWM_SCAN_OFFLOAD_COMPLETE' data-ref="IWM_SCAN_OFFLOAD_COMPLETE" data-ref-filename="IWM_SCAN_OFFLOAD_COMPLETE">IWM_SCAN_OFFLOAD_COMPLETE</dfn> = <var>0x6d</var>,</td></tr>
<tr><th id="1783">1783</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_UPDATE_PROFILES_CMD" title='IWM_SCAN_OFFLOAD_UPDATE_PROFILES_CMD' data-ref="IWM_SCAN_OFFLOAD_UPDATE_PROFILES_CMD" data-ref-filename="IWM_SCAN_OFFLOAD_UPDATE_PROFILES_CMD">IWM_SCAN_OFFLOAD_UPDATE_PROFILES_CMD</dfn> = <var>0x6e</var>,</td></tr>
<tr><th id="1784">1784</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_CONFIG_CMD" title='IWM_SCAN_OFFLOAD_CONFIG_CMD' data-ref="IWM_SCAN_OFFLOAD_CONFIG_CMD" data-ref-filename="IWM_SCAN_OFFLOAD_CONFIG_CMD">IWM_SCAN_OFFLOAD_CONFIG_CMD</dfn> = <var>0x6f</var>,</td></tr>
<tr><th id="1785">1785</th><td>	<dfn class="enum" id="IWM_MATCH_FOUND_NOTIFICATION" title='IWM_MATCH_FOUND_NOTIFICATION' data-ref="IWM_MATCH_FOUND_NOTIFICATION" data-ref-filename="IWM_MATCH_FOUND_NOTIFICATION">IWM_MATCH_FOUND_NOTIFICATION</dfn> = <var>0xd9</var>,</td></tr>
<tr><th id="1786">1786</th><td>	<dfn class="enum" id="IWM_SCAN_ITERATION_COMPLETE" title='IWM_SCAN_ITERATION_COMPLETE' data-ref="IWM_SCAN_ITERATION_COMPLETE" data-ref-filename="IWM_SCAN_ITERATION_COMPLETE">IWM_SCAN_ITERATION_COMPLETE</dfn> = <var>0xe7</var>,</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>	<i>/* Phy */</i></td></tr>
<tr><th id="1789">1789</th><td>	<dfn class="enum" id="IWM_PHY_CONFIGURATION_CMD" title='IWM_PHY_CONFIGURATION_CMD' data-ref="IWM_PHY_CONFIGURATION_CMD" data-ref-filename="IWM_PHY_CONFIGURATION_CMD">IWM_PHY_CONFIGURATION_CMD</dfn> = <var>0x6a</var>,</td></tr>
<tr><th id="1790">1790</th><td>	<dfn class="enum" id="IWM_CALIB_RES_NOTIF_PHY_DB" title='IWM_CALIB_RES_NOTIF_PHY_DB' data-ref="IWM_CALIB_RES_NOTIF_PHY_DB" data-ref-filename="IWM_CALIB_RES_NOTIF_PHY_DB">IWM_CALIB_RES_NOTIF_PHY_DB</dfn> = <var>0x6b</var>,</td></tr>
<tr><th id="1791">1791</th><td>	<dfn class="enum" id="IWM_PHY_DB_CMD" title='IWM_PHY_DB_CMD' data-ref="IWM_PHY_DB_CMD" data-ref-filename="IWM_PHY_DB_CMD">IWM_PHY_DB_CMD</dfn> = <var>0x6c</var>,</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>	<i>/* Power - legacy power table command */</i></td></tr>
<tr><th id="1794">1794</th><td>	<dfn class="enum" id="IWM_POWER_TABLE_CMD" title='IWM_POWER_TABLE_CMD' data-ref="IWM_POWER_TABLE_CMD" data-ref-filename="IWM_POWER_TABLE_CMD">IWM_POWER_TABLE_CMD</dfn> = <var>0x77</var>,</td></tr>
<tr><th id="1795">1795</th><td>	<dfn class="enum" id="IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION" title='IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION' data-ref="IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION" data-ref-filename="IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION">IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION</dfn> = <var>0x78</var>,</td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td>	<i>/* Thermal Throttling*/</i></td></tr>
<tr><th id="1798">1798</th><td>	<dfn class="enum" id="IWM_REPLY_THERMAL_MNG_BACKOFF" title='IWM_REPLY_THERMAL_MNG_BACKOFF' data-ref="IWM_REPLY_THERMAL_MNG_BACKOFF" data-ref-filename="IWM_REPLY_THERMAL_MNG_BACKOFF">IWM_REPLY_THERMAL_MNG_BACKOFF</dfn> = <var>0x7e</var>,</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td>	<i>/* Scanning */</i></td></tr>
<tr><th id="1801">1801</th><td>	<dfn class="enum" id="IWM_SCAN_REQUEST_CMD" title='IWM_SCAN_REQUEST_CMD' data-ref="IWM_SCAN_REQUEST_CMD" data-ref-filename="IWM_SCAN_REQUEST_CMD">IWM_SCAN_REQUEST_CMD</dfn> = <var>0x80</var>,</td></tr>
<tr><th id="1802">1802</th><td>	<dfn class="enum" id="IWM_SCAN_ABORT_CMD" title='IWM_SCAN_ABORT_CMD' data-ref="IWM_SCAN_ABORT_CMD" data-ref-filename="IWM_SCAN_ABORT_CMD">IWM_SCAN_ABORT_CMD</dfn> = <var>0x81</var>,</td></tr>
<tr><th id="1803">1803</th><td>	<dfn class="enum" id="IWM_SCAN_START_NOTIFICATION" title='IWM_SCAN_START_NOTIFICATION' data-ref="IWM_SCAN_START_NOTIFICATION" data-ref-filename="IWM_SCAN_START_NOTIFICATION">IWM_SCAN_START_NOTIFICATION</dfn> = <var>0x82</var>,</td></tr>
<tr><th id="1804">1804</th><td>	<dfn class="enum" id="IWM_SCAN_RESULTS_NOTIFICATION" title='IWM_SCAN_RESULTS_NOTIFICATION' data-ref="IWM_SCAN_RESULTS_NOTIFICATION" data-ref-filename="IWM_SCAN_RESULTS_NOTIFICATION">IWM_SCAN_RESULTS_NOTIFICATION</dfn> = <var>0x83</var>,</td></tr>
<tr><th id="1805">1805</th><td>	<dfn class="enum" id="IWM_SCAN_COMPLETE_NOTIFICATION" title='IWM_SCAN_COMPLETE_NOTIFICATION' data-ref="IWM_SCAN_COMPLETE_NOTIFICATION" data-ref-filename="IWM_SCAN_COMPLETE_NOTIFICATION">IWM_SCAN_COMPLETE_NOTIFICATION</dfn> = <var>0x84</var>,</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>	<i>/* NVM */</i></td></tr>
<tr><th id="1808">1808</th><td>	<dfn class="enum" id="IWM_NVM_ACCESS_CMD" title='IWM_NVM_ACCESS_CMD' data-ref="IWM_NVM_ACCESS_CMD" data-ref-filename="IWM_NVM_ACCESS_CMD">IWM_NVM_ACCESS_CMD</dfn> = <var>0x88</var>,</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>	<dfn class="enum" id="IWM_SET_CALIB_DEFAULT_CMD" title='IWM_SET_CALIB_DEFAULT_CMD' data-ref="IWM_SET_CALIB_DEFAULT_CMD" data-ref-filename="IWM_SET_CALIB_DEFAULT_CMD">IWM_SET_CALIB_DEFAULT_CMD</dfn> = <var>0x8e</var>,</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td>	<dfn class="enum" id="IWM_BEACON_NOTIFICATION" title='IWM_BEACON_NOTIFICATION' data-ref="IWM_BEACON_NOTIFICATION" data-ref-filename="IWM_BEACON_NOTIFICATION">IWM_BEACON_NOTIFICATION</dfn> = <var>0x90</var>,</td></tr>
<tr><th id="1813">1813</th><td>	<dfn class="enum" id="IWM_BEACON_TEMPLATE_CMD" title='IWM_BEACON_TEMPLATE_CMD' data-ref="IWM_BEACON_TEMPLATE_CMD" data-ref-filename="IWM_BEACON_TEMPLATE_CMD">IWM_BEACON_TEMPLATE_CMD</dfn> = <var>0x91</var>,</td></tr>
<tr><th id="1814">1814</th><td>	<dfn class="enum" id="IWM_TX_ANT_CONFIGURATION_CMD" title='IWM_TX_ANT_CONFIGURATION_CMD' data-ref="IWM_TX_ANT_CONFIGURATION_CMD" data-ref-filename="IWM_TX_ANT_CONFIGURATION_CMD">IWM_TX_ANT_CONFIGURATION_CMD</dfn> = <var>0x98</var>,</td></tr>
<tr><th id="1815">1815</th><td>	<dfn class="enum" id="IWM_BT_CONFIG" title='IWM_BT_CONFIG' data-ref="IWM_BT_CONFIG" data-ref-filename="IWM_BT_CONFIG">IWM_BT_CONFIG</dfn> = <var>0x9b</var>,</td></tr>
<tr><th id="1816">1816</th><td>	<dfn class="enum" id="IWM_STATISTICS_NOTIFICATION" title='IWM_STATISTICS_NOTIFICATION' data-ref="IWM_STATISTICS_NOTIFICATION" data-ref-filename="IWM_STATISTICS_NOTIFICATION">IWM_STATISTICS_NOTIFICATION</dfn> = <var>0x9d</var>,</td></tr>
<tr><th id="1817">1817</th><td>	<dfn class="enum" id="IWM_REDUCE_TX_POWER_CMD" title='IWM_REDUCE_TX_POWER_CMD' data-ref="IWM_REDUCE_TX_POWER_CMD" data-ref-filename="IWM_REDUCE_TX_POWER_CMD">IWM_REDUCE_TX_POWER_CMD</dfn> = <var>0x9f</var>,</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>	<i>/* RF-KILL commands and notifications */</i></td></tr>
<tr><th id="1820">1820</th><td>	<dfn class="enum" id="IWM_CARD_STATE_CMD" title='IWM_CARD_STATE_CMD' data-ref="IWM_CARD_STATE_CMD" data-ref-filename="IWM_CARD_STATE_CMD">IWM_CARD_STATE_CMD</dfn> = <var>0xa0</var>,</td></tr>
<tr><th id="1821">1821</th><td>	<dfn class="enum" id="IWM_CARD_STATE_NOTIFICATION" title='IWM_CARD_STATE_NOTIFICATION' data-ref="IWM_CARD_STATE_NOTIFICATION" data-ref-filename="IWM_CARD_STATE_NOTIFICATION">IWM_CARD_STATE_NOTIFICATION</dfn> = <var>0xa1</var>,</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>	<dfn class="enum" id="IWM_MISSED_BEACONS_NOTIFICATION" title='IWM_MISSED_BEACONS_NOTIFICATION' data-ref="IWM_MISSED_BEACONS_NOTIFICATION" data-ref-filename="IWM_MISSED_BEACONS_NOTIFICATION">IWM_MISSED_BEACONS_NOTIFICATION</dfn> = <var>0xa2</var>,</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>	<dfn class="enum" id="IWM_MFUART_LOAD_NOTIFICATION" title='IWM_MFUART_LOAD_NOTIFICATION' data-ref="IWM_MFUART_LOAD_NOTIFICATION" data-ref-filename="IWM_MFUART_LOAD_NOTIFICATION">IWM_MFUART_LOAD_NOTIFICATION</dfn> = <var>0xb1</var>,</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>	<i>/* Power - new power table command */</i></td></tr>
<tr><th id="1828">1828</th><td>	<dfn class="enum" id="IWM_MAC_PM_POWER_TABLE" title='IWM_MAC_PM_POWER_TABLE' data-ref="IWM_MAC_PM_POWER_TABLE" data-ref-filename="IWM_MAC_PM_POWER_TABLE">IWM_MAC_PM_POWER_TABLE</dfn> = <var>0xa9</var>,</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>	<dfn class="enum" id="IWM_REPLY_RX_PHY_CMD" title='IWM_REPLY_RX_PHY_CMD' data-ref="IWM_REPLY_RX_PHY_CMD" data-ref-filename="IWM_REPLY_RX_PHY_CMD">IWM_REPLY_RX_PHY_CMD</dfn> = <var>0xc0</var>,</td></tr>
<tr><th id="1831">1831</th><td>	<dfn class="enum" id="IWM_REPLY_RX_MPDU_CMD" title='IWM_REPLY_RX_MPDU_CMD' data-ref="IWM_REPLY_RX_MPDU_CMD" data-ref-filename="IWM_REPLY_RX_MPDU_CMD">IWM_REPLY_RX_MPDU_CMD</dfn> = <var>0xc1</var>,</td></tr>
<tr><th id="1832">1832</th><td>	<dfn class="enum" id="IWM_BA_NOTIF" title='IWM_BA_NOTIF' data-ref="IWM_BA_NOTIF" data-ref-filename="IWM_BA_NOTIF">IWM_BA_NOTIF</dfn> = <var>0xc5</var>,</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>	<i>/* Location Aware Regulatory */</i></td></tr>
<tr><th id="1835">1835</th><td>	<dfn class="enum" id="IWM_MCC_UPDATE_CMD" title='IWM_MCC_UPDATE_CMD' data-ref="IWM_MCC_UPDATE_CMD" data-ref-filename="IWM_MCC_UPDATE_CMD">IWM_MCC_UPDATE_CMD</dfn> = <var>0xc8</var>,</td></tr>
<tr><th id="1836">1836</th><td>	<dfn class="enum" id="IWM_MCC_CHUB_UPDATE_CMD" title='IWM_MCC_CHUB_UPDATE_CMD' data-ref="IWM_MCC_CHUB_UPDATE_CMD" data-ref-filename="IWM_MCC_CHUB_UPDATE_CMD">IWM_MCC_CHUB_UPDATE_CMD</dfn> = <var>0xc9</var>,</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>	<i>/* BT Coex */</i></td></tr>
<tr><th id="1839">1839</th><td>	<dfn class="enum" id="IWM_BT_COEX_PRIO_TABLE" title='IWM_BT_COEX_PRIO_TABLE' data-ref="IWM_BT_COEX_PRIO_TABLE" data-ref-filename="IWM_BT_COEX_PRIO_TABLE">IWM_BT_COEX_PRIO_TABLE</dfn> = <var>0xcc</var>,</td></tr>
<tr><th id="1840">1840</th><td>	<dfn class="enum" id="IWM_BT_COEX_PROT_ENV" title='IWM_BT_COEX_PROT_ENV' data-ref="IWM_BT_COEX_PROT_ENV" data-ref-filename="IWM_BT_COEX_PROT_ENV">IWM_BT_COEX_PROT_ENV</dfn> = <var>0xcd</var>,</td></tr>
<tr><th id="1841">1841</th><td>	<dfn class="enum" id="IWM_BT_PROFILE_NOTIFICATION" title='IWM_BT_PROFILE_NOTIFICATION' data-ref="IWM_BT_PROFILE_NOTIFICATION" data-ref-filename="IWM_BT_PROFILE_NOTIFICATION">IWM_BT_PROFILE_NOTIFICATION</dfn> = <var>0xce</var>,</td></tr>
<tr><th id="1842">1842</th><td>	<dfn class="enum" id="IWM_BT_COEX_CI" title='IWM_BT_COEX_CI' data-ref="IWM_BT_COEX_CI" data-ref-filename="IWM_BT_COEX_CI">IWM_BT_COEX_CI</dfn> = <var>0x5d</var>,</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>	<dfn class="enum" id="IWM_REPLY_SF_CFG_CMD" title='IWM_REPLY_SF_CFG_CMD' data-ref="IWM_REPLY_SF_CFG_CMD" data-ref-filename="IWM_REPLY_SF_CFG_CMD">IWM_REPLY_SF_CFG_CMD</dfn> = <var>0xd1</var>,</td></tr>
<tr><th id="1845">1845</th><td>	<dfn class="enum" id="IWM_REPLY_BEACON_FILTERING_CMD" title='IWM_REPLY_BEACON_FILTERING_CMD' data-ref="IWM_REPLY_BEACON_FILTERING_CMD" data-ref-filename="IWM_REPLY_BEACON_FILTERING_CMD">IWM_REPLY_BEACON_FILTERING_CMD</dfn> = <var>0xd2</var>,</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>	<i>/* DTS measurements */</i></td></tr>
<tr><th id="1848">1848</th><td>	<dfn class="enum" id="IWM_CMD_DTS_MEASUREMENT_TRIGGER" title='IWM_CMD_DTS_MEASUREMENT_TRIGGER' data-ref="IWM_CMD_DTS_MEASUREMENT_TRIGGER" data-ref-filename="IWM_CMD_DTS_MEASUREMENT_TRIGGER">IWM_CMD_DTS_MEASUREMENT_TRIGGER</dfn> = <var>0xdc</var>,</td></tr>
<tr><th id="1849">1849</th><td>	<dfn class="enum" id="IWM_DTS_MEASUREMENT_NOTIFICATION" title='IWM_DTS_MEASUREMENT_NOTIFICATION' data-ref="IWM_DTS_MEASUREMENT_NOTIFICATION" data-ref-filename="IWM_DTS_MEASUREMENT_NOTIFICATION">IWM_DTS_MEASUREMENT_NOTIFICATION</dfn> = <var>0xdd</var>,</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>	<dfn class="enum" id="IWM_REPLY_DEBUG_CMD" title='IWM_REPLY_DEBUG_CMD' data-ref="IWM_REPLY_DEBUG_CMD" data-ref-filename="IWM_REPLY_DEBUG_CMD">IWM_REPLY_DEBUG_CMD</dfn> = <var>0xf0</var>,</td></tr>
<tr><th id="1852">1852</th><td>	<dfn class="enum" id="IWM_DEBUG_LOG_MSG" title='IWM_DEBUG_LOG_MSG' data-ref="IWM_DEBUG_LOG_MSG" data-ref-filename="IWM_DEBUG_LOG_MSG">IWM_DEBUG_LOG_MSG</dfn> = <var>0xf7</var>,</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>	<dfn class="enum" id="IWM_MCAST_FILTER_CMD" title='IWM_MCAST_FILTER_CMD' data-ref="IWM_MCAST_FILTER_CMD" data-ref-filename="IWM_MCAST_FILTER_CMD">IWM_MCAST_FILTER_CMD</dfn> = <var>0xd0</var>,</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>	<i>/* D3 commands/notifications */</i></td></tr>
<tr><th id="1857">1857</th><td>	<dfn class="enum" id="IWM_D3_CONFIG_CMD" title='IWM_D3_CONFIG_CMD' data-ref="IWM_D3_CONFIG_CMD" data-ref-filename="IWM_D3_CONFIG_CMD">IWM_D3_CONFIG_CMD</dfn> = <var>0xd3</var>,</td></tr>
<tr><th id="1858">1858</th><td>	<dfn class="enum" id="IWM_PROT_OFFLOAD_CONFIG_CMD" title='IWM_PROT_OFFLOAD_CONFIG_CMD' data-ref="IWM_PROT_OFFLOAD_CONFIG_CMD" data-ref-filename="IWM_PROT_OFFLOAD_CONFIG_CMD">IWM_PROT_OFFLOAD_CONFIG_CMD</dfn> = <var>0xd4</var>,</td></tr>
<tr><th id="1859">1859</th><td>	<dfn class="enum" id="IWM_OFFLOADS_QUERY_CMD" title='IWM_OFFLOADS_QUERY_CMD' data-ref="IWM_OFFLOADS_QUERY_CMD" data-ref-filename="IWM_OFFLOADS_QUERY_CMD">IWM_OFFLOADS_QUERY_CMD</dfn> = <var>0xd5</var>,</td></tr>
<tr><th id="1860">1860</th><td>	<dfn class="enum" id="IWM_REMOTE_WAKE_CONFIG_CMD" title='IWM_REMOTE_WAKE_CONFIG_CMD' data-ref="IWM_REMOTE_WAKE_CONFIG_CMD" data-ref-filename="IWM_REMOTE_WAKE_CONFIG_CMD">IWM_REMOTE_WAKE_CONFIG_CMD</dfn> = <var>0xd6</var>,</td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>	<i>/* for WoWLAN in particular */</i></td></tr>
<tr><th id="1863">1863</th><td>	<dfn class="enum" id="IWM_WOWLAN_PATTERNS" title='IWM_WOWLAN_PATTERNS' data-ref="IWM_WOWLAN_PATTERNS" data-ref-filename="IWM_WOWLAN_PATTERNS">IWM_WOWLAN_PATTERNS</dfn> = <var>0xe0</var>,</td></tr>
<tr><th id="1864">1864</th><td>	<dfn class="enum" id="IWM_WOWLAN_CONFIGURATION" title='IWM_WOWLAN_CONFIGURATION' data-ref="IWM_WOWLAN_CONFIGURATION" data-ref-filename="IWM_WOWLAN_CONFIGURATION">IWM_WOWLAN_CONFIGURATION</dfn> = <var>0xe1</var>,</td></tr>
<tr><th id="1865">1865</th><td>	<dfn class="enum" id="IWM_WOWLAN_TSC_RSC_PARAM" title='IWM_WOWLAN_TSC_RSC_PARAM' data-ref="IWM_WOWLAN_TSC_RSC_PARAM" data-ref-filename="IWM_WOWLAN_TSC_RSC_PARAM">IWM_WOWLAN_TSC_RSC_PARAM</dfn> = <var>0xe2</var>,</td></tr>
<tr><th id="1866">1866</th><td>	<dfn class="enum" id="IWM_WOWLAN_TKIP_PARAM" title='IWM_WOWLAN_TKIP_PARAM' data-ref="IWM_WOWLAN_TKIP_PARAM" data-ref-filename="IWM_WOWLAN_TKIP_PARAM">IWM_WOWLAN_TKIP_PARAM</dfn> = <var>0xe3</var>,</td></tr>
<tr><th id="1867">1867</th><td>	<dfn class="enum" id="IWM_WOWLAN_KEK_KCK_MATERIAL" title='IWM_WOWLAN_KEK_KCK_MATERIAL' data-ref="IWM_WOWLAN_KEK_KCK_MATERIAL" data-ref-filename="IWM_WOWLAN_KEK_KCK_MATERIAL">IWM_WOWLAN_KEK_KCK_MATERIAL</dfn> = <var>0xe4</var>,</td></tr>
<tr><th id="1868">1868</th><td>	<dfn class="enum" id="IWM_WOWLAN_GET_STATUSES" title='IWM_WOWLAN_GET_STATUSES' data-ref="IWM_WOWLAN_GET_STATUSES" data-ref-filename="IWM_WOWLAN_GET_STATUSES">IWM_WOWLAN_GET_STATUSES</dfn> = <var>0xe5</var>,</td></tr>
<tr><th id="1869">1869</th><td>	<dfn class="enum" id="IWM_WOWLAN_TX_POWER_PER_DB" title='IWM_WOWLAN_TX_POWER_PER_DB' data-ref="IWM_WOWLAN_TX_POWER_PER_DB" data-ref-filename="IWM_WOWLAN_TX_POWER_PER_DB">IWM_WOWLAN_TX_POWER_PER_DB</dfn> = <var>0xe6</var>,</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td>	<i>/* and for NetDetect */</i></td></tr>
<tr><th id="1872">1872</th><td>	<dfn class="enum" id="IWM_NET_DETECT_CONFIG_CMD" title='IWM_NET_DETECT_CONFIG_CMD' data-ref="IWM_NET_DETECT_CONFIG_CMD" data-ref-filename="IWM_NET_DETECT_CONFIG_CMD">IWM_NET_DETECT_CONFIG_CMD</dfn> = <var>0x54</var>,</td></tr>
<tr><th id="1873">1873</th><td>	<dfn class="enum" id="IWM_NET_DETECT_PROFILES_QUERY_CMD" title='IWM_NET_DETECT_PROFILES_QUERY_CMD' data-ref="IWM_NET_DETECT_PROFILES_QUERY_CMD" data-ref-filename="IWM_NET_DETECT_PROFILES_QUERY_CMD">IWM_NET_DETECT_PROFILES_QUERY_CMD</dfn> = <var>0x56</var>,</td></tr>
<tr><th id="1874">1874</th><td>	<dfn class="enum" id="IWM_NET_DETECT_PROFILES_CMD" title='IWM_NET_DETECT_PROFILES_CMD' data-ref="IWM_NET_DETECT_PROFILES_CMD" data-ref-filename="IWM_NET_DETECT_PROFILES_CMD">IWM_NET_DETECT_PROFILES_CMD</dfn> = <var>0x57</var>,</td></tr>
<tr><th id="1875">1875</th><td>	<dfn class="enum" id="IWM_NET_DETECT_HOTSPOTS_CMD" title='IWM_NET_DETECT_HOTSPOTS_CMD' data-ref="IWM_NET_DETECT_HOTSPOTS_CMD" data-ref-filename="IWM_NET_DETECT_HOTSPOTS_CMD">IWM_NET_DETECT_HOTSPOTS_CMD</dfn> = <var>0x58</var>,</td></tr>
<tr><th id="1876">1876</th><td>	<dfn class="enum" id="IWM_NET_DETECT_HOTSPOTS_QUERY_CMD" title='IWM_NET_DETECT_HOTSPOTS_QUERY_CMD' data-ref="IWM_NET_DETECT_HOTSPOTS_QUERY_CMD" data-ref-filename="IWM_NET_DETECT_HOTSPOTS_QUERY_CMD">IWM_NET_DETECT_HOTSPOTS_QUERY_CMD</dfn> = <var>0x59</var>,</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>	<dfn class="enum" id="IWM_REPLY_MAX" title='IWM_REPLY_MAX' data-ref="IWM_REPLY_MAX" data-ref-filename="IWM_REPLY_MAX">IWM_REPLY_MAX</dfn> = <var>0xff</var>,</td></tr>
<tr><th id="1879">1879</th><td>};</td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td><b>enum</b> <dfn class="type def" id="iwm_phy_ops_subcmd_ids" title='iwm_phy_ops_subcmd_ids' data-ref="iwm_phy_ops_subcmd_ids" data-ref-filename="iwm_phy_ops_subcmd_ids">iwm_phy_ops_subcmd_ids</dfn> {</td></tr>
<tr><th id="1882">1882</th><td>	<dfn class="enum" id="IWM_CMD_DTS_MEASUREMENT_TRIGGER_WIDE" title='IWM_CMD_DTS_MEASUREMENT_TRIGGER_WIDE' data-ref="IWM_CMD_DTS_MEASUREMENT_TRIGGER_WIDE" data-ref-filename="IWM_CMD_DTS_MEASUREMENT_TRIGGER_WIDE">IWM_CMD_DTS_MEASUREMENT_TRIGGER_WIDE</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="1883">1883</th><td>	<dfn class="enum" id="IWM_CTDP_CONFIG_CMD" title='IWM_CTDP_CONFIG_CMD' data-ref="IWM_CTDP_CONFIG_CMD" data-ref-filename="IWM_CTDP_CONFIG_CMD">IWM_CTDP_CONFIG_CMD</dfn> = <var>0x03</var>,</td></tr>
<tr><th id="1884">1884</th><td>	<dfn class="enum" id="IWM_TEMP_REPORTING_THRESHOLDS_CMD" title='IWM_TEMP_REPORTING_THRESHOLDS_CMD' data-ref="IWM_TEMP_REPORTING_THRESHOLDS_CMD" data-ref-filename="IWM_TEMP_REPORTING_THRESHOLDS_CMD">IWM_TEMP_REPORTING_THRESHOLDS_CMD</dfn> = <var>0x04</var>,</td></tr>
<tr><th id="1885">1885</th><td>	<dfn class="enum" id="IWM_CT_KILL_NOTIFICATION" title='IWM_CT_KILL_NOTIFICATION' data-ref="IWM_CT_KILL_NOTIFICATION" data-ref-filename="IWM_CT_KILL_NOTIFICATION">IWM_CT_KILL_NOTIFICATION</dfn> = <var>0xFE</var>,</td></tr>
<tr><th id="1886">1886</th><td>	<dfn class="enum" id="IWM_DTS_MEASUREMENT_NOTIF_WIDE" title='IWM_DTS_MEASUREMENT_NOTIF_WIDE' data-ref="IWM_DTS_MEASUREMENT_NOTIF_WIDE" data-ref-filename="IWM_DTS_MEASUREMENT_NOTIF_WIDE">IWM_DTS_MEASUREMENT_NOTIF_WIDE</dfn> = <var>0xFF</var>,</td></tr>
<tr><th id="1887">1887</th><td>};</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><i>/* command groups */</i></td></tr>
<tr><th id="1890">1890</th><td><b>enum</b> {</td></tr>
<tr><th id="1891">1891</th><td>	<dfn class="enum" id="IWM_LEGACY_GROUP" title='IWM_LEGACY_GROUP' data-ref="IWM_LEGACY_GROUP" data-ref-filename="IWM_LEGACY_GROUP">IWM_LEGACY_GROUP</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="1892">1892</th><td>	<dfn class="enum" id="IWM_LONG_GROUP" title='IWM_LONG_GROUP' data-ref="IWM_LONG_GROUP" data-ref-filename="IWM_LONG_GROUP">IWM_LONG_GROUP</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="1893">1893</th><td>	<dfn class="enum" id="IWM_SYSTEM_GROUP" title='IWM_SYSTEM_GROUP' data-ref="IWM_SYSTEM_GROUP" data-ref-filename="IWM_SYSTEM_GROUP">IWM_SYSTEM_GROUP</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="1894">1894</th><td>	<dfn class="enum" id="IWM_MAC_CONF_GROUP" title='IWM_MAC_CONF_GROUP' data-ref="IWM_MAC_CONF_GROUP" data-ref-filename="IWM_MAC_CONF_GROUP">IWM_MAC_CONF_GROUP</dfn> = <var>0x3</var>,</td></tr>
<tr><th id="1895">1895</th><td>	<dfn class="enum" id="IWM_PHY_OPS_GROUP" title='IWM_PHY_OPS_GROUP' data-ref="IWM_PHY_OPS_GROUP" data-ref-filename="IWM_PHY_OPS_GROUP">IWM_PHY_OPS_GROUP</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="1896">1896</th><td>	<dfn class="enum" id="IWM_DATA_PATH_GROUP" title='IWM_DATA_PATH_GROUP' data-ref="IWM_DATA_PATH_GROUP" data-ref-filename="IWM_DATA_PATH_GROUP">IWM_DATA_PATH_GROUP</dfn> = <var>0x5</var>,</td></tr>
<tr><th id="1897">1897</th><td>	<dfn class="enum" id="IWM_PROT_OFFLOAD_GROUP" title='IWM_PROT_OFFLOAD_GROUP' data-ref="IWM_PROT_OFFLOAD_GROUP" data-ref-filename="IWM_PROT_OFFLOAD_GROUP">IWM_PROT_OFFLOAD_GROUP</dfn> = <var>0xb</var>,</td></tr>
<tr><th id="1898">1898</th><td>};</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1901">1901</th><td><i class="doc"> * struct iwm_cmd_response - generic response struct for most commands</i></td></tr>
<tr><th id="1902">1902</th><td><i class="doc"> *<span class="command"> @status</span>: status of the command asked, changes for each one</i></td></tr>
<tr><th id="1903">1903</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1904">1904</th><td><b>struct</b> <dfn class="type def" id="iwm_cmd_response" title='iwm_cmd_response' data-ref="iwm_cmd_response" data-ref-filename="iwm_cmd_response">iwm_cmd_response</dfn> {</td></tr>
<tr><th id="1905">1905</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_cmd_response::status" title='iwm_cmd_response::status' data-ref="iwm_cmd_response::status" data-ref-filename="iwm_cmd_response..status">status</dfn>;</td></tr>
<tr><th id="1906">1906</th><td>};</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td><i>/*</i></td></tr>
<tr><th id="1909">1909</th><td><i> * struct iwm_tx_ant_cfg_cmd</i></td></tr>
<tr><th id="1910">1910</th><td><i> * @valid: valid antenna configuration</i></td></tr>
<tr><th id="1911">1911</th><td><i> */</i></td></tr>
<tr><th id="1912">1912</th><td><b>struct</b> <dfn class="type def" id="iwm_tx_ant_cfg_cmd" title='iwm_tx_ant_cfg_cmd' data-ref="iwm_tx_ant_cfg_cmd" data-ref-filename="iwm_tx_ant_cfg_cmd">iwm_tx_ant_cfg_cmd</dfn> {</td></tr>
<tr><th id="1913">1913</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_ant_cfg_cmd::valid" title='iwm_tx_ant_cfg_cmd::valid' data-ref="iwm_tx_ant_cfg_cmd::valid" data-ref-filename="iwm_tx_ant_cfg_cmd..valid">valid</dfn>;</td></tr>
<tr><th id="1914">1914</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1917">1917</th><td><i class="doc"> * struct iwm_reduce_tx_power_cmd - TX power reduction command</i></td></tr>
<tr><th id="1918">1918</th><td><i class="doc"> * IWM_REDUCE_TX_POWER_CMD = 0x9f</i></td></tr>
<tr><th id="1919">1919</th><td><i class="doc"> *<span class="command"> @flags</span>: (reserved for future implementation)</i></td></tr>
<tr><th id="1920">1920</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_context_id: id of the mac ctx for which we are reducing TX power.</span></i></td></tr>
<tr><th id="1921">1921</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @pwr_restriction: TX power restriction in dBms.</span></i></td></tr>
<tr><th id="1922">1922</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="1923">1923</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_reduce_tx_power_cmd" title='iwm_reduce_tx_power_cmd' data-ref="iwm_reduce_tx_power_cmd" data-ref-filename="iwm_reduce_tx_power_cmd">iwm_reduce_tx_power_cmd</dfn> {</td></tr>
<tr><th id="1924">1924</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_reduce_tx_power_cmd::flags" title='iwm_reduce_tx_power_cmd::flags' data-ref="iwm_reduce_tx_power_cmd::flags" data-ref-filename="iwm_reduce_tx_power_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="1925">1925</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_reduce_tx_power_cmd::mac_context_id" title='iwm_reduce_tx_power_cmd::mac_context_id' data-ref="iwm_reduce_tx_power_cmd::mac_context_id" data-ref-filename="iwm_reduce_tx_power_cmd..mac_context_id">mac_context_id</dfn>;</td></tr>
<tr><th id="1926">1926</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_reduce_tx_power_cmd::pwr_restriction" title='iwm_reduce_tx_power_cmd::pwr_restriction' data-ref="iwm_reduce_tx_power_cmd::pwr_restriction" data-ref-filename="iwm_reduce_tx_power_cmd..pwr_restriction">pwr_restriction</dfn>;</td></tr>
<tr><th id="1927">1927</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TX_REDUCED_POWER_API_S_VER_1 */</i></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><i>/*</i></td></tr>
<tr><th id="1930">1930</th><td><i> * Calibration control struct.</i></td></tr>
<tr><th id="1931">1931</th><td><i> * Sent as part of the phy configuration command.</i></td></tr>
<tr><th id="1932">1932</th><td><i> * @flow_trigger: bitmap for which calibrations to perform according to</i></td></tr>
<tr><th id="1933">1933</th><td><i> *		flow triggers.</i></td></tr>
<tr><th id="1934">1934</th><td><i> * @event_trigger: bitmap for which calibrations to perform according to</i></td></tr>
<tr><th id="1935">1935</th><td><i> *		event triggers.</i></td></tr>
<tr><th id="1936">1936</th><td><i> */</i></td></tr>
<tr><th id="1937">1937</th><td><b>struct</b> <dfn class="type def" id="iwm_calib_ctrl" title='iwm_calib_ctrl' data-ref="iwm_calib_ctrl" data-ref-filename="iwm_calib_ctrl">iwm_calib_ctrl</dfn> {</td></tr>
<tr><th id="1938">1938</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_calib_ctrl::flow_trigger" title='iwm_calib_ctrl::flow_trigger' data-ref="iwm_calib_ctrl::flow_trigger" data-ref-filename="iwm_calib_ctrl..flow_trigger">flow_trigger</dfn>;</td></tr>
<tr><th id="1939">1939</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_calib_ctrl::event_trigger" title='iwm_calib_ctrl::event_trigger' data-ref="iwm_calib_ctrl::event_trigger" data-ref-filename="iwm_calib_ctrl..event_trigger">event_trigger</dfn>;</td></tr>
<tr><th id="1940">1940</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td><i>/* This enum defines the bitmap of various calibrations to enable in both</i></td></tr>
<tr><th id="1943">1943</th><td><i> * init ucode and runtime ucode through IWM_CALIBRATION_CFG_CMD.</i></td></tr>
<tr><th id="1944">1944</th><td><i> */</i></td></tr>
<tr><th id="1945">1945</th><td><b>enum</b> <dfn class="type def" id="iwm_calib_cfg" title='iwm_calib_cfg' data-ref="iwm_calib_cfg" data-ref-filename="iwm_calib_cfg">iwm_calib_cfg</dfn> {</td></tr>
<tr><th id="1946">1946</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_XTAL_IDX" title='IWM_CALIB_CFG_XTAL_IDX' data-ref="IWM_CALIB_CFG_XTAL_IDX" data-ref-filename="IWM_CALIB_CFG_XTAL_IDX">IWM_CALIB_CFG_XTAL_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="1947">1947</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_TEMPERATURE_IDX" title='IWM_CALIB_CFG_TEMPERATURE_IDX' data-ref="IWM_CALIB_CFG_TEMPERATURE_IDX" data-ref-filename="IWM_CALIB_CFG_TEMPERATURE_IDX">IWM_CALIB_CFG_TEMPERATURE_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="1948">1948</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_VOLTAGE_READ_IDX" title='IWM_CALIB_CFG_VOLTAGE_READ_IDX' data-ref="IWM_CALIB_CFG_VOLTAGE_READ_IDX" data-ref-filename="IWM_CALIB_CFG_VOLTAGE_READ_IDX">IWM_CALIB_CFG_VOLTAGE_READ_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="1949">1949</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_PAPD_IDX" title='IWM_CALIB_CFG_PAPD_IDX' data-ref="IWM_CALIB_CFG_PAPD_IDX" data-ref-filename="IWM_CALIB_CFG_PAPD_IDX">IWM_CALIB_CFG_PAPD_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="1950">1950</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_TX_PWR_IDX" title='IWM_CALIB_CFG_TX_PWR_IDX' data-ref="IWM_CALIB_CFG_TX_PWR_IDX" data-ref-filename="IWM_CALIB_CFG_TX_PWR_IDX">IWM_CALIB_CFG_TX_PWR_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="1951">1951</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_DC_IDX" title='IWM_CALIB_CFG_DC_IDX' data-ref="IWM_CALIB_CFG_DC_IDX" data-ref-filename="IWM_CALIB_CFG_DC_IDX">IWM_CALIB_CFG_DC_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="1952">1952</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_BB_FILTER_IDX" title='IWM_CALIB_CFG_BB_FILTER_IDX' data-ref="IWM_CALIB_CFG_BB_FILTER_IDX" data-ref-filename="IWM_CALIB_CFG_BB_FILTER_IDX">IWM_CALIB_CFG_BB_FILTER_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="1953">1953</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_LO_LEAKAGE_IDX" title='IWM_CALIB_CFG_LO_LEAKAGE_IDX' data-ref="IWM_CALIB_CFG_LO_LEAKAGE_IDX" data-ref-filename="IWM_CALIB_CFG_LO_LEAKAGE_IDX">IWM_CALIB_CFG_LO_LEAKAGE_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="1954">1954</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_TX_IQ_IDX" title='IWM_CALIB_CFG_TX_IQ_IDX' data-ref="IWM_CALIB_CFG_TX_IQ_IDX" data-ref-filename="IWM_CALIB_CFG_TX_IQ_IDX">IWM_CALIB_CFG_TX_IQ_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="1955">1955</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_TX_IQ_SKEW_IDX" title='IWM_CALIB_CFG_TX_IQ_SKEW_IDX' data-ref="IWM_CALIB_CFG_TX_IQ_SKEW_IDX" data-ref-filename="IWM_CALIB_CFG_TX_IQ_SKEW_IDX">IWM_CALIB_CFG_TX_IQ_SKEW_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="1956">1956</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_RX_IQ_IDX" title='IWM_CALIB_CFG_RX_IQ_IDX' data-ref="IWM_CALIB_CFG_RX_IQ_IDX" data-ref-filename="IWM_CALIB_CFG_RX_IQ_IDX">IWM_CALIB_CFG_RX_IQ_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="1957">1957</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_RX_IQ_SKEW_IDX" title='IWM_CALIB_CFG_RX_IQ_SKEW_IDX' data-ref="IWM_CALIB_CFG_RX_IQ_SKEW_IDX" data-ref-filename="IWM_CALIB_CFG_RX_IQ_SKEW_IDX">IWM_CALIB_CFG_RX_IQ_SKEW_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="1958">1958</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_SENSITIVITY_IDX" title='IWM_CALIB_CFG_SENSITIVITY_IDX' data-ref="IWM_CALIB_CFG_SENSITIVITY_IDX" data-ref-filename="IWM_CALIB_CFG_SENSITIVITY_IDX">IWM_CALIB_CFG_SENSITIVITY_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="1959">1959</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_CHAIN_NOISE_IDX" title='IWM_CALIB_CFG_CHAIN_NOISE_IDX' data-ref="IWM_CALIB_CFG_CHAIN_NOISE_IDX" data-ref-filename="IWM_CALIB_CFG_CHAIN_NOISE_IDX">IWM_CALIB_CFG_CHAIN_NOISE_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="1960">1960</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_DISCONNECTED_ANT_IDX" title='IWM_CALIB_CFG_DISCONNECTED_ANT_IDX' data-ref="IWM_CALIB_CFG_DISCONNECTED_ANT_IDX" data-ref-filename="IWM_CALIB_CFG_DISCONNECTED_ANT_IDX">IWM_CALIB_CFG_DISCONNECTED_ANT_IDX</dfn>	= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="1961">1961</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_ANT_COUPLING_IDX" title='IWM_CALIB_CFG_ANT_COUPLING_IDX' data-ref="IWM_CALIB_CFG_ANT_COUPLING_IDX" data-ref-filename="IWM_CALIB_CFG_ANT_COUPLING_IDX">IWM_CALIB_CFG_ANT_COUPLING_IDX</dfn>		= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="1962">1962</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_DAC_IDX" title='IWM_CALIB_CFG_DAC_IDX' data-ref="IWM_CALIB_CFG_DAC_IDX" data-ref-filename="IWM_CALIB_CFG_DAC_IDX">IWM_CALIB_CFG_DAC_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="1963">1963</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_ABS_IDX" title='IWM_CALIB_CFG_ABS_IDX' data-ref="IWM_CALIB_CFG_ABS_IDX" data-ref-filename="IWM_CALIB_CFG_ABS_IDX">IWM_CALIB_CFG_ABS_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="1964">1964</th><td>	<dfn class="enum" id="IWM_CALIB_CFG_AGC_IDX" title='IWM_CALIB_CFG_AGC_IDX' data-ref="IWM_CALIB_CFG_AGC_IDX" data-ref-filename="IWM_CALIB_CFG_AGC_IDX">IWM_CALIB_CFG_AGC_IDX</dfn>			= (<var>1</var> &lt;&lt; <var>18</var>),</td></tr>
<tr><th id="1965">1965</th><td>};</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td><i>/*</i></td></tr>
<tr><th id="1968">1968</th><td><i> * Phy configuration command.</i></td></tr>
<tr><th id="1969">1969</th><td><i> */</i></td></tr>
<tr><th id="1970">1970</th><td><b>struct</b> <dfn class="type def" id="iwm_phy_cfg_cmd" title='iwm_phy_cfg_cmd' data-ref="iwm_phy_cfg_cmd" data-ref-filename="iwm_phy_cfg_cmd">iwm_phy_cfg_cmd</dfn> {</td></tr>
<tr><th id="1971">1971</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="iwm_phy_cfg_cmd::phy_cfg" title='iwm_phy_cfg_cmd::phy_cfg' data-ref="iwm_phy_cfg_cmd::phy_cfg" data-ref-filename="iwm_phy_cfg_cmd..phy_cfg">phy_cfg</dfn>;</td></tr>
<tr><th id="1972">1972</th><td>	<b>struct</b> <a class="type" href="#iwm_calib_ctrl" title='iwm_calib_ctrl' data-ref="iwm_calib_ctrl" data-ref-filename="iwm_calib_ctrl">iwm_calib_ctrl</a> <dfn class="decl field" id="iwm_phy_cfg_cmd::calib_control" title='iwm_phy_cfg_cmd::calib_control' data-ref="iwm_phy_cfg_cmd::calib_control" data-ref-filename="iwm_phy_cfg_cmd..calib_control">calib_control</dfn>;</td></tr>
<tr><th id="1973">1973</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RADIO_TYPE" data-ref="_M/IWM_PHY_CFG_RADIO_TYPE">IWM_PHY_CFG_RADIO_TYPE</dfn>	((1 &lt;&lt; 0) | (1 &lt;&lt; 1))</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RADIO_STEP" data-ref="_M/IWM_PHY_CFG_RADIO_STEP">IWM_PHY_CFG_RADIO_STEP</dfn>	((1 &lt;&lt; 2) | (1 &lt;&lt; 3))</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RADIO_DASH" data-ref="_M/IWM_PHY_CFG_RADIO_DASH">IWM_PHY_CFG_RADIO_DASH</dfn>	((1 &lt;&lt; 4) | (1 &lt;&lt; 5))</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_PRODUCT_NUMBER" data-ref="_M/IWM_PHY_CFG_PRODUCT_NUMBER">IWM_PHY_CFG_PRODUCT_NUMBER</dfn>	((1 &lt;&lt; 6) | (1 &lt;&lt; 7))</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_TX_CHAIN_A" data-ref="_M/IWM_PHY_CFG_TX_CHAIN_A">IWM_PHY_CFG_TX_CHAIN_A</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_TX_CHAIN_B" data-ref="_M/IWM_PHY_CFG_TX_CHAIN_B">IWM_PHY_CFG_TX_CHAIN_B</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_TX_CHAIN_C" data-ref="_M/IWM_PHY_CFG_TX_CHAIN_C">IWM_PHY_CFG_TX_CHAIN_C</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RX_CHAIN_A" data-ref="_M/IWM_PHY_CFG_RX_CHAIN_A">IWM_PHY_CFG_RX_CHAIN_A</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RX_CHAIN_B" data-ref="_M/IWM_PHY_CFG_RX_CHAIN_B">IWM_PHY_CFG_RX_CHAIN_B</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_CFG_RX_CHAIN_C" data-ref="_M/IWM_PHY_CFG_RX_CHAIN_C">IWM_PHY_CFG_RX_CHAIN_C</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td><i>/*</i></td></tr>
<tr><th id="1987">1987</th><td><i> * PHY db</i></td></tr>
<tr><th id="1988">1988</th><td><i> */</i></td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td><b>enum</b> <dfn class="type def" id="iwm_phy_db_section_type" title='iwm_phy_db_section_type' data-ref="iwm_phy_db_section_type" data-ref-filename="iwm_phy_db_section_type">iwm_phy_db_section_type</dfn> {</td></tr>
<tr><th id="1991">1991</th><td>	<dfn class="enum" id="IWM_PHY_DB_CFG" title='IWM_PHY_DB_CFG' data-ref="IWM_PHY_DB_CFG" data-ref-filename="IWM_PHY_DB_CFG">IWM_PHY_DB_CFG</dfn> = <var>1</var>,</td></tr>
<tr><th id="1992">1992</th><td>	<dfn class="enum" id="IWM_PHY_DB_CALIB_NCH" title='IWM_PHY_DB_CALIB_NCH' data-ref="IWM_PHY_DB_CALIB_NCH" data-ref-filename="IWM_PHY_DB_CALIB_NCH">IWM_PHY_DB_CALIB_NCH</dfn>,</td></tr>
<tr><th id="1993">1993</th><td>	<dfn class="enum" id="IWM_PHY_DB_UNUSED" title='IWM_PHY_DB_UNUSED' data-ref="IWM_PHY_DB_UNUSED" data-ref-filename="IWM_PHY_DB_UNUSED">IWM_PHY_DB_UNUSED</dfn>,</td></tr>
<tr><th id="1994">1994</th><td>	<dfn class="enum" id="IWM_PHY_DB_CALIB_CHG_PAPD" title='IWM_PHY_DB_CALIB_CHG_PAPD' data-ref="IWM_PHY_DB_CALIB_CHG_PAPD" data-ref-filename="IWM_PHY_DB_CALIB_CHG_PAPD">IWM_PHY_DB_CALIB_CHG_PAPD</dfn>,</td></tr>
<tr><th id="1995">1995</th><td>	<dfn class="enum" id="IWM_PHY_DB_CALIB_CHG_TXP" title='IWM_PHY_DB_CALIB_CHG_TXP' data-ref="IWM_PHY_DB_CALIB_CHG_TXP" data-ref-filename="IWM_PHY_DB_CALIB_CHG_TXP">IWM_PHY_DB_CALIB_CHG_TXP</dfn>,</td></tr>
<tr><th id="1996">1996</th><td>	<dfn class="enum" id="IWM_PHY_DB_MAX" title='IWM_PHY_DB_MAX' data-ref="IWM_PHY_DB_MAX" data-ref-filename="IWM_PHY_DB_MAX">IWM_PHY_DB_MAX</dfn></td></tr>
<tr><th id="1997">1997</th><td>};</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td><i>/*</i></td></tr>
<tr><th id="2000">2000</th><td><i> * phy db - configure operational ucode</i></td></tr>
<tr><th id="2001">2001</th><td><i> */</i></td></tr>
<tr><th id="2002">2002</th><td><b>struct</b> <dfn class="type def" id="iwm_phy_db_cmd" title='iwm_phy_db_cmd' data-ref="iwm_phy_db_cmd" data-ref-filename="iwm_phy_db_cmd">iwm_phy_db_cmd</dfn> {</td></tr>
<tr><th id="2003">2003</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_phy_db_cmd::type" title='iwm_phy_db_cmd::type' data-ref="iwm_phy_db_cmd::type" data-ref-filename="iwm_phy_db_cmd..type">type</dfn>;</td></tr>
<tr><th id="2004">2004</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_phy_db_cmd::length" title='iwm_phy_db_cmd::length' data-ref="iwm_phy_db_cmd::length" data-ref-filename="iwm_phy_db_cmd..length">length</dfn>;</td></tr>
<tr><th id="2005">2005</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_phy_db_cmd::data" title='iwm_phy_db_cmd::data' data-ref="iwm_phy_db_cmd::data" data-ref-filename="iwm_phy_db_cmd..data">data</dfn>[];</td></tr>
<tr><th id="2006">2006</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td><i>/* for parsing of tx power channel group data that comes from the firmware*/</i></td></tr>
<tr><th id="2009">2009</th><td><b>struct</b> <dfn class="type def" id="iwm_phy_db_chg_txp" title='iwm_phy_db_chg_txp' data-ref="iwm_phy_db_chg_txp" data-ref-filename="iwm_phy_db_chg_txp">iwm_phy_db_chg_txp</dfn> {</td></tr>
<tr><th id="2010">2010</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_db_chg_txp::space" title='iwm_phy_db_chg_txp::space' data-ref="iwm_phy_db_chg_txp::space" data-ref-filename="iwm_phy_db_chg_txp..space">space</dfn>;</td></tr>
<tr><th id="2011">2011</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_phy_db_chg_txp::max_channel_idx" title='iwm_phy_db_chg_txp::max_channel_idx' data-ref="iwm_phy_db_chg_txp::max_channel_idx" data-ref-filename="iwm_phy_db_chg_txp..max_channel_idx">max_channel_idx</dfn>;</td></tr>
<tr><th id="2012">2012</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td><i>/*</i></td></tr>
<tr><th id="2015">2015</th><td><i> * phy db - Receive phy db chunk after calibrations</i></td></tr>
<tr><th id="2016">2016</th><td><i> */</i></td></tr>
<tr><th id="2017">2017</th><td><b>struct</b> <dfn class="type def" id="iwm_calib_res_notif_phy_db" title='iwm_calib_res_notif_phy_db' data-ref="iwm_calib_res_notif_phy_db" data-ref-filename="iwm_calib_res_notif_phy_db">iwm_calib_res_notif_phy_db</dfn> {</td></tr>
<tr><th id="2018">2018</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_calib_res_notif_phy_db::type" title='iwm_calib_res_notif_phy_db::type' data-ref="iwm_calib_res_notif_phy_db::type" data-ref-filename="iwm_calib_res_notif_phy_db..type">type</dfn>;</td></tr>
<tr><th id="2019">2019</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_calib_res_notif_phy_db::length" title='iwm_calib_res_notif_phy_db::length' data-ref="iwm_calib_res_notif_phy_db::length" data-ref-filename="iwm_calib_res_notif_phy_db..length">length</dfn>;</td></tr>
<tr><th id="2020">2020</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_calib_res_notif_phy_db::data" title='iwm_calib_res_notif_phy_db::data' data-ref="iwm_calib_res_notif_phy_db::data" data-ref-filename="iwm_calib_res_notif_phy_db..data">data</dfn>[];</td></tr>
<tr><th id="2021">2021</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td><i>/* 7k family NVM HW-Section offset (in words) definitions */</i></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_ADDR" data-ref="_M/IWM_HW_ADDR">IWM_HW_ADDR</dfn>	0x15</u></td></tr>
<tr><th id="2025">2025</th><td><i>/* 7k family NVM SW-Section offset (in words) definitions */</i></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SW_SECTION" data-ref="_M/IWM_NVM_SW_SECTION">IWM_NVM_SW_SECTION</dfn>	0x1C0</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_VERSION" data-ref="_M/IWM_NVM_VERSION">IWM_NVM_VERSION</dfn>		0</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/IWM_RADIO_CFG" data-ref="_M/IWM_RADIO_CFG">IWM_RADIO_CFG</dfn>		1</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/IWM_SKU" data-ref="_M/IWM_SKU">IWM_SKU</dfn>			2</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/IWM_N_HW_ADDRS" data-ref="_M/IWM_N_HW_ADDRS">IWM_N_HW_ADDRS</dfn>		3</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNELS" data-ref="_M/IWM_NVM_CHANNELS">IWM_NVM_CHANNELS</dfn>	0x1E0 - IWM_NVM_SW_SECTION</u></td></tr>
<tr><th id="2032">2032</th><td><i>/* 7k family NVM calibration section offset (in words) definitions */</i></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CALIB_SECTION" data-ref="_M/IWM_NVM_CALIB_SECTION">IWM_NVM_CALIB_SECTION</dfn>	0x2B8</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/IWM_XTAL_CALIB" data-ref="_M/IWM_XTAL_CALIB">IWM_XTAL_CALIB</dfn>		(0x316 - IWM_NVM_CALIB_SECTION)</u></td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td><i>/* 8k family NVM HW-Section offset (in words) definitions */</i></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_ADDR0_WFPM_8000" data-ref="_M/IWM_HW_ADDR0_WFPM_8000">IWM_HW_ADDR0_WFPM_8000</dfn>		0x12</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_ADDR1_WFPM_8000" data-ref="_M/IWM_HW_ADDR1_WFPM_8000">IWM_HW_ADDR1_WFPM_8000</dfn>		0x16</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_ADDR0_PCIE_8000" data-ref="_M/IWM_HW_ADDR0_PCIE_8000">IWM_HW_ADDR0_PCIE_8000</dfn>		0x8A</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/IWM_HW_ADDR1_PCIE_8000" data-ref="_M/IWM_HW_ADDR1_PCIE_8000">IWM_HW_ADDR1_PCIE_8000</dfn>		0x8E</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/IWM_MAC_ADDRESS_OVERRIDE_8000" data-ref="_M/IWM_MAC_ADDRESS_OVERRIDE_8000">IWM_MAC_ADDRESS_OVERRIDE_8000</dfn>	1</u></td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><i>/* 8k family NVM SW-Section offset (in words) definitions */</i></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SW_SECTION_8000" data-ref="_M/IWM_NVM_SW_SECTION_8000">IWM_NVM_SW_SECTION_8000</dfn>	0x1C0</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_VERSION_8000" data-ref="_M/IWM_NVM_VERSION_8000">IWM_NVM_VERSION_8000</dfn>	0</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/IWM_RADIO_CFG_8000" data-ref="_M/IWM_RADIO_CFG_8000">IWM_RADIO_CFG_8000</dfn>	0</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/IWM_SKU_8000" data-ref="_M/IWM_SKU_8000">IWM_SKU_8000</dfn>		2</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/IWM_N_HW_ADDRS_8000" data-ref="_M/IWM_N_HW_ADDRS_8000">IWM_N_HW_ADDRS_8000</dfn>	3</u></td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td><i>/* 8k family NVM REGULATORY -Section offset (in words) definitions */</i></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNELS_8000" data-ref="_M/IWM_NVM_CHANNELS_8000">IWM_NVM_CHANNELS_8000</dfn>		0</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_LAR_OFFSET_8000_OLD" data-ref="_M/IWM_NVM_LAR_OFFSET_8000_OLD">IWM_NVM_LAR_OFFSET_8000_OLD</dfn>	0x4C7</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_LAR_OFFSET_8000" data-ref="_M/IWM_NVM_LAR_OFFSET_8000">IWM_NVM_LAR_OFFSET_8000</dfn>		0x507</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_LAR_ENABLED_8000" data-ref="_M/IWM_NVM_LAR_ENABLED_8000">IWM_NVM_LAR_ENABLED_8000</dfn>	0x7</u></td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td><i>/* 8k family NVM calibration section offset (in words) definitions */</i></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CALIB_SECTION_8000" data-ref="_M/IWM_NVM_CALIB_SECTION_8000">IWM_NVM_CALIB_SECTION_8000</dfn>	0x2B8</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/IWM_XTAL_CALIB_8000" data-ref="_M/IWM_XTAL_CALIB_8000">IWM_XTAL_CALIB_8000</dfn>		(0x316 - IWM_NVM_CALIB_SECTION_8000)</u></td></tr>
<tr><th id="2059">2059</th><td></td></tr>
<tr><th id="2060">2060</th><td><i>/* SKU Capabilities (actual values from NVM definition) */</i></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SKU_CAP_BAND_24GHZ" data-ref="_M/IWM_NVM_SKU_CAP_BAND_24GHZ">IWM_NVM_SKU_CAP_BAND_24GHZ</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SKU_CAP_BAND_52GHZ" data-ref="_M/IWM_NVM_SKU_CAP_BAND_52GHZ">IWM_NVM_SKU_CAP_BAND_52GHZ</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SKU_CAP_11N_ENABLE" data-ref="_M/IWM_NVM_SKU_CAP_11N_ENABLE">IWM_NVM_SKU_CAP_11N_ENABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SKU_CAP_11AC_ENABLE" data-ref="_M/IWM_NVM_SKU_CAP_11AC_ENABLE">IWM_NVM_SKU_CAP_11AC_ENABLE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_SKU_CAP_MIMO_DISABLE" data-ref="_M/IWM_NVM_SKU_CAP_MIMO_DISABLE">IWM_NVM_SKU_CAP_MIMO_DISABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td><i>/* radio config bits (actual values from NVM definition) */</i></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_DASH_MSK" data-ref="_M/IWM_NVM_RF_CFG_DASH_MSK">IWM_NVM_RF_CFG_DASH_MSK</dfn>(x)   (x &amp; 0x3)         /* bits 0-1   */</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_STEP_MSK" data-ref="_M/IWM_NVM_RF_CFG_STEP_MSK">IWM_NVM_RF_CFG_STEP_MSK</dfn>(x)   ((x &gt;&gt; 2)  &amp; 0x3) /* bits 2-3   */</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_TYPE_MSK" data-ref="_M/IWM_NVM_RF_CFG_TYPE_MSK">IWM_NVM_RF_CFG_TYPE_MSK</dfn>(x)   ((x &gt;&gt; 4)  &amp; 0x3) /* bits 4-5   */</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_PNUM_MSK" data-ref="_M/IWM_NVM_RF_CFG_PNUM_MSK">IWM_NVM_RF_CFG_PNUM_MSK</dfn>(x)   ((x &gt;&gt; 6)  &amp; 0x3) /* bits 6-7   */</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_TX_ANT_MSK" data-ref="_M/IWM_NVM_RF_CFG_TX_ANT_MSK">IWM_NVM_RF_CFG_TX_ANT_MSK</dfn>(x) ((x &gt;&gt; 8)  &amp; 0xF) /* bits 8-11  */</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_RX_ANT_MSK" data-ref="_M/IWM_NVM_RF_CFG_RX_ANT_MSK">IWM_NVM_RF_CFG_RX_ANT_MSK</dfn>(x) ((x &gt;&gt; 12) &amp; 0xF) /* bits 12-15 */</u></td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_PNUM_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_PNUM_MSK_8000">IWM_NVM_RF_CFG_PNUM_MSK_8000</dfn>(x)		(x &amp; 0xF)</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_DASH_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_DASH_MSK_8000">IWM_NVM_RF_CFG_DASH_MSK_8000</dfn>(x)		((x &gt;&gt; 4) &amp; 0xF)</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_STEP_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_STEP_MSK_8000">IWM_NVM_RF_CFG_STEP_MSK_8000</dfn>(x)		((x &gt;&gt; 8) &amp; 0xF)</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_TYPE_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_TYPE_MSK_8000">IWM_NVM_RF_CFG_TYPE_MSK_8000</dfn>(x)		((x &gt;&gt; 12) &amp; 0xFFF)</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_TX_ANT_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_TX_ANT_MSK_8000">IWM_NVM_RF_CFG_TX_ANT_MSK_8000</dfn>(x)	((x &gt;&gt; 24) &amp; 0xF)</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_RF_CFG_RX_ANT_MSK_8000" data-ref="_M/IWM_NVM_RF_CFG_RX_ANT_MSK_8000">IWM_NVM_RF_CFG_RX_ANT_MSK_8000</dfn>(x)	((x &gt;&gt; 28) &amp; 0xF)</u></td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_MAX_TX_POWER" data-ref="_M/DEFAULT_MAX_TX_POWER">DEFAULT_MAX_TX_POWER</dfn> 16</u></td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td><i>/*</i></td></tr>
<tr><th id="2085">2085</th><td><i> * channel flags in NVM</i></td></tr>
<tr><th id="2086">2086</th><td><i> * @IWM_NVM_CHANNEL_VALID: channel is usable for this SKU/geo</i></td></tr>
<tr><th id="2087">2087</th><td><i> * @IWM_NVM_CHANNEL_IBSS: usable as an IBSS channel</i></td></tr>
<tr><th id="2088">2088</th><td><i> * @IWM_NVM_CHANNEL_ACTIVE: active scanning allowed</i></td></tr>
<tr><th id="2089">2089</th><td><i> * @IWM_NVM_CHANNEL_RADAR: radar detection required</i></td></tr>
<tr><th id="2090">2090</th><td><i> * @IWM_NVM_CHANNEL_DFS: dynamic freq selection candidate</i></td></tr>
<tr><th id="2091">2091</th><td><i> * @IWM_NVM_CHANNEL_WIDE: 20 MHz channel okay (?)</i></td></tr>
<tr><th id="2092">2092</th><td><i> * @IWM_NVM_CHANNEL_40MHZ: 40 MHz channel okay (?)</i></td></tr>
<tr><th id="2093">2093</th><td><i> * @IWM_NVM_CHANNEL_80MHZ: 80 MHz channel okay (?)</i></td></tr>
<tr><th id="2094">2094</th><td><i> * @IWM_NVM_CHANNEL_160MHZ: 160 MHz channel okay (?)</i></td></tr>
<tr><th id="2095">2095</th><td><i> */</i></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_VALID" data-ref="_M/IWM_NVM_CHANNEL_VALID">IWM_NVM_CHANNEL_VALID</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_IBSS" data-ref="_M/IWM_NVM_CHANNEL_IBSS">IWM_NVM_CHANNEL_IBSS</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_ACTIVE" data-ref="_M/IWM_NVM_CHANNEL_ACTIVE">IWM_NVM_CHANNEL_ACTIVE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_RADAR" data-ref="_M/IWM_NVM_CHANNEL_RADAR">IWM_NVM_CHANNEL_RADAR</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_DFS" data-ref="_M/IWM_NVM_CHANNEL_DFS">IWM_NVM_CHANNEL_DFS</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_WIDE" data-ref="_M/IWM_NVM_CHANNEL_WIDE">IWM_NVM_CHANNEL_WIDE</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_40MHZ" data-ref="_M/IWM_NVM_CHANNEL_40MHZ">IWM_NVM_CHANNEL_40MHZ</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_80MHZ" data-ref="_M/IWM_NVM_CHANNEL_80MHZ">IWM_NVM_CHANNEL_80MHZ</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/IWM_NVM_CHANNEL_160MHZ" data-ref="_M/IWM_NVM_CHANNEL_160MHZ">IWM_NVM_CHANNEL_160MHZ</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td><i>/* Target of the IWM_NVM_ACCESS_CMD */</i></td></tr>
<tr><th id="2107">2107</th><td><b>enum</b> {</td></tr>
<tr><th id="2108">2108</th><td>	<dfn class="enum" id="IWM_NVM_ACCESS_TARGET_CACHE" title='IWM_NVM_ACCESS_TARGET_CACHE' data-ref="IWM_NVM_ACCESS_TARGET_CACHE" data-ref-filename="IWM_NVM_ACCESS_TARGET_CACHE">IWM_NVM_ACCESS_TARGET_CACHE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2109">2109</th><td>	<dfn class="enum" id="IWM_NVM_ACCESS_TARGET_OTP" title='IWM_NVM_ACCESS_TARGET_OTP' data-ref="IWM_NVM_ACCESS_TARGET_OTP" data-ref-filename="IWM_NVM_ACCESS_TARGET_OTP">IWM_NVM_ACCESS_TARGET_OTP</dfn> = <var>1</var>,</td></tr>
<tr><th id="2110">2110</th><td>	<dfn class="enum" id="IWM_NVM_ACCESS_TARGET_EEPROM" title='IWM_NVM_ACCESS_TARGET_EEPROM' data-ref="IWM_NVM_ACCESS_TARGET_EEPROM" data-ref-filename="IWM_NVM_ACCESS_TARGET_EEPROM">IWM_NVM_ACCESS_TARGET_EEPROM</dfn> = <var>2</var>,</td></tr>
<tr><th id="2111">2111</th><td>};</td></tr>
<tr><th id="2112">2112</th><td></td></tr>
<tr><th id="2113">2113</th><td><i>/* Section types for IWM_NVM_ACCESS_CMD */</i></td></tr>
<tr><th id="2114">2114</th><td><b>enum</b> {</td></tr>
<tr><th id="2115">2115</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_HW" title='IWM_NVM_SECTION_TYPE_HW' data-ref="IWM_NVM_SECTION_TYPE_HW" data-ref-filename="IWM_NVM_SECTION_TYPE_HW">IWM_NVM_SECTION_TYPE_HW</dfn> = <var>0</var>,</td></tr>
<tr><th id="2116">2116</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_SW" title='IWM_NVM_SECTION_TYPE_SW' data-ref="IWM_NVM_SECTION_TYPE_SW" data-ref-filename="IWM_NVM_SECTION_TYPE_SW">IWM_NVM_SECTION_TYPE_SW</dfn>,</td></tr>
<tr><th id="2117">2117</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_PAPD" title='IWM_NVM_SECTION_TYPE_PAPD' data-ref="IWM_NVM_SECTION_TYPE_PAPD" data-ref-filename="IWM_NVM_SECTION_TYPE_PAPD">IWM_NVM_SECTION_TYPE_PAPD</dfn>,</td></tr>
<tr><th id="2118">2118</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_REGULATORY" title='IWM_NVM_SECTION_TYPE_REGULATORY' data-ref="IWM_NVM_SECTION_TYPE_REGULATORY" data-ref-filename="IWM_NVM_SECTION_TYPE_REGULATORY">IWM_NVM_SECTION_TYPE_REGULATORY</dfn>,</td></tr>
<tr><th id="2119">2119</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_CALIBRATION" title='IWM_NVM_SECTION_TYPE_CALIBRATION' data-ref="IWM_NVM_SECTION_TYPE_CALIBRATION" data-ref-filename="IWM_NVM_SECTION_TYPE_CALIBRATION">IWM_NVM_SECTION_TYPE_CALIBRATION</dfn>,</td></tr>
<tr><th id="2120">2120</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_PRODUCTION" title='IWM_NVM_SECTION_TYPE_PRODUCTION' data-ref="IWM_NVM_SECTION_TYPE_PRODUCTION" data-ref-filename="IWM_NVM_SECTION_TYPE_PRODUCTION">IWM_NVM_SECTION_TYPE_PRODUCTION</dfn>,</td></tr>
<tr><th id="2121">2121</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_POST_FCS_CALIB" title='IWM_NVM_SECTION_TYPE_POST_FCS_CALIB' data-ref="IWM_NVM_SECTION_TYPE_POST_FCS_CALIB" data-ref-filename="IWM_NVM_SECTION_TYPE_POST_FCS_CALIB">IWM_NVM_SECTION_TYPE_POST_FCS_CALIB</dfn>,</td></tr>
<tr><th id="2122">2122</th><td>	<i>/* 7, 8, 9 unknown */</i></td></tr>
<tr><th id="2123">2123</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_HW_8000" title='IWM_NVM_SECTION_TYPE_HW_8000' data-ref="IWM_NVM_SECTION_TYPE_HW_8000" data-ref-filename="IWM_NVM_SECTION_TYPE_HW_8000">IWM_NVM_SECTION_TYPE_HW_8000</dfn> = <var>10</var>,</td></tr>
<tr><th id="2124">2124</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_MAC_OVERRIDE" title='IWM_NVM_SECTION_TYPE_MAC_OVERRIDE' data-ref="IWM_NVM_SECTION_TYPE_MAC_OVERRIDE" data-ref-filename="IWM_NVM_SECTION_TYPE_MAC_OVERRIDE">IWM_NVM_SECTION_TYPE_MAC_OVERRIDE</dfn>,</td></tr>
<tr><th id="2125">2125</th><td>	<dfn class="enum" id="IWM_NVM_SECTION_TYPE_PHY_SKU" title='IWM_NVM_SECTION_TYPE_PHY_SKU' data-ref="IWM_NVM_SECTION_TYPE_PHY_SKU" data-ref-filename="IWM_NVM_SECTION_TYPE_PHY_SKU">IWM_NVM_SECTION_TYPE_PHY_SKU</dfn>,</td></tr>
<tr><th id="2126">2126</th><td>	<dfn class="enum" id="IWM_NVM_NUM_OF_SECTIONS" title='IWM_NVM_NUM_OF_SECTIONS' data-ref="IWM_NVM_NUM_OF_SECTIONS" data-ref-filename="IWM_NVM_NUM_OF_SECTIONS">IWM_NVM_NUM_OF_SECTIONS</dfn>,</td></tr>
<tr><th id="2127">2127</th><td>};</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2130">2130</th><td><i class="doc"> * struct iwm_nvm_access_cmd_ver2 - Request the device to send an NVM section</i></td></tr>
<tr><th id="2131">2131</th><td><i class="doc"> *<span class="command"> @op</span><span class="arg">_code:</span> 0 - read, 1 - write</i></td></tr>
<tr><th id="2132">2132</th><td><i class="doc"> *<span class="command"> @target</span>: IWM_NVM_ACCESS_TARGET_*</i></td></tr>
<tr><th id="2133">2133</th><td><i class="doc"> *<span class="command"> @type</span>: IWM_NVM_SECTION_TYPE_*</i></td></tr>
<tr><th id="2134">2134</th><td><i class="doc"> *<span class="command"> @offset</span>: offset in bytes into the section</i></td></tr>
<tr><th id="2135">2135</th><td><i class="doc"> *<span class="command"> @length</span>: in bytes, to read/write</i></td></tr>
<tr><th id="2136">2136</th><td><i class="doc"> * <span class="command">@data</span>: if write operation, the data to write. On read its empty</i></td></tr>
<tr><th id="2137">2137</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2138">2138</th><td><b>struct</b> <dfn class="type def" id="iwm_nvm_access_cmd" title='iwm_nvm_access_cmd' data-ref="iwm_nvm_access_cmd" data-ref-filename="iwm_nvm_access_cmd">iwm_nvm_access_cmd</dfn> {</td></tr>
<tr><th id="2139">2139</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::op_code" title='iwm_nvm_access_cmd::op_code' data-ref="iwm_nvm_access_cmd::op_code" data-ref-filename="iwm_nvm_access_cmd..op_code">op_code</dfn>;</td></tr>
<tr><th id="2140">2140</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::target" title='iwm_nvm_access_cmd::target' data-ref="iwm_nvm_access_cmd::target" data-ref-filename="iwm_nvm_access_cmd..target">target</dfn>;</td></tr>
<tr><th id="2141">2141</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::type" title='iwm_nvm_access_cmd::type' data-ref="iwm_nvm_access_cmd::type" data-ref-filename="iwm_nvm_access_cmd..type">type</dfn>;</td></tr>
<tr><th id="2142">2142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::offset" title='iwm_nvm_access_cmd::offset' data-ref="iwm_nvm_access_cmd::offset" data-ref-filename="iwm_nvm_access_cmd..offset">offset</dfn>;</td></tr>
<tr><th id="2143">2143</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::length" title='iwm_nvm_access_cmd::length' data-ref="iwm_nvm_access_cmd::length" data-ref-filename="iwm_nvm_access_cmd..length">length</dfn>;</td></tr>
<tr><th id="2144">2144</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_nvm_access_cmd::data" title='iwm_nvm_access_cmd::data' data-ref="iwm_nvm_access_cmd::data" data-ref-filename="iwm_nvm_access_cmd..data">data</dfn>[];</td></tr>
<tr><th id="2145">2145</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_NVM_ACCESS_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_OF_FW_PAGING_BLOCKS" data-ref="_M/IWM_NUM_OF_FW_PAGING_BLOCKS">IWM_NUM_OF_FW_PAGING_BLOCKS</dfn>	33 /* 32 for data and 1 block for CSS */</u></td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td><i>/*</i></td></tr>
<tr><th id="2150">2150</th><td><i> * struct iwm_fw_paging_cmd - paging layout</i></td></tr>
<tr><th id="2151">2151</th><td><i> *</i></td></tr>
<tr><th id="2152">2152</th><td><i> * (IWM_FW_PAGING_BLOCK_CMD = 0x4f)</i></td></tr>
<tr><th id="2153">2153</th><td><i> *</i></td></tr>
<tr><th id="2154">2154</th><td><i> * Send to FW the paging layout in the driver.</i></td></tr>
<tr><th id="2155">2155</th><td><i> *</i></td></tr>
<tr><th id="2156">2156</th><td><i> * @flags: various flags for the command</i></td></tr>
<tr><th id="2157">2157</th><td><i> * @block_size: the block size in powers of 2</i></td></tr>
<tr><th id="2158">2158</th><td><i> * @block_num: number of blocks specified in the command.</i></td></tr>
<tr><th id="2159">2159</th><td><i> * @device_phy_addr: virtual addresses from device side</i></td></tr>
<tr><th id="2160">2160</th><td><i> *	32 bit address for API version 1, 64 bit address for API version 2.</i></td></tr>
<tr><th id="2161">2161</th><td><i>*/</i></td></tr>
<tr><th id="2162">2162</th><td><b>struct</b> <dfn class="type def" id="iwm_fw_paging_cmd" title='iwm_fw_paging_cmd' data-ref="iwm_fw_paging_cmd" data-ref-filename="iwm_fw_paging_cmd">iwm_fw_paging_cmd</dfn> {</td></tr>
<tr><th id="2163">2163</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_paging_cmd::flags" title='iwm_fw_paging_cmd::flags' data-ref="iwm_fw_paging_cmd::flags" data-ref-filename="iwm_fw_paging_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="2164">2164</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_paging_cmd::block_size" title='iwm_fw_paging_cmd::block_size' data-ref="iwm_fw_paging_cmd::block_size" data-ref-filename="iwm_fw_paging_cmd..block_size">block_size</dfn>;</td></tr>
<tr><th id="2165">2165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_paging_cmd::block_num" title='iwm_fw_paging_cmd::block_num' data-ref="iwm_fw_paging_cmd::block_num" data-ref-filename="iwm_fw_paging_cmd..block_num">block_num</dfn>;</td></tr>
<tr><th id="2166">2166</th><td>	<b>union</b> {</td></tr>
<tr><th id="2167">2167</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_paging_cmd::(anonymous)::addr32" title='iwm_fw_paging_cmd::(anonymous union)::addr32' data-ref="iwm_fw_paging_cmd::(anonymous)::addr32" data-ref-filename="iwm_fw_paging_cmd..(anonymous)..addr32">addr32</dfn>[<a class="macro" href="#2147" title="33" data-ref="_M/IWM_NUM_OF_FW_PAGING_BLOCKS">IWM_NUM_OF_FW_PAGING_BLOCKS</a>];</td></tr>
<tr><th id="2168">2168</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_fw_paging_cmd::(anonymous)::addr64" title='iwm_fw_paging_cmd::(anonymous union)::addr64' data-ref="iwm_fw_paging_cmd::(anonymous)::addr64" data-ref-filename="iwm_fw_paging_cmd..(anonymous)..addr64">addr64</dfn>[<a class="macro" href="#2147" title="33" data-ref="_M/IWM_NUM_OF_FW_PAGING_BLOCKS">IWM_NUM_OF_FW_PAGING_BLOCKS</a>];</td></tr>
<tr><th id="2169">2169</th><td>	} <dfn class="decl field" id="iwm_fw_paging_cmd::device_phy_addr" title='iwm_fw_paging_cmd::device_phy_addr' data-ref="iwm_fw_paging_cmd::device_phy_addr" data-ref-filename="iwm_fw_paging_cmd..device_phy_addr">device_phy_addr</dfn>;</td></tr>
<tr><th id="2170">2170</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* FW_PAGING_BLOCK_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td><i>/*</i></td></tr>
<tr><th id="2173">2173</th><td><i> * Fw items ID's</i></td></tr>
<tr><th id="2174">2174</th><td><i> *</i></td></tr>
<tr><th id="2175">2175</th><td><i> * @IWM_FW_ITEM_ID_PAGING: Address of the pages that the FW will upload</i></td></tr>
<tr><th id="2176">2176</th><td><i> *	download</i></td></tr>
<tr><th id="2177">2177</th><td><i> */</i></td></tr>
<tr><th id="2178">2178</th><td><b>enum</b> <dfn class="type def" id="iwm_fw_item_id" title='iwm_fw_item_id' data-ref="iwm_fw_item_id" data-ref-filename="iwm_fw_item_id">iwm_fw_item_id</dfn> {</td></tr>
<tr><th id="2179">2179</th><td>	<dfn class="enum" id="IWM_FW_ITEM_ID_PAGING" title='IWM_FW_ITEM_ID_PAGING' data-ref="IWM_FW_ITEM_ID_PAGING" data-ref-filename="IWM_FW_ITEM_ID_PAGING">IWM_FW_ITEM_ID_PAGING</dfn> = <var>3</var>,</td></tr>
<tr><th id="2180">2180</th><td>};</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td><i>/*</i></td></tr>
<tr><th id="2183">2183</th><td><i> * struct iwm_fw_get_item_cmd - get an item from the fw</i></td></tr>
<tr><th id="2184">2184</th><td><i> */</i></td></tr>
<tr><th id="2185">2185</th><td><b>struct</b> <dfn class="type def" id="iwm_fw_get_item_cmd" title='iwm_fw_get_item_cmd' data-ref="iwm_fw_get_item_cmd" data-ref-filename="iwm_fw_get_item_cmd">iwm_fw_get_item_cmd</dfn> {</td></tr>
<tr><th id="2186">2186</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_fw_get_item_cmd::item_id" title='iwm_fw_get_item_cmd::item_id' data-ref="iwm_fw_get_item_cmd::item_id" data-ref-filename="iwm_fw_get_item_cmd..item_id">item_id</dfn>;</td></tr>
<tr><th id="2187">2187</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* FW_GET_ITEM_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2190">2190</th><td><i class="doc"> * struct iwm_nvm_access_resp_ver2 - response to IWM_NVM_ACCESS_CMD</i></td></tr>
<tr><th id="2191">2191</th><td><i class="doc"> *<span class="command"> @offset</span>: offset in bytes into the section</i></td></tr>
<tr><th id="2192">2192</th><td><i class="doc"> *<span class="command"> @length</span>: in bytes, either how much was written or read</i></td></tr>
<tr><th id="2193">2193</th><td><i class="doc"> *<span class="command"> @type</span>: IWM_NVM_SECTION_TYPE_*</i></td></tr>
<tr><th id="2194">2194</th><td><i class="doc"> *<span class="command"> @status</span>: 0 for success, fail otherwise</i></td></tr>
<tr><th id="2195">2195</th><td><i class="doc"> * <span class="command">@data</span>: if read operation, the data returned. Empty on write.</i></td></tr>
<tr><th id="2196">2196</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2197">2197</th><td><b>struct</b> <dfn class="type def" id="iwm_nvm_access_resp" title='iwm_nvm_access_resp' data-ref="iwm_nvm_access_resp" data-ref-filename="iwm_nvm_access_resp">iwm_nvm_access_resp</dfn> {</td></tr>
<tr><th id="2198">2198</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_resp::offset" title='iwm_nvm_access_resp::offset' data-ref="iwm_nvm_access_resp::offset" data-ref-filename="iwm_nvm_access_resp..offset">offset</dfn>;</td></tr>
<tr><th id="2199">2199</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_resp::length" title='iwm_nvm_access_resp::length' data-ref="iwm_nvm_access_resp::length" data-ref-filename="iwm_nvm_access_resp..length">length</dfn>;</td></tr>
<tr><th id="2200">2200</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_resp::type" title='iwm_nvm_access_resp::type' data-ref="iwm_nvm_access_resp::type" data-ref-filename="iwm_nvm_access_resp..type">type</dfn>;</td></tr>
<tr><th id="2201">2201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nvm_access_resp::status" title='iwm_nvm_access_resp::status' data-ref="iwm_nvm_access_resp::status" data-ref-filename="iwm_nvm_access_resp..status">status</dfn>;</td></tr>
<tr><th id="2202">2202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_nvm_access_resp::data" title='iwm_nvm_access_resp::data' data-ref="iwm_nvm_access_resp::data" data-ref-filename="iwm_nvm_access_resp..data">data</dfn>[];</td></tr>
<tr><th id="2203">2203</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_NVM_ACCESS_CMD_RESP_API_S_VER_2 */</i></td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td><i>/* IWM_ALIVE 0x1 */</i></td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><i>/* alive response is_valid values */</i></td></tr>
<tr><th id="2208">2208</th><td><u>#define <dfn class="macro" id="_M/IWM_ALIVE_RESP_UCODE_OK" data-ref="_M/IWM_ALIVE_RESP_UCODE_OK">IWM_ALIVE_RESP_UCODE_OK</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/IWM_ALIVE_RESP_RFKILL" data-ref="_M/IWM_ALIVE_RESP_RFKILL">IWM_ALIVE_RESP_RFKILL</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td><i>/* alive response ver_type values */</i></td></tr>
<tr><th id="2212">2212</th><td><b>enum</b> {</td></tr>
<tr><th id="2213">2213</th><td>	<dfn class="enum" id="IWM_FW_TYPE_HW" title='IWM_FW_TYPE_HW' data-ref="IWM_FW_TYPE_HW" data-ref-filename="IWM_FW_TYPE_HW">IWM_FW_TYPE_HW</dfn> = <var>0</var>,</td></tr>
<tr><th id="2214">2214</th><td>	<dfn class="enum" id="IWM_FW_TYPE_PROT" title='IWM_FW_TYPE_PROT' data-ref="IWM_FW_TYPE_PROT" data-ref-filename="IWM_FW_TYPE_PROT">IWM_FW_TYPE_PROT</dfn> = <var>1</var>,</td></tr>
<tr><th id="2215">2215</th><td>	<dfn class="enum" id="IWM_FW_TYPE_AP" title='IWM_FW_TYPE_AP' data-ref="IWM_FW_TYPE_AP" data-ref-filename="IWM_FW_TYPE_AP">IWM_FW_TYPE_AP</dfn> = <var>2</var>,</td></tr>
<tr><th id="2216">2216</th><td>	<dfn class="enum" id="IWM_FW_TYPE_WOWLAN" title='IWM_FW_TYPE_WOWLAN' data-ref="IWM_FW_TYPE_WOWLAN" data-ref-filename="IWM_FW_TYPE_WOWLAN">IWM_FW_TYPE_WOWLAN</dfn> = <var>3</var>,</td></tr>
<tr><th id="2217">2217</th><td>	<dfn class="enum" id="IWM_FW_TYPE_TIMING" title='IWM_FW_TYPE_TIMING' data-ref="IWM_FW_TYPE_TIMING" data-ref-filename="IWM_FW_TYPE_TIMING">IWM_FW_TYPE_TIMING</dfn> = <var>4</var>,</td></tr>
<tr><th id="2218">2218</th><td>	<dfn class="enum" id="IWM_FW_TYPE_WIPAN" title='IWM_FW_TYPE_WIPAN' data-ref="IWM_FW_TYPE_WIPAN" data-ref-filename="IWM_FW_TYPE_WIPAN">IWM_FW_TYPE_WIPAN</dfn> = <var>5</var></td></tr>
<tr><th id="2219">2219</th><td>};</td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><i>/* alive response ver_subtype values */</i></td></tr>
<tr><th id="2222">2222</th><td><b>enum</b> {</td></tr>
<tr><th id="2223">2223</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_FULL_FEATURE" title='IWM_FW_SUBTYPE_FULL_FEATURE' data-ref="IWM_FW_SUBTYPE_FULL_FEATURE" data-ref-filename="IWM_FW_SUBTYPE_FULL_FEATURE">IWM_FW_SUBTYPE_FULL_FEATURE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2224">2224</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_BOOTSRAP" title='IWM_FW_SUBTYPE_BOOTSRAP' data-ref="IWM_FW_SUBTYPE_BOOTSRAP" data-ref-filename="IWM_FW_SUBTYPE_BOOTSRAP">IWM_FW_SUBTYPE_BOOTSRAP</dfn> = <var>1</var>, <i>/* Not valid */</i></td></tr>
<tr><th id="2225">2225</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_REDUCED" title='IWM_FW_SUBTYPE_REDUCED' data-ref="IWM_FW_SUBTYPE_REDUCED" data-ref-filename="IWM_FW_SUBTYPE_REDUCED">IWM_FW_SUBTYPE_REDUCED</dfn> = <var>2</var>,</td></tr>
<tr><th id="2226">2226</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_ALIVE_ONLY" title='IWM_FW_SUBTYPE_ALIVE_ONLY' data-ref="IWM_FW_SUBTYPE_ALIVE_ONLY" data-ref-filename="IWM_FW_SUBTYPE_ALIVE_ONLY">IWM_FW_SUBTYPE_ALIVE_ONLY</dfn> = <var>3</var>,</td></tr>
<tr><th id="2227">2227</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_WOWLAN" title='IWM_FW_SUBTYPE_WOWLAN' data-ref="IWM_FW_SUBTYPE_WOWLAN" data-ref-filename="IWM_FW_SUBTYPE_WOWLAN">IWM_FW_SUBTYPE_WOWLAN</dfn> = <var>4</var>,</td></tr>
<tr><th id="2228">2228</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_AP_SUBTYPE" title='IWM_FW_SUBTYPE_AP_SUBTYPE' data-ref="IWM_FW_SUBTYPE_AP_SUBTYPE" data-ref-filename="IWM_FW_SUBTYPE_AP_SUBTYPE">IWM_FW_SUBTYPE_AP_SUBTYPE</dfn> = <var>5</var>,</td></tr>
<tr><th id="2229">2229</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_WIPAN" title='IWM_FW_SUBTYPE_WIPAN' data-ref="IWM_FW_SUBTYPE_WIPAN" data-ref-filename="IWM_FW_SUBTYPE_WIPAN">IWM_FW_SUBTYPE_WIPAN</dfn> = <var>6</var>,</td></tr>
<tr><th id="2230">2230</th><td>	<dfn class="enum" id="IWM_FW_SUBTYPE_INITIALIZE" title='IWM_FW_SUBTYPE_INITIALIZE' data-ref="IWM_FW_SUBTYPE_INITIALIZE" data-ref-filename="IWM_FW_SUBTYPE_INITIALIZE">IWM_FW_SUBTYPE_INITIALIZE</dfn> = <var>9</var></td></tr>
<tr><th id="2231">2231</th><td>};</td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/IWM_ALIVE_STATUS_ERR" data-ref="_M/IWM_ALIVE_STATUS_ERR">IWM_ALIVE_STATUS_ERR</dfn> 0xDEAD</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/IWM_ALIVE_STATUS_OK" data-ref="_M/IWM_ALIVE_STATUS_OK">IWM_ALIVE_STATUS_OK</dfn> 0xCAFE</u></td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td><u>#define <dfn class="macro" id="_M/IWM_ALIVE_FLG_RFKILL" data-ref="_M/IWM_ALIVE_FLG_RFKILL">IWM_ALIVE_FLG_RFKILL</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td><b>struct</b> <dfn class="type def" id="iwm_alive_resp_v1" title='iwm_alive_resp_v1' data-ref="iwm_alive_resp_v1" data-ref-filename="iwm_alive_resp_v1">iwm_alive_resp_v1</dfn> {</td></tr>
<tr><th id="2239">2239</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::status" title='iwm_alive_resp_v1::status' data-ref="iwm_alive_resp_v1::status" data-ref-filename="iwm_alive_resp_v1..status">status</dfn>;</td></tr>
<tr><th id="2240">2240</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::flags" title='iwm_alive_resp_v1::flags' data-ref="iwm_alive_resp_v1::flags" data-ref-filename="iwm_alive_resp_v1..flags">flags</dfn>;</td></tr>
<tr><th id="2241">2241</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::ucode_minor" title='iwm_alive_resp_v1::ucode_minor' data-ref="iwm_alive_resp_v1::ucode_minor" data-ref-filename="iwm_alive_resp_v1..ucode_minor">ucode_minor</dfn>;</td></tr>
<tr><th id="2242">2242</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::ucode_major" title='iwm_alive_resp_v1::ucode_major' data-ref="iwm_alive_resp_v1::ucode_major" data-ref-filename="iwm_alive_resp_v1..ucode_major">ucode_major</dfn>;</td></tr>
<tr><th id="2243">2243</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::id" title='iwm_alive_resp_v1::id' data-ref="iwm_alive_resp_v1::id" data-ref-filename="iwm_alive_resp_v1..id">id</dfn>;</td></tr>
<tr><th id="2244">2244</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::api_minor" title='iwm_alive_resp_v1::api_minor' data-ref="iwm_alive_resp_v1::api_minor" data-ref-filename="iwm_alive_resp_v1..api_minor">api_minor</dfn>;</td></tr>
<tr><th id="2245">2245</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::api_major" title='iwm_alive_resp_v1::api_major' data-ref="iwm_alive_resp_v1::api_major" data-ref-filename="iwm_alive_resp_v1..api_major">api_major</dfn>;</td></tr>
<tr><th id="2246">2246</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::ver_subtype" title='iwm_alive_resp_v1::ver_subtype' data-ref="iwm_alive_resp_v1::ver_subtype" data-ref-filename="iwm_alive_resp_v1..ver_subtype">ver_subtype</dfn>;</td></tr>
<tr><th id="2247">2247</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::ver_type" title='iwm_alive_resp_v1::ver_type' data-ref="iwm_alive_resp_v1::ver_type" data-ref-filename="iwm_alive_resp_v1..ver_type">ver_type</dfn>;</td></tr>
<tr><th id="2248">2248</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::mac" title='iwm_alive_resp_v1::mac' data-ref="iwm_alive_resp_v1::mac" data-ref-filename="iwm_alive_resp_v1..mac">mac</dfn>;</td></tr>
<tr><th id="2249">2249</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::opt" title='iwm_alive_resp_v1::opt' data-ref="iwm_alive_resp_v1::opt" data-ref-filename="iwm_alive_resp_v1..opt">opt</dfn>;</td></tr>
<tr><th id="2250">2250</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::reserved2" title='iwm_alive_resp_v1::reserved2' data-ref="iwm_alive_resp_v1::reserved2" data-ref-filename="iwm_alive_resp_v1..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="2251">2251</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::timestamp" title='iwm_alive_resp_v1::timestamp' data-ref="iwm_alive_resp_v1::timestamp" data-ref-filename="iwm_alive_resp_v1..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2252">2252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::error_event_table_ptr" title='iwm_alive_resp_v1::error_event_table_ptr' data-ref="iwm_alive_resp_v1::error_event_table_ptr" data-ref-filename="iwm_alive_resp_v1..error_event_table_ptr">error_event_table_ptr</dfn>;	<i>/* SRAM address for error log */</i></td></tr>
<tr><th id="2253">2253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::log_event_table_ptr" title='iwm_alive_resp_v1::log_event_table_ptr' data-ref="iwm_alive_resp_v1::log_event_table_ptr" data-ref-filename="iwm_alive_resp_v1..log_event_table_ptr">log_event_table_ptr</dfn>;	<i>/* SRAM address for event log */</i></td></tr>
<tr><th id="2254">2254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::cpu_register_ptr" title='iwm_alive_resp_v1::cpu_register_ptr' data-ref="iwm_alive_resp_v1::cpu_register_ptr" data-ref-filename="iwm_alive_resp_v1..cpu_register_ptr">cpu_register_ptr</dfn>;</td></tr>
<tr><th id="2255">2255</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::dbgm_config_ptr" title='iwm_alive_resp_v1::dbgm_config_ptr' data-ref="iwm_alive_resp_v1::dbgm_config_ptr" data-ref-filename="iwm_alive_resp_v1..dbgm_config_ptr">dbgm_config_ptr</dfn>;</td></tr>
<tr><th id="2256">2256</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::alive_counter_ptr" title='iwm_alive_resp_v1::alive_counter_ptr' data-ref="iwm_alive_resp_v1::alive_counter_ptr" data-ref-filename="iwm_alive_resp_v1..alive_counter_ptr">alive_counter_ptr</dfn>;</td></tr>
<tr><th id="2257">2257</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v1::scd_base_ptr" title='iwm_alive_resp_v1::scd_base_ptr' data-ref="iwm_alive_resp_v1::scd_base_ptr" data-ref-filename="iwm_alive_resp_v1..scd_base_ptr">scd_base_ptr</dfn>;		<i>/* SRAM address for SCD */</i></td></tr>
<tr><th id="2258">2258</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_ALIVE_RES_API_S_VER_1 */</i></td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td><b>struct</b> <dfn class="type def" id="iwm_alive_resp_v2" title='iwm_alive_resp_v2' data-ref="iwm_alive_resp_v2" data-ref-filename="iwm_alive_resp_v2">iwm_alive_resp_v2</dfn> {</td></tr>
<tr><th id="2261">2261</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::status" title='iwm_alive_resp_v2::status' data-ref="iwm_alive_resp_v2::status" data-ref-filename="iwm_alive_resp_v2..status">status</dfn>;</td></tr>
<tr><th id="2262">2262</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::flags" title='iwm_alive_resp_v2::flags' data-ref="iwm_alive_resp_v2::flags" data-ref-filename="iwm_alive_resp_v2..flags">flags</dfn>;</td></tr>
<tr><th id="2263">2263</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::ucode_minor" title='iwm_alive_resp_v2::ucode_minor' data-ref="iwm_alive_resp_v2::ucode_minor" data-ref-filename="iwm_alive_resp_v2..ucode_minor">ucode_minor</dfn>;</td></tr>
<tr><th id="2264">2264</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::ucode_major" title='iwm_alive_resp_v2::ucode_major' data-ref="iwm_alive_resp_v2::ucode_major" data-ref-filename="iwm_alive_resp_v2..ucode_major">ucode_major</dfn>;</td></tr>
<tr><th id="2265">2265</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::id" title='iwm_alive_resp_v2::id' data-ref="iwm_alive_resp_v2::id" data-ref-filename="iwm_alive_resp_v2..id">id</dfn>;</td></tr>
<tr><th id="2266">2266</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::api_minor" title='iwm_alive_resp_v2::api_minor' data-ref="iwm_alive_resp_v2::api_minor" data-ref-filename="iwm_alive_resp_v2..api_minor">api_minor</dfn>;</td></tr>
<tr><th id="2267">2267</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::api_major" title='iwm_alive_resp_v2::api_major' data-ref="iwm_alive_resp_v2::api_major" data-ref-filename="iwm_alive_resp_v2..api_major">api_major</dfn>;</td></tr>
<tr><th id="2268">2268</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::ver_subtype" title='iwm_alive_resp_v2::ver_subtype' data-ref="iwm_alive_resp_v2::ver_subtype" data-ref-filename="iwm_alive_resp_v2..ver_subtype">ver_subtype</dfn>;</td></tr>
<tr><th id="2269">2269</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::ver_type" title='iwm_alive_resp_v2::ver_type' data-ref="iwm_alive_resp_v2::ver_type" data-ref-filename="iwm_alive_resp_v2..ver_type">ver_type</dfn>;</td></tr>
<tr><th id="2270">2270</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::mac" title='iwm_alive_resp_v2::mac' data-ref="iwm_alive_resp_v2::mac" data-ref-filename="iwm_alive_resp_v2..mac">mac</dfn>;</td></tr>
<tr><th id="2271">2271</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::opt" title='iwm_alive_resp_v2::opt' data-ref="iwm_alive_resp_v2::opt" data-ref-filename="iwm_alive_resp_v2..opt">opt</dfn>;</td></tr>
<tr><th id="2272">2272</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::reserved2" title='iwm_alive_resp_v2::reserved2' data-ref="iwm_alive_resp_v2::reserved2" data-ref-filename="iwm_alive_resp_v2..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="2273">2273</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::timestamp" title='iwm_alive_resp_v2::timestamp' data-ref="iwm_alive_resp_v2::timestamp" data-ref-filename="iwm_alive_resp_v2..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2274">2274</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::error_event_table_ptr" title='iwm_alive_resp_v2::error_event_table_ptr' data-ref="iwm_alive_resp_v2::error_event_table_ptr" data-ref-filename="iwm_alive_resp_v2..error_event_table_ptr">error_event_table_ptr</dfn>;	<i>/* SRAM address for error log */</i></td></tr>
<tr><th id="2275">2275</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::log_event_table_ptr" title='iwm_alive_resp_v2::log_event_table_ptr' data-ref="iwm_alive_resp_v2::log_event_table_ptr" data-ref-filename="iwm_alive_resp_v2..log_event_table_ptr">log_event_table_ptr</dfn>;	<i>/* SRAM address for LMAC event log */</i></td></tr>
<tr><th id="2276">2276</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::cpu_register_ptr" title='iwm_alive_resp_v2::cpu_register_ptr' data-ref="iwm_alive_resp_v2::cpu_register_ptr" data-ref-filename="iwm_alive_resp_v2..cpu_register_ptr">cpu_register_ptr</dfn>;</td></tr>
<tr><th id="2277">2277</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::dbgm_config_ptr" title='iwm_alive_resp_v2::dbgm_config_ptr' data-ref="iwm_alive_resp_v2::dbgm_config_ptr" data-ref-filename="iwm_alive_resp_v2..dbgm_config_ptr">dbgm_config_ptr</dfn>;</td></tr>
<tr><th id="2278">2278</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::alive_counter_ptr" title='iwm_alive_resp_v2::alive_counter_ptr' data-ref="iwm_alive_resp_v2::alive_counter_ptr" data-ref-filename="iwm_alive_resp_v2..alive_counter_ptr">alive_counter_ptr</dfn>;</td></tr>
<tr><th id="2279">2279</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::scd_base_ptr" title='iwm_alive_resp_v2::scd_base_ptr' data-ref="iwm_alive_resp_v2::scd_base_ptr" data-ref-filename="iwm_alive_resp_v2..scd_base_ptr">scd_base_ptr</dfn>;		<i>/* SRAM address for SCD */</i></td></tr>
<tr><th id="2280">2280</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::st_fwrd_addr" title='iwm_alive_resp_v2::st_fwrd_addr' data-ref="iwm_alive_resp_v2::st_fwrd_addr" data-ref-filename="iwm_alive_resp_v2..st_fwrd_addr">st_fwrd_addr</dfn>;		<i>/* pointer to Store and forward */</i></td></tr>
<tr><th id="2281">2281</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::st_fwrd_size" title='iwm_alive_resp_v2::st_fwrd_size' data-ref="iwm_alive_resp_v2::st_fwrd_size" data-ref-filename="iwm_alive_resp_v2..st_fwrd_size">st_fwrd_size</dfn>;</td></tr>
<tr><th id="2282">2282</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::umac_minor" title='iwm_alive_resp_v2::umac_minor' data-ref="iwm_alive_resp_v2::umac_minor" data-ref-filename="iwm_alive_resp_v2..umac_minor">umac_minor</dfn>;			<i>/* UMAC version: minor */</i></td></tr>
<tr><th id="2283">2283</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::umac_major" title='iwm_alive_resp_v2::umac_major' data-ref="iwm_alive_resp_v2::umac_major" data-ref-filename="iwm_alive_resp_v2..umac_major">umac_major</dfn>;			<i>/* UMAC version: major */</i></td></tr>
<tr><th id="2284">2284</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::umac_id" title='iwm_alive_resp_v2::umac_id' data-ref="iwm_alive_resp_v2::umac_id" data-ref-filename="iwm_alive_resp_v2..umac_id">umac_id</dfn>;			<i>/* UMAC version: id */</i></td></tr>
<tr><th id="2285">2285</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::error_info_addr" title='iwm_alive_resp_v2::error_info_addr' data-ref="iwm_alive_resp_v2::error_info_addr" data-ref-filename="iwm_alive_resp_v2..error_info_addr">error_info_addr</dfn>;		<i>/* SRAM address for UMAC error log */</i></td></tr>
<tr><th id="2286">2286</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v2::dbg_print_buff_addr" title='iwm_alive_resp_v2::dbg_print_buff_addr' data-ref="iwm_alive_resp_v2::dbg_print_buff_addr" data-ref-filename="iwm_alive_resp_v2..dbg_print_buff_addr">dbg_print_buff_addr</dfn>;</td></tr>
<tr><th id="2287">2287</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* ALIVE_RES_API_S_VER_2 */</i></td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td><b>struct</b> <dfn class="type def" id="iwm_alive_resp_v3" title='iwm_alive_resp_v3' data-ref="iwm_alive_resp_v3" data-ref-filename="iwm_alive_resp_v3">iwm_alive_resp_v3</dfn> {</td></tr>
<tr><th id="2290">2290</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::status" title='iwm_alive_resp_v3::status' data-ref="iwm_alive_resp_v3::status" data-ref-filename="iwm_alive_resp_v3..status">status</dfn>;</td></tr>
<tr><th id="2291">2291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::flags" title='iwm_alive_resp_v3::flags' data-ref="iwm_alive_resp_v3::flags" data-ref-filename="iwm_alive_resp_v3..flags">flags</dfn>;</td></tr>
<tr><th id="2292">2292</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::ucode_minor" title='iwm_alive_resp_v3::ucode_minor' data-ref="iwm_alive_resp_v3::ucode_minor" data-ref-filename="iwm_alive_resp_v3..ucode_minor">ucode_minor</dfn>;</td></tr>
<tr><th id="2293">2293</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::ucode_major" title='iwm_alive_resp_v3::ucode_major' data-ref="iwm_alive_resp_v3::ucode_major" data-ref-filename="iwm_alive_resp_v3..ucode_major">ucode_major</dfn>;</td></tr>
<tr><th id="2294">2294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::ver_subtype" title='iwm_alive_resp_v3::ver_subtype' data-ref="iwm_alive_resp_v3::ver_subtype" data-ref-filename="iwm_alive_resp_v3..ver_subtype">ver_subtype</dfn>;</td></tr>
<tr><th id="2295">2295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::ver_type" title='iwm_alive_resp_v3::ver_type' data-ref="iwm_alive_resp_v3::ver_type" data-ref-filename="iwm_alive_resp_v3..ver_type">ver_type</dfn>;</td></tr>
<tr><th id="2296">2296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::mac" title='iwm_alive_resp_v3::mac' data-ref="iwm_alive_resp_v3::mac" data-ref-filename="iwm_alive_resp_v3..mac">mac</dfn>;</td></tr>
<tr><th id="2297">2297</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::opt" title='iwm_alive_resp_v3::opt' data-ref="iwm_alive_resp_v3::opt" data-ref-filename="iwm_alive_resp_v3..opt">opt</dfn>;</td></tr>
<tr><th id="2298">2298</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::timestamp" title='iwm_alive_resp_v3::timestamp' data-ref="iwm_alive_resp_v3::timestamp" data-ref-filename="iwm_alive_resp_v3..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2299">2299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::error_event_table_ptr" title='iwm_alive_resp_v3::error_event_table_ptr' data-ref="iwm_alive_resp_v3::error_event_table_ptr" data-ref-filename="iwm_alive_resp_v3..error_event_table_ptr">error_event_table_ptr</dfn>;	<i>/* SRAM address for error log */</i></td></tr>
<tr><th id="2300">2300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::log_event_table_ptr" title='iwm_alive_resp_v3::log_event_table_ptr' data-ref="iwm_alive_resp_v3::log_event_table_ptr" data-ref-filename="iwm_alive_resp_v3..log_event_table_ptr">log_event_table_ptr</dfn>;	<i>/* SRAM address for LMAC event log */</i></td></tr>
<tr><th id="2301">2301</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::cpu_register_ptr" title='iwm_alive_resp_v3::cpu_register_ptr' data-ref="iwm_alive_resp_v3::cpu_register_ptr" data-ref-filename="iwm_alive_resp_v3..cpu_register_ptr">cpu_register_ptr</dfn>;</td></tr>
<tr><th id="2302">2302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::dbgm_config_ptr" title='iwm_alive_resp_v3::dbgm_config_ptr' data-ref="iwm_alive_resp_v3::dbgm_config_ptr" data-ref-filename="iwm_alive_resp_v3..dbgm_config_ptr">dbgm_config_ptr</dfn>;</td></tr>
<tr><th id="2303">2303</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::alive_counter_ptr" title='iwm_alive_resp_v3::alive_counter_ptr' data-ref="iwm_alive_resp_v3::alive_counter_ptr" data-ref-filename="iwm_alive_resp_v3..alive_counter_ptr">alive_counter_ptr</dfn>;</td></tr>
<tr><th id="2304">2304</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::scd_base_ptr" title='iwm_alive_resp_v3::scd_base_ptr' data-ref="iwm_alive_resp_v3::scd_base_ptr" data-ref-filename="iwm_alive_resp_v3..scd_base_ptr">scd_base_ptr</dfn>;		<i>/* SRAM address for SCD */</i></td></tr>
<tr><th id="2305">2305</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::st_fwrd_addr" title='iwm_alive_resp_v3::st_fwrd_addr' data-ref="iwm_alive_resp_v3::st_fwrd_addr" data-ref-filename="iwm_alive_resp_v3..st_fwrd_addr">st_fwrd_addr</dfn>;		<i>/* pointer to Store and forward */</i></td></tr>
<tr><th id="2306">2306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::st_fwrd_size" title='iwm_alive_resp_v3::st_fwrd_size' data-ref="iwm_alive_resp_v3::st_fwrd_size" data-ref-filename="iwm_alive_resp_v3..st_fwrd_size">st_fwrd_size</dfn>;</td></tr>
<tr><th id="2307">2307</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::umac_minor" title='iwm_alive_resp_v3::umac_minor' data-ref="iwm_alive_resp_v3::umac_minor" data-ref-filename="iwm_alive_resp_v3..umac_minor">umac_minor</dfn>;		<i>/* UMAC version: minor */</i></td></tr>
<tr><th id="2308">2308</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::umac_major" title='iwm_alive_resp_v3::umac_major' data-ref="iwm_alive_resp_v3::umac_major" data-ref-filename="iwm_alive_resp_v3..umac_major">umac_major</dfn>;		<i>/* UMAC version: major */</i></td></tr>
<tr><th id="2309">2309</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::error_info_addr" title='iwm_alive_resp_v3::error_info_addr' data-ref="iwm_alive_resp_v3::error_info_addr" data-ref-filename="iwm_alive_resp_v3..error_info_addr">error_info_addr</dfn>;		<i>/* SRAM address for UMAC error log */</i></td></tr>
<tr><th id="2310">2310</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_alive_resp_v3::dbg_print_buff_addr" title='iwm_alive_resp_v3::dbg_print_buff_addr' data-ref="iwm_alive_resp_v3::dbg_print_buff_addr" data-ref-filename="iwm_alive_resp_v3..dbg_print_buff_addr">dbg_print_buff_addr</dfn>;</td></tr>
<tr><th id="2311">2311</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* ALIVE_RES_API_S_VER_3 */</i></td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td><i>/* Error response/notification */</i></td></tr>
<tr><th id="2314">2314</th><td><b>enum</b> {</td></tr>
<tr><th id="2315">2315</th><td>	<dfn class="enum" id="IWM_FW_ERR_UNKNOWN_CMD" title='IWM_FW_ERR_UNKNOWN_CMD' data-ref="IWM_FW_ERR_UNKNOWN_CMD" data-ref-filename="IWM_FW_ERR_UNKNOWN_CMD">IWM_FW_ERR_UNKNOWN_CMD</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="2316">2316</th><td>	<dfn class="enum" id="IWM_FW_ERR_INVALID_CMD_PARAM" title='IWM_FW_ERR_INVALID_CMD_PARAM' data-ref="IWM_FW_ERR_INVALID_CMD_PARAM" data-ref-filename="IWM_FW_ERR_INVALID_CMD_PARAM">IWM_FW_ERR_INVALID_CMD_PARAM</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="2317">2317</th><td>	<dfn class="enum" id="IWM_FW_ERR_SERVICE" title='IWM_FW_ERR_SERVICE' data-ref="IWM_FW_ERR_SERVICE" data-ref-filename="IWM_FW_ERR_SERVICE">IWM_FW_ERR_SERVICE</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="2318">2318</th><td>	<dfn class="enum" id="IWM_FW_ERR_ARC_MEMORY" title='IWM_FW_ERR_ARC_MEMORY' data-ref="IWM_FW_ERR_ARC_MEMORY" data-ref-filename="IWM_FW_ERR_ARC_MEMORY">IWM_FW_ERR_ARC_MEMORY</dfn> = <var>0x3</var>,</td></tr>
<tr><th id="2319">2319</th><td>	<dfn class="enum" id="IWM_FW_ERR_ARC_CODE" title='IWM_FW_ERR_ARC_CODE' data-ref="IWM_FW_ERR_ARC_CODE" data-ref-filename="IWM_FW_ERR_ARC_CODE">IWM_FW_ERR_ARC_CODE</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="2320">2320</th><td>	<dfn class="enum" id="IWM_FW_ERR_WATCH_DOG" title='IWM_FW_ERR_WATCH_DOG' data-ref="IWM_FW_ERR_WATCH_DOG" data-ref-filename="IWM_FW_ERR_WATCH_DOG">IWM_FW_ERR_WATCH_DOG</dfn> = <var>0x5</var>,</td></tr>
<tr><th id="2321">2321</th><td>	<dfn class="enum" id="IWM_FW_ERR_WEP_GRP_KEY_INDX" title='IWM_FW_ERR_WEP_GRP_KEY_INDX' data-ref="IWM_FW_ERR_WEP_GRP_KEY_INDX" data-ref-filename="IWM_FW_ERR_WEP_GRP_KEY_INDX">IWM_FW_ERR_WEP_GRP_KEY_INDX</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="2322">2322</th><td>	<dfn class="enum" id="IWM_FW_ERR_WEP_KEY_SIZE" title='IWM_FW_ERR_WEP_KEY_SIZE' data-ref="IWM_FW_ERR_WEP_KEY_SIZE" data-ref-filename="IWM_FW_ERR_WEP_KEY_SIZE">IWM_FW_ERR_WEP_KEY_SIZE</dfn> = <var>0x11</var>,</td></tr>
<tr><th id="2323">2323</th><td>	<dfn class="enum" id="IWM_FW_ERR_OBSOLETE_FUNC" title='IWM_FW_ERR_OBSOLETE_FUNC' data-ref="IWM_FW_ERR_OBSOLETE_FUNC" data-ref-filename="IWM_FW_ERR_OBSOLETE_FUNC">IWM_FW_ERR_OBSOLETE_FUNC</dfn> = <var>0x12</var>,</td></tr>
<tr><th id="2324">2324</th><td>	<dfn class="enum" id="IWM_FW_ERR_UNEXPECTED" title='IWM_FW_ERR_UNEXPECTED' data-ref="IWM_FW_ERR_UNEXPECTED" data-ref-filename="IWM_FW_ERR_UNEXPECTED">IWM_FW_ERR_UNEXPECTED</dfn> = <var>0xFE</var>,</td></tr>
<tr><th id="2325">2325</th><td>	<dfn class="enum" id="IWM_FW_ERR_FATAL" title='IWM_FW_ERR_FATAL' data-ref="IWM_FW_ERR_FATAL" data-ref-filename="IWM_FW_ERR_FATAL">IWM_FW_ERR_FATAL</dfn> = <var>0xFF</var></td></tr>
<tr><th id="2326">2326</th><td>};</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2329">2329</th><td><i class="doc"> * struct iwm_error_resp - FW error indication</i></td></tr>
<tr><th id="2330">2330</th><td><i class="doc"> * ( IWM_REPLY_ERROR = 0x2 )</i></td></tr>
<tr><th id="2331">2331</th><td><i class="doc"> *<span class="command"> @error</span>_type: one of IWM_FW_ERR_*</i></td></tr>
<tr><th id="2332">2332</th><td><i class="doc"> *<span class="command"> @cmd</span>_id: the command ID for which the error occured</i></td></tr>
<tr><th id="2333">2333</th><td><i class="doc"> *<span class="command"> @bad</span>_cmd_seq_num: sequence number of the erroneous command</i></td></tr>
<tr><th id="2334">2334</th><td><i class="doc"> *<span class="command"> @error</span>_service: which service created the error, applicable only if</i></td></tr>
<tr><th id="2335">2335</th><td><i class="doc"> *	error_type = 2, otherwise 0</i></td></tr>
<tr><th id="2336">2336</th><td><i class="doc"> *<span class="command"> @timestamp</span>: TSF in usecs.</i></td></tr>
<tr><th id="2337">2337</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2338">2338</th><td><b>struct</b> <dfn class="type def" id="iwm_error_resp" title='iwm_error_resp' data-ref="iwm_error_resp" data-ref-filename="iwm_error_resp">iwm_error_resp</dfn> {</td></tr>
<tr><th id="2339">2339</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_error_resp::error_type" title='iwm_error_resp::error_type' data-ref="iwm_error_resp::error_type" data-ref-filename="iwm_error_resp..error_type">error_type</dfn>;</td></tr>
<tr><th id="2340">2340</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_error_resp::cmd_id" title='iwm_error_resp::cmd_id' data-ref="iwm_error_resp::cmd_id" data-ref-filename="iwm_error_resp..cmd_id">cmd_id</dfn>;</td></tr>
<tr><th id="2341">2341</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_error_resp::reserved1" title='iwm_error_resp::reserved1' data-ref="iwm_error_resp::reserved1" data-ref-filename="iwm_error_resp..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="2342">2342</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_error_resp::bad_cmd_seq_num" title='iwm_error_resp::bad_cmd_seq_num' data-ref="iwm_error_resp::bad_cmd_seq_num" data-ref-filename="iwm_error_resp..bad_cmd_seq_num">bad_cmd_seq_num</dfn>;</td></tr>
<tr><th id="2343">2343</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_error_resp::error_service" title='iwm_error_resp::error_service' data-ref="iwm_error_resp::error_service" data-ref-filename="iwm_error_resp..error_service">error_service</dfn>;</td></tr>
<tr><th id="2344">2344</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_error_resp::timestamp" title='iwm_error_resp::timestamp' data-ref="iwm_error_resp::timestamp" data-ref-filename="iwm_error_resp..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2345">2345</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td></td></tr>
<tr><th id="2348">2348</th><td><i>/* Common PHY, MAC and Bindings definitions */</i></td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_MACS_IN_BINDING" data-ref="_M/IWM_MAX_MACS_IN_BINDING">IWM_MAX_MACS_IN_BINDING</dfn>	(3)</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_BINDINGS" data-ref="_M/IWM_MAX_BINDINGS">IWM_MAX_BINDINGS</dfn>		(4)</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/IWM_AUX_BINDING_INDEX" data-ref="_M/IWM_AUX_BINDING_INDEX">IWM_AUX_BINDING_INDEX</dfn>	(3)</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_PHYS" data-ref="_M/IWM_MAX_PHYS">IWM_MAX_PHYS</dfn>		(4)</u></td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td><i>/* Used to extract ID and color from the context dword */</i></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CTXT_ID_POS" data-ref="_M/IWM_FW_CTXT_ID_POS">IWM_FW_CTXT_ID_POS</dfn>	  (0)</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CTXT_ID_MSK" data-ref="_M/IWM_FW_CTXT_ID_MSK">IWM_FW_CTXT_ID_MSK</dfn>	  (0xff &lt;&lt; IWM_FW_CTXT_ID_POS)</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CTXT_COLOR_POS" data-ref="_M/IWM_FW_CTXT_COLOR_POS">IWM_FW_CTXT_COLOR_POS</dfn> (8)</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CTXT_COLOR_MSK" data-ref="_M/IWM_FW_CTXT_COLOR_MSK">IWM_FW_CTXT_COLOR_MSK</dfn> (0xff &lt;&lt; IWM_FW_CTXT_COLOR_POS)</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CTXT_INVALID" data-ref="_M/IWM_FW_CTXT_INVALID">IWM_FW_CTXT_INVALID</dfn>	  (0xffffffff)</u></td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_CMD_ID_AND_COLOR" data-ref="_M/IWM_FW_CMD_ID_AND_COLOR">IWM_FW_CMD_ID_AND_COLOR</dfn>(_id, _color) ((_id &lt;&lt; IWM_FW_CTXT_ID_POS) |\</u></td></tr>
<tr><th id="2363">2363</th><td><u>					  (_color &lt;&lt; IWM_FW_CTXT_COLOR_POS))</u></td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td><i>/* Possible actions on PHYs, MACs and Bindings */</i></td></tr>
<tr><th id="2366">2366</th><td><b>enum</b> {</td></tr>
<tr><th id="2367">2367</th><td>	<dfn class="enum" id="IWM_FW_CTXT_ACTION_STUB" title='IWM_FW_CTXT_ACTION_STUB' data-ref="IWM_FW_CTXT_ACTION_STUB" data-ref-filename="IWM_FW_CTXT_ACTION_STUB">IWM_FW_CTXT_ACTION_STUB</dfn> = <var>0</var>,</td></tr>
<tr><th id="2368">2368</th><td>	<dfn class="enum" id="IWM_FW_CTXT_ACTION_ADD" title='IWM_FW_CTXT_ACTION_ADD' data-ref="IWM_FW_CTXT_ACTION_ADD" data-ref-filename="IWM_FW_CTXT_ACTION_ADD">IWM_FW_CTXT_ACTION_ADD</dfn>,</td></tr>
<tr><th id="2369">2369</th><td>	<dfn class="enum" id="IWM_FW_CTXT_ACTION_MODIFY" title='IWM_FW_CTXT_ACTION_MODIFY' data-ref="IWM_FW_CTXT_ACTION_MODIFY" data-ref-filename="IWM_FW_CTXT_ACTION_MODIFY">IWM_FW_CTXT_ACTION_MODIFY</dfn>,</td></tr>
<tr><th id="2370">2370</th><td>	<dfn class="enum" id="IWM_FW_CTXT_ACTION_REMOVE" title='IWM_FW_CTXT_ACTION_REMOVE' data-ref="IWM_FW_CTXT_ACTION_REMOVE" data-ref-filename="IWM_FW_CTXT_ACTION_REMOVE">IWM_FW_CTXT_ACTION_REMOVE</dfn>,</td></tr>
<tr><th id="2371">2371</th><td>	<dfn class="enum" id="IWM_FW_CTXT_ACTION_NUM" title='IWM_FW_CTXT_ACTION_NUM' data-ref="IWM_FW_CTXT_ACTION_NUM" data-ref-filename="IWM_FW_CTXT_ACTION_NUM">IWM_FW_CTXT_ACTION_NUM</dfn></td></tr>
<tr><th id="2372">2372</th><td>}; <i>/* COMMON_CONTEXT_ACTION_API_E_VER_1 */</i></td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td><i>/* Time Events */</i></td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td><i>/* Time Event types, according to MAC type */</i></td></tr>
<tr><th id="2377">2377</th><td><b>enum</b> <dfn class="type def" id="iwm_time_event_type" title='iwm_time_event_type' data-ref="iwm_time_event_type" data-ref-filename="iwm_time_event_type">iwm_time_event_type</dfn> {</td></tr>
<tr><th id="2378">2378</th><td>	<i>/* BSS Station Events */</i></td></tr>
<tr><th id="2379">2379</th><td>	<dfn class="enum" id="IWM_TE_BSS_STA_AGGRESSIVE_ASSOC" title='IWM_TE_BSS_STA_AGGRESSIVE_ASSOC' data-ref="IWM_TE_BSS_STA_AGGRESSIVE_ASSOC" data-ref-filename="IWM_TE_BSS_STA_AGGRESSIVE_ASSOC">IWM_TE_BSS_STA_AGGRESSIVE_ASSOC</dfn>,</td></tr>
<tr><th id="2380">2380</th><td>	<dfn class="enum" id="IWM_TE_BSS_STA_ASSOC" title='IWM_TE_BSS_STA_ASSOC' data-ref="IWM_TE_BSS_STA_ASSOC" data-ref-filename="IWM_TE_BSS_STA_ASSOC">IWM_TE_BSS_STA_ASSOC</dfn>,</td></tr>
<tr><th id="2381">2381</th><td>	<dfn class="enum" id="IWM_TE_BSS_EAP_DHCP_PROT" title='IWM_TE_BSS_EAP_DHCP_PROT' data-ref="IWM_TE_BSS_EAP_DHCP_PROT" data-ref-filename="IWM_TE_BSS_EAP_DHCP_PROT">IWM_TE_BSS_EAP_DHCP_PROT</dfn>,</td></tr>
<tr><th id="2382">2382</th><td>	<dfn class="enum" id="IWM_TE_BSS_QUIET_PERIOD" title='IWM_TE_BSS_QUIET_PERIOD' data-ref="IWM_TE_BSS_QUIET_PERIOD" data-ref-filename="IWM_TE_BSS_QUIET_PERIOD">IWM_TE_BSS_QUIET_PERIOD</dfn>,</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>	<i>/* P2P Device Events */</i></td></tr>
<tr><th id="2385">2385</th><td>	<dfn class="enum" id="IWM_TE_P2P_DEVICE_DISCOVERABLE" title='IWM_TE_P2P_DEVICE_DISCOVERABLE' data-ref="IWM_TE_P2P_DEVICE_DISCOVERABLE" data-ref-filename="IWM_TE_P2P_DEVICE_DISCOVERABLE">IWM_TE_P2P_DEVICE_DISCOVERABLE</dfn>,</td></tr>
<tr><th id="2386">2386</th><td>	<dfn class="enum" id="IWM_TE_P2P_DEVICE_LISTEN" title='IWM_TE_P2P_DEVICE_LISTEN' data-ref="IWM_TE_P2P_DEVICE_LISTEN" data-ref-filename="IWM_TE_P2P_DEVICE_LISTEN">IWM_TE_P2P_DEVICE_LISTEN</dfn>,</td></tr>
<tr><th id="2387">2387</th><td>	<dfn class="enum" id="IWM_TE_P2P_DEVICE_ACTION_SCAN" title='IWM_TE_P2P_DEVICE_ACTION_SCAN' data-ref="IWM_TE_P2P_DEVICE_ACTION_SCAN" data-ref-filename="IWM_TE_P2P_DEVICE_ACTION_SCAN">IWM_TE_P2P_DEVICE_ACTION_SCAN</dfn>,</td></tr>
<tr><th id="2388">2388</th><td>	<dfn class="enum" id="IWM_TE_P2P_DEVICE_FULL_SCAN" title='IWM_TE_P2P_DEVICE_FULL_SCAN' data-ref="IWM_TE_P2P_DEVICE_FULL_SCAN" data-ref-filename="IWM_TE_P2P_DEVICE_FULL_SCAN">IWM_TE_P2P_DEVICE_FULL_SCAN</dfn>,</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>	<i>/* P2P Client Events */</i></td></tr>
<tr><th id="2391">2391</th><td>	<dfn class="enum" id="IWM_TE_P2P_CLIENT_AGGRESSIVE_ASSOC" title='IWM_TE_P2P_CLIENT_AGGRESSIVE_ASSOC' data-ref="IWM_TE_P2P_CLIENT_AGGRESSIVE_ASSOC" data-ref-filename="IWM_TE_P2P_CLIENT_AGGRESSIVE_ASSOC">IWM_TE_P2P_CLIENT_AGGRESSIVE_ASSOC</dfn>,</td></tr>
<tr><th id="2392">2392</th><td>	<dfn class="enum" id="IWM_TE_P2P_CLIENT_ASSOC" title='IWM_TE_P2P_CLIENT_ASSOC' data-ref="IWM_TE_P2P_CLIENT_ASSOC" data-ref-filename="IWM_TE_P2P_CLIENT_ASSOC">IWM_TE_P2P_CLIENT_ASSOC</dfn>,</td></tr>
<tr><th id="2393">2393</th><td>	<dfn class="enum" id="IWM_TE_P2P_CLIENT_QUIET_PERIOD" title='IWM_TE_P2P_CLIENT_QUIET_PERIOD' data-ref="IWM_TE_P2P_CLIENT_QUIET_PERIOD" data-ref-filename="IWM_TE_P2P_CLIENT_QUIET_PERIOD">IWM_TE_P2P_CLIENT_QUIET_PERIOD</dfn>,</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td>	<i>/* P2P GO Events */</i></td></tr>
<tr><th id="2396">2396</th><td>	<dfn class="enum" id="IWM_TE_P2P_GO_ASSOC_PROT" title='IWM_TE_P2P_GO_ASSOC_PROT' data-ref="IWM_TE_P2P_GO_ASSOC_PROT" data-ref-filename="IWM_TE_P2P_GO_ASSOC_PROT">IWM_TE_P2P_GO_ASSOC_PROT</dfn>,</td></tr>
<tr><th id="2397">2397</th><td>	<dfn class="enum" id="IWM_TE_P2P_GO_REPETITIVE_NOA" title='IWM_TE_P2P_GO_REPETITIVE_NOA' data-ref="IWM_TE_P2P_GO_REPETITIVE_NOA" data-ref-filename="IWM_TE_P2P_GO_REPETITIVE_NOA">IWM_TE_P2P_GO_REPETITIVE_NOA</dfn>,</td></tr>
<tr><th id="2398">2398</th><td>	<dfn class="enum" id="IWM_TE_P2P_GO_CT_WINDOW" title='IWM_TE_P2P_GO_CT_WINDOW' data-ref="IWM_TE_P2P_GO_CT_WINDOW" data-ref-filename="IWM_TE_P2P_GO_CT_WINDOW">IWM_TE_P2P_GO_CT_WINDOW</dfn>,</td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td>	<i>/* WiDi Sync Events */</i></td></tr>
<tr><th id="2401">2401</th><td>	<dfn class="enum" id="IWM_TE_WIDI_TX_SYNC" title='IWM_TE_WIDI_TX_SYNC' data-ref="IWM_TE_WIDI_TX_SYNC" data-ref-filename="IWM_TE_WIDI_TX_SYNC">IWM_TE_WIDI_TX_SYNC</dfn>,</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td>	<dfn class="enum" id="IWM_TE_MAX" title='IWM_TE_MAX' data-ref="IWM_TE_MAX" data-ref-filename="IWM_TE_MAX">IWM_TE_MAX</dfn></td></tr>
<tr><th id="2404">2404</th><td>}; <i>/* IWM_MAC_EVENT_TYPE_API_E_VER_1 */</i></td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td><i>/* Time event - defines for command API v1 */</i></td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td><i>/*</i></td></tr>
<tr><th id="2411">2411</th><td><i> * @IWM_TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.</i></td></tr>
<tr><th id="2412">2412</th><td><i> * @IWM_TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only</i></td></tr>
<tr><th id="2413">2413</th><td><i> *	the first fragment is scheduled.</i></td></tr>
<tr><th id="2414">2414</th><td><i> * @IWM_TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only</i></td></tr>
<tr><th id="2415">2415</th><td><i> *	the first 2 fragments are scheduled.</i></td></tr>
<tr><th id="2416">2416</th><td><i> * @IWM_TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any</i></td></tr>
<tr><th id="2417">2417</th><td><i> *	number of fragments are valid.</i></td></tr>
<tr><th id="2418">2418</th><td><i> *</i></td></tr>
<tr><th id="2419">2419</th><td><i> * Other than the constant defined above, specifying a fragmentation value 'x'</i></td></tr>
<tr><th id="2420">2420</th><td><i> * means that the event can be fragmented but only the first 'x' will be</i></td></tr>
<tr><th id="2421">2421</th><td><i> * scheduled.</i></td></tr>
<tr><th id="2422">2422</th><td><i> */</i></td></tr>
<tr><th id="2423">2423</th><td><b>enum</b> {</td></tr>
<tr><th id="2424">2424</th><td>	<dfn class="enum" id="IWM_TE_V1_FRAG_NONE" title='IWM_TE_V1_FRAG_NONE' data-ref="IWM_TE_V1_FRAG_NONE" data-ref-filename="IWM_TE_V1_FRAG_NONE">IWM_TE_V1_FRAG_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2425">2425</th><td>	<dfn class="enum" id="IWM_TE_V1_FRAG_SINGLE" title='IWM_TE_V1_FRAG_SINGLE' data-ref="IWM_TE_V1_FRAG_SINGLE" data-ref-filename="IWM_TE_V1_FRAG_SINGLE">IWM_TE_V1_FRAG_SINGLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="2426">2426</th><td>	<dfn class="enum" id="IWM_TE_V1_FRAG_DUAL" title='IWM_TE_V1_FRAG_DUAL' data-ref="IWM_TE_V1_FRAG_DUAL" data-ref-filename="IWM_TE_V1_FRAG_DUAL">IWM_TE_V1_FRAG_DUAL</dfn> = <var>2</var>,</td></tr>
<tr><th id="2427">2427</th><td>	<dfn class="enum" id="IWM_TE_V1_FRAG_ENDLESS" title='IWM_TE_V1_FRAG_ENDLESS' data-ref="IWM_TE_V1_FRAG_ENDLESS" data-ref-filename="IWM_TE_V1_FRAG_ENDLESS">IWM_TE_V1_FRAG_ENDLESS</dfn> = <var>0xffffffff</var></td></tr>
<tr><th id="2428">2428</th><td>};</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td><i>/* If a Time Event can be fragmented, this is the max number of fragments */</i></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V1_FRAG_MAX_MSK" data-ref="_M/IWM_TE_V1_FRAG_MAX_MSK">IWM_TE_V1_FRAG_MAX_MSK</dfn>		0x0fffffff</u></td></tr>
<tr><th id="2432">2432</th><td><i>/* Repeat the time event endlessly (until removed) */</i></td></tr>
<tr><th id="2433">2433</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V1_REPEAT_ENDLESS" data-ref="_M/IWM_TE_V1_REPEAT_ENDLESS">IWM_TE_V1_REPEAT_ENDLESS</dfn>	0xffffffff</u></td></tr>
<tr><th id="2434">2434</th><td><i>/* If a Time Event has bounded repetitions, this is the maximal value */</i></td></tr>
<tr><th id="2435">2435</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V1_REPEAT_MAX_MSK_V1" data-ref="_M/IWM_TE_V1_REPEAT_MAX_MSK_V1">IWM_TE_V1_REPEAT_MAX_MSK_V1</dfn>	0x0fffffff</u></td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td><i>/* Time Event dependencies: none, on another TE, or in a specific time */</i></td></tr>
<tr><th id="2438">2438</th><td><b>enum</b> {</td></tr>
<tr><th id="2439">2439</th><td>	<dfn class="enum" id="IWM_TE_V1_INDEPENDENT" title='IWM_TE_V1_INDEPENDENT' data-ref="IWM_TE_V1_INDEPENDENT" data-ref-filename="IWM_TE_V1_INDEPENDENT">IWM_TE_V1_INDEPENDENT</dfn>		= <var>0</var>,</td></tr>
<tr><th id="2440">2440</th><td>	<dfn class="enum" id="IWM_TE_V1_DEP_OTHER" title='IWM_TE_V1_DEP_OTHER' data-ref="IWM_TE_V1_DEP_OTHER" data-ref-filename="IWM_TE_V1_DEP_OTHER">IWM_TE_V1_DEP_OTHER</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="2441">2441</th><td>	<dfn class="enum" id="IWM_TE_V1_DEP_TSF" title='IWM_TE_V1_DEP_TSF' data-ref="IWM_TE_V1_DEP_TSF" data-ref-filename="IWM_TE_V1_DEP_TSF">IWM_TE_V1_DEP_TSF</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="2442">2442</th><td>	<dfn class="enum" id="IWM_TE_V1_EVENT_SOCIOPATHIC" title='IWM_TE_V1_EVENT_SOCIOPATHIC' data-ref="IWM_TE_V1_EVENT_SOCIOPATHIC" data-ref-filename="IWM_TE_V1_EVENT_SOCIOPATHIC">IWM_TE_V1_EVENT_SOCIOPATHIC</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="2443">2443</th><td>}; <i>/* IWM_MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */</i></td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td><i>/*</i></td></tr>
<tr><th id="2446">2446</th><td><i> * @IWM_TE_V1_NOTIF_NONE: no notifications</i></td></tr>
<tr><th id="2447">2447</th><td><i> * @IWM_TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start</i></td></tr>
<tr><th id="2448">2448</th><td><i> * @IWM_TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end</i></td></tr>
<tr><th id="2449">2449</th><td><i> * @IWM_TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use</i></td></tr>
<tr><th id="2450">2450</th><td><i> * @IWM_TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.</i></td></tr>
<tr><th id="2451">2451</th><td><i> * @IWM_TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start</i></td></tr>
<tr><th id="2452">2452</th><td><i> * @IWM_TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end</i></td></tr>
<tr><th id="2453">2453</th><td><i> * @IWM_TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.</i></td></tr>
<tr><th id="2454">2454</th><td><i> * @IWM_TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.</i></td></tr>
<tr><th id="2455">2455</th><td><i> *</i></td></tr>
<tr><th id="2456">2456</th><td><i> * Supported Time event notifications configuration.</i></td></tr>
<tr><th id="2457">2457</th><td><i> * A notification (both event and fragment) includes a status indicating weather</i></td></tr>
<tr><th id="2458">2458</th><td><i> * the FW was able to schedule the event or not. For fragment start/end</i></td></tr>
<tr><th id="2459">2459</th><td><i> * notification the status is always success. There is no start/end fragment</i></td></tr>
<tr><th id="2460">2460</th><td><i> * notification for monolithic events.</i></td></tr>
<tr><th id="2461">2461</th><td><i> */</i></td></tr>
<tr><th id="2462">2462</th><td><b>enum</b> {</td></tr>
<tr><th id="2463">2463</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_NONE" title='IWM_TE_V1_NOTIF_NONE' data-ref="IWM_TE_V1_NOTIF_NONE" data-ref-filename="IWM_TE_V1_NOTIF_NONE">IWM_TE_V1_NOTIF_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2464">2464</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_HOST_EVENT_START" title='IWM_TE_V1_NOTIF_HOST_EVENT_START' data-ref="IWM_TE_V1_NOTIF_HOST_EVENT_START" data-ref-filename="IWM_TE_V1_NOTIF_HOST_EVENT_START">IWM_TE_V1_NOTIF_HOST_EVENT_START</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="2465">2465</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_HOST_EVENT_END" title='IWM_TE_V1_NOTIF_HOST_EVENT_END' data-ref="IWM_TE_V1_NOTIF_HOST_EVENT_END" data-ref-filename="IWM_TE_V1_NOTIF_HOST_EVENT_END">IWM_TE_V1_NOTIF_HOST_EVENT_END</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="2466">2466</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_INTERNAL_EVENT_START" title='IWM_TE_V1_NOTIF_INTERNAL_EVENT_START' data-ref="IWM_TE_V1_NOTIF_INTERNAL_EVENT_START" data-ref-filename="IWM_TE_V1_NOTIF_INTERNAL_EVENT_START">IWM_TE_V1_NOTIF_INTERNAL_EVENT_START</dfn> = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="2467">2467</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_INTERNAL_EVENT_END" title='IWM_TE_V1_NOTIF_INTERNAL_EVENT_END' data-ref="IWM_TE_V1_NOTIF_INTERNAL_EVENT_END" data-ref-filename="IWM_TE_V1_NOTIF_INTERNAL_EVENT_END">IWM_TE_V1_NOTIF_INTERNAL_EVENT_END</dfn> = (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="2468">2468</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_HOST_FRAG_START" title='IWM_TE_V1_NOTIF_HOST_FRAG_START' data-ref="IWM_TE_V1_NOTIF_HOST_FRAG_START" data-ref-filename="IWM_TE_V1_NOTIF_HOST_FRAG_START">IWM_TE_V1_NOTIF_HOST_FRAG_START</dfn> = (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="2469">2469</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_HOST_FRAG_END" title='IWM_TE_V1_NOTIF_HOST_FRAG_END' data-ref="IWM_TE_V1_NOTIF_HOST_FRAG_END" data-ref-filename="IWM_TE_V1_NOTIF_HOST_FRAG_END">IWM_TE_V1_NOTIF_HOST_FRAG_END</dfn> = (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="2470">2470</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_INTERNAL_FRAG_START" title='IWM_TE_V1_NOTIF_INTERNAL_FRAG_START' data-ref="IWM_TE_V1_NOTIF_INTERNAL_FRAG_START" data-ref-filename="IWM_TE_V1_NOTIF_INTERNAL_FRAG_START">IWM_TE_V1_NOTIF_INTERNAL_FRAG_START</dfn> = (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="2471">2471</th><td>	<dfn class="enum" id="IWM_TE_V1_NOTIF_INTERNAL_FRAG_END" title='IWM_TE_V1_NOTIF_INTERNAL_FRAG_END' data-ref="IWM_TE_V1_NOTIF_INTERNAL_FRAG_END" data-ref-filename="IWM_TE_V1_NOTIF_INTERNAL_FRAG_END">IWM_TE_V1_NOTIF_INTERNAL_FRAG_END</dfn> = (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="2472">2472</th><td>}; <i>/* IWM_MAC_EVENT_ACTION_API_E_VER_2 */</i></td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2476">2476</th><td><i class="doc"> * struct iwm_time_event_cmd_api_v1 - configuring Time Events</i></td></tr>
<tr><th id="2477">2477</th><td><i class="doc"> * with struct IWM_MAC_TIME_EVENT_DATA_API_S_VER_1 (see also</i></td></tr>
<tr><th id="2478">2478</th><td><i class="doc"> * with version 2. determined by IWM_UCODE_TLV_FLAGS)</i></td></tr>
<tr><th id="2479">2479</th><td><i class="doc"> * ( IWM_TIME_EVENT_CMD = 0x29 )</i></td></tr>
<tr><th id="2480">2480</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant MAC</i></td></tr>
<tr><th id="2481">2481</th><td><i class="doc"> *<span class="command"> @action</span>: action to perform, one of IWM_FW_CTXT_ACTION_*</i></td></tr>
<tr><th id="2482">2482</th><td><i class="doc"> *<span class="command"> @id</span>: this field has two meanings, depending on the action:</i></td></tr>
<tr><th id="2483">2483</th><td><i class="doc"> *	If the action is ADD, then it means the type of event to add.</i></td></tr>
<tr><th id="2484">2484</th><td><i class="doc"> *	For all other actions it is the unique event ID assigned when the</i></td></tr>
<tr><th id="2485">2485</th><td><i class="doc"> *	event was added by the FW.</i></td></tr>
<tr><th id="2486">2486</th><td><i class="doc"> *<span class="command"> @apply</span>_time: When to start the Time Event (in GP2)</i></td></tr>
<tr><th id="2487">2487</th><td><i class="doc"> *<span class="command"> @max</span>_delay: maximum delay to event's start (apply time), in TU</i></td></tr>
<tr><th id="2488">2488</th><td><i class="doc"> *<span class="command"> @depends</span>_on: the unique ID of the event we depend on (if any)</i></td></tr>
<tr><th id="2489">2489</th><td><i class="doc"> *<span class="command"> @interval</span>: interval between repetitions, in TU</i></td></tr>
<tr><th id="2490">2490</th><td><i class="doc"> *<span class="command"> @interval</span>_reciprocal: 2^32 / interval</i></td></tr>
<tr><th id="2491">2491</th><td><i class="doc"> *<span class="command"> @duration</span>: duration of event in TU</i></td></tr>
<tr><th id="2492">2492</th><td><i class="doc"> *<span class="command"> @repeat</span>: how many repetitions to do, can be IWM_TE_REPEAT_ENDLESS</i></td></tr>
<tr><th id="2493">2493</th><td><i class="doc"> * <span class="command">@dep</span>_<span class="verb">policy: one of IWM_TE_V1_INDEPENDENT, IWM_TE_V1_DEP_OTHER, IWM_TE_V1_DEP_TSF</span></i></td></tr>
<tr><th id="2494">2494</th><td><i class="doc"> *	and IWM_TE_V1_EVENT_SOCIOPATHIC</i></td></tr>
<tr><th id="2495">2495</th><td><i class="doc"> *<span class="command"> @is</span>_present: 0 or 1, are we present or absent during the Time Event</i></td></tr>
<tr><th id="2496">2496</th><td><i class="doc"> *<span class="command"> @max</span>_frags: maximal number of fragments the Time Event can be divided to</i></td></tr>
<tr><th id="2497">2497</th><td><i class="doc"> *<span class="command"> @notify</span>: notifications using IWM_TE_V1_NOTIF_* (whom to notify when)</i></td></tr>
<tr><th id="2498">2498</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2499">2499</th><td><b>struct</b> <dfn class="type def" id="iwm_time_event_cmd_v1" title='iwm_time_event_cmd_v1' data-ref="iwm_time_event_cmd_v1" data-ref-filename="iwm_time_event_cmd_v1">iwm_time_event_cmd_v1</dfn> {</td></tr>
<tr><th id="2500">2500</th><td>	<i>/* COMMON_INDEX_HDR_API_S_VER_1 */</i></td></tr>
<tr><th id="2501">2501</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::id_and_color" title='iwm_time_event_cmd_v1::id_and_color' data-ref="iwm_time_event_cmd_v1::id_and_color" data-ref-filename="iwm_time_event_cmd_v1..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2502">2502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::action" title='iwm_time_event_cmd_v1::action' data-ref="iwm_time_event_cmd_v1::action" data-ref-filename="iwm_time_event_cmd_v1..action">action</dfn>;</td></tr>
<tr><th id="2503">2503</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::id" title='iwm_time_event_cmd_v1::id' data-ref="iwm_time_event_cmd_v1::id" data-ref-filename="iwm_time_event_cmd_v1..id">id</dfn>;</td></tr>
<tr><th id="2504">2504</th><td>	<i>/* IWM_MAC_TIME_EVENT_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="2505">2505</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::apply_time" title='iwm_time_event_cmd_v1::apply_time' data-ref="iwm_time_event_cmd_v1::apply_time" data-ref-filename="iwm_time_event_cmd_v1..apply_time">apply_time</dfn>;</td></tr>
<tr><th id="2506">2506</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::max_delay" title='iwm_time_event_cmd_v1::max_delay' data-ref="iwm_time_event_cmd_v1::max_delay" data-ref-filename="iwm_time_event_cmd_v1..max_delay">max_delay</dfn>;</td></tr>
<tr><th id="2507">2507</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::dep_policy" title='iwm_time_event_cmd_v1::dep_policy' data-ref="iwm_time_event_cmd_v1::dep_policy" data-ref-filename="iwm_time_event_cmd_v1..dep_policy">dep_policy</dfn>;</td></tr>
<tr><th id="2508">2508</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::depends_on" title='iwm_time_event_cmd_v1::depends_on' data-ref="iwm_time_event_cmd_v1::depends_on" data-ref-filename="iwm_time_event_cmd_v1..depends_on">depends_on</dfn>;</td></tr>
<tr><th id="2509">2509</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::is_present" title='iwm_time_event_cmd_v1::is_present' data-ref="iwm_time_event_cmd_v1::is_present" data-ref-filename="iwm_time_event_cmd_v1..is_present">is_present</dfn>;</td></tr>
<tr><th id="2510">2510</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::max_frags" title='iwm_time_event_cmd_v1::max_frags' data-ref="iwm_time_event_cmd_v1::max_frags" data-ref-filename="iwm_time_event_cmd_v1..max_frags">max_frags</dfn>;</td></tr>
<tr><th id="2511">2511</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::interval" title='iwm_time_event_cmd_v1::interval' data-ref="iwm_time_event_cmd_v1::interval" data-ref-filename="iwm_time_event_cmd_v1..interval">interval</dfn>;</td></tr>
<tr><th id="2512">2512</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::interval_reciprocal" title='iwm_time_event_cmd_v1::interval_reciprocal' data-ref="iwm_time_event_cmd_v1::interval_reciprocal" data-ref-filename="iwm_time_event_cmd_v1..interval_reciprocal">interval_reciprocal</dfn>;</td></tr>
<tr><th id="2513">2513</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::duration" title='iwm_time_event_cmd_v1::duration' data-ref="iwm_time_event_cmd_v1::duration" data-ref-filename="iwm_time_event_cmd_v1..duration">duration</dfn>;</td></tr>
<tr><th id="2514">2514</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::repeat" title='iwm_time_event_cmd_v1::repeat' data-ref="iwm_time_event_cmd_v1::repeat" data-ref-filename="iwm_time_event_cmd_v1..repeat">repeat</dfn>;</td></tr>
<tr><th id="2515">2515</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v1::notify" title='iwm_time_event_cmd_v1::notify' data-ref="iwm_time_event_cmd_v1::notify" data-ref-filename="iwm_time_event_cmd_v1..notify">notify</dfn>;</td></tr>
<tr><th id="2516">2516</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MAC_TIME_EVENT_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td><i>/* Time event - defines for command API v2 */</i></td></tr>
<tr><th id="2520">2520</th><td></td></tr>
<tr><th id="2521">2521</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2522">2522</th><td><i class="doc"> * DOC: Time Events - what is it?</i></td></tr>
<tr><th id="2523">2523</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2524">2524</th><td><i class="doc"> * Time Events are a fw feature that allows the driver to control the presence</i></td></tr>
<tr><th id="2525">2525</th><td><i class="doc"> * of the device on the channel. Since the fw supports multiple channels</i></td></tr>
<tr><th id="2526">2526</th><td><i class="doc"> * concurrently, the fw may choose to jump to another channel at any time.</i></td></tr>
<tr><th id="2527">2527</th><td><i class="doc"> * In order to make sure that the fw is on a specific channel at a certain time</i></td></tr>
<tr><th id="2528">2528</th><td><i class="doc"> * and for a certain duration, the driver needs to issue a time event.</i></td></tr>
<tr><th id="2529">2529</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2530">2530</th><td><i class="doc"> * The simplest example is for BSS association. The driver issues a time event,</i></td></tr>
<tr><th id="2531">2531</th><td><i class="doc"> * waits for it to start, and only then tells mac80211 that we can start the</i></td></tr>
<tr><th id="2532">2532</th><td><i class="doc"> * association. This way, we make sure that the association will be done</i></td></tr>
<tr><th id="2533">2533</th><td><i class="doc"> * smoothly and won't be interrupted by channel switch decided within the fw.</i></td></tr>
<tr><th id="2534">2534</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td> <i class="doc">/**</i></td></tr>
<tr><th id="2537">2537</th><td><i class="doc"> * DOC: The flow against the fw</i></td></tr>
<tr><th id="2538">2538</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2539">2539</th><td><i class="doc"> * When the driver needs to make sure we are in a certain channel, at a certain</i></td></tr>
<tr><th id="2540">2540</th><td><i class="doc"> * time and for a certain duration, it sends a Time Event. The flow against the</i></td></tr>
<tr><th id="2541">2541</th><td><i class="doc"> * fw goes like this:</i></td></tr>
<tr><th id="2542">2542</th><td><i class="doc"> *	1) Driver sends a TIME_EVENT_CMD to the fw</i></td></tr>
<tr><th id="2543">2543</th><td><i class="doc"> *	2) Driver gets the response for that command. This response contains the</i></td></tr>
<tr><th id="2544">2544</th><td><i class="doc"> *	   Unique ID (UID) of the event.</i></td></tr>
<tr><th id="2545">2545</th><td><i class="doc"> *	3) The fw sends notification when the event starts.</i></td></tr>
<tr><th id="2546">2546</th><td><i class="doc"> *</i></td></tr>
<tr><th id="2547">2547</th><td><i class="doc"> * Of course the API provides various options that allow to cover parameters</i></td></tr>
<tr><th id="2548">2548</th><td><i class="doc"> * of the flow.</i></td></tr>
<tr><th id="2549">2549</th><td><i class="doc"> *	What is the duration of the event?</i></td></tr>
<tr><th id="2550">2550</th><td><i class="doc"> *	What is the start time of the event?</i></td></tr>
<tr><th id="2551">2551</th><td><i class="doc"> *	Is there an end-time for the event?</i></td></tr>
<tr><th id="2552">2552</th><td><i class="doc"> *	How much can the event be delayed?</i></td></tr>
<tr><th id="2553">2553</th><td><i class="doc"> *	Can the event be split?</i></td></tr>
<tr><th id="2554">2554</th><td><i class="doc"> *	If yes what is the maximal number of chunks?</i></td></tr>
<tr><th id="2555">2555</th><td><i class="doc"> *	etc...</i></td></tr>
<tr><th id="2556">2556</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td><i>/*</i></td></tr>
<tr><th id="2559">2559</th><td><i> * @IWM_TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.</i></td></tr>
<tr><th id="2560">2560</th><td><i> * @IWM_TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only</i></td></tr>
<tr><th id="2561">2561</th><td><i> *  the first fragment is scheduled.</i></td></tr>
<tr><th id="2562">2562</th><td><i> * @IWM_TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only</i></td></tr>
<tr><th id="2563">2563</th><td><i> *  the first 2 fragments are scheduled.</i></td></tr>
<tr><th id="2564">2564</th><td><i> * @IWM_TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any</i></td></tr>
<tr><th id="2565">2565</th><td><i> *  number of fragments are valid.</i></td></tr>
<tr><th id="2566">2566</th><td><i> *</i></td></tr>
<tr><th id="2567">2567</th><td><i> * Other than the constant defined above, specifying a fragmentation value 'x'</i></td></tr>
<tr><th id="2568">2568</th><td><i> * means that the event can be fragmented but only the first 'x' will be</i></td></tr>
<tr><th id="2569">2569</th><td><i> * scheduled.</i></td></tr>
<tr><th id="2570">2570</th><td><i> */</i></td></tr>
<tr><th id="2571">2571</th><td><b>enum</b> {</td></tr>
<tr><th id="2572">2572</th><td>	<dfn class="enum" id="IWM_TE_V2_FRAG_NONE" title='IWM_TE_V2_FRAG_NONE' data-ref="IWM_TE_V2_FRAG_NONE" data-ref-filename="IWM_TE_V2_FRAG_NONE">IWM_TE_V2_FRAG_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2573">2573</th><td>	<dfn class="enum" id="IWM_TE_V2_FRAG_SINGLE" title='IWM_TE_V2_FRAG_SINGLE' data-ref="IWM_TE_V2_FRAG_SINGLE" data-ref-filename="IWM_TE_V2_FRAG_SINGLE">IWM_TE_V2_FRAG_SINGLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="2574">2574</th><td>	<dfn class="enum" id="IWM_TE_V2_FRAG_DUAL" title='IWM_TE_V2_FRAG_DUAL' data-ref="IWM_TE_V2_FRAG_DUAL" data-ref-filename="IWM_TE_V2_FRAG_DUAL">IWM_TE_V2_FRAG_DUAL</dfn> = <var>2</var>,</td></tr>
<tr><th id="2575">2575</th><td>	<dfn class="enum" id="IWM_TE_V2_FRAG_MAX" title='IWM_TE_V2_FRAG_MAX' data-ref="IWM_TE_V2_FRAG_MAX" data-ref-filename="IWM_TE_V2_FRAG_MAX">IWM_TE_V2_FRAG_MAX</dfn> = <var>0xfe</var>,</td></tr>
<tr><th id="2576">2576</th><td>	<dfn class="enum" id="IWM_TE_V2_FRAG_ENDLESS" title='IWM_TE_V2_FRAG_ENDLESS' data-ref="IWM_TE_V2_FRAG_ENDLESS" data-ref-filename="IWM_TE_V2_FRAG_ENDLESS">IWM_TE_V2_FRAG_ENDLESS</dfn> = <var>0xff</var></td></tr>
<tr><th id="2577">2577</th><td>};</td></tr>
<tr><th id="2578">2578</th><td></td></tr>
<tr><th id="2579">2579</th><td><i>/* Repeat the time event endlessly (until removed) */</i></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V2_REPEAT_ENDLESS" data-ref="_M/IWM_TE_V2_REPEAT_ENDLESS">IWM_TE_V2_REPEAT_ENDLESS</dfn>	0xff</u></td></tr>
<tr><th id="2581">2581</th><td><i>/* If a Time Event has bounded repetitions, this is the maximal value */</i></td></tr>
<tr><th id="2582">2582</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V2_REPEAT_MAX" data-ref="_M/IWM_TE_V2_REPEAT_MAX">IWM_TE_V2_REPEAT_MAX</dfn>	0xfe</u></td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V2_PLACEMENT_POS" data-ref="_M/IWM_TE_V2_PLACEMENT_POS">IWM_TE_V2_PLACEMENT_POS</dfn>	12</u></td></tr>
<tr><th id="2585">2585</th><td><u>#define <dfn class="macro" id="_M/IWM_TE_V2_ABSENCE_POS" data-ref="_M/IWM_TE_V2_ABSENCE_POS">IWM_TE_V2_ABSENCE_POS</dfn>	15</u></td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td><i>/* Time event policy values (for time event cmd api v2)</i></td></tr>
<tr><th id="2588">2588</th><td><i> * A notification (both event and fragment) includes a status indicating weather</i></td></tr>
<tr><th id="2589">2589</th><td><i> * the FW was able to schedule the event or not. For fragment start/end</i></td></tr>
<tr><th id="2590">2590</th><td><i> * notification the status is always success. There is no start/end fragment</i></td></tr>
<tr><th id="2591">2591</th><td><i> * notification for monolithic events.</i></td></tr>
<tr><th id="2592">2592</th><td><i> *</i></td></tr>
<tr><th id="2593">2593</th><td><i> * @IWM_TE_V2_DEFAULT_POLICY: independent, social, present, unoticable</i></td></tr>
<tr><th id="2594">2594</th><td><i> * @IWM_TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start</i></td></tr>
<tr><th id="2595">2595</th><td><i> * @IWM_TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end</i></td></tr>
<tr><th id="2596">2596</th><td><i> * @IWM_TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use</i></td></tr>
<tr><th id="2597">2597</th><td><i> * @IWM_TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.</i></td></tr>
<tr><th id="2598">2598</th><td><i> * @IWM_TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start</i></td></tr>
<tr><th id="2599">2599</th><td><i> * @IWM_TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end</i></td></tr>
<tr><th id="2600">2600</th><td><i> * @IWM_TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.</i></td></tr>
<tr><th id="2601">2601</th><td><i> * @IWM_TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.</i></td></tr>
<tr><th id="2602">2602</th><td><i> * @IWM_TE_V2_DEP_OTHER: depends on another time event</i></td></tr>
<tr><th id="2603">2603</th><td><i> * @IWM_TE_V2_DEP_TSF: depends on a specific time</i></td></tr>
<tr><th id="2604">2604</th><td><i> * @IWM_TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC</i></td></tr>
<tr><th id="2605">2605</th><td><i> * @IWM_TE_V2_ABSENCE: are we present or absent during the Time Event.</i></td></tr>
<tr><th id="2606">2606</th><td><i> */</i></td></tr>
<tr><th id="2607">2607</th><td><b>enum</b> {</td></tr>
<tr><th id="2608">2608</th><td>	<dfn class="enum" id="IWM_TE_V2_DEFAULT_POLICY" title='IWM_TE_V2_DEFAULT_POLICY' data-ref="IWM_TE_V2_DEFAULT_POLICY" data-ref-filename="IWM_TE_V2_DEFAULT_POLICY">IWM_TE_V2_DEFAULT_POLICY</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="2609">2609</th><td></td></tr>
<tr><th id="2610">2610</th><td>	<i>/* notifications (event start/stop, fragment start/stop) */</i></td></tr>
<tr><th id="2611">2611</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_HOST_EVENT_START" title='IWM_TE_V2_NOTIF_HOST_EVENT_START' data-ref="IWM_TE_V2_NOTIF_HOST_EVENT_START" data-ref-filename="IWM_TE_V2_NOTIF_HOST_EVENT_START">IWM_TE_V2_NOTIF_HOST_EVENT_START</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="2612">2612</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_HOST_EVENT_END" title='IWM_TE_V2_NOTIF_HOST_EVENT_END' data-ref="IWM_TE_V2_NOTIF_HOST_EVENT_END" data-ref-filename="IWM_TE_V2_NOTIF_HOST_EVENT_END">IWM_TE_V2_NOTIF_HOST_EVENT_END</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="2613">2613</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_INTERNAL_EVENT_START" title='IWM_TE_V2_NOTIF_INTERNAL_EVENT_START' data-ref="IWM_TE_V2_NOTIF_INTERNAL_EVENT_START" data-ref-filename="IWM_TE_V2_NOTIF_INTERNAL_EVENT_START">IWM_TE_V2_NOTIF_INTERNAL_EVENT_START</dfn> = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="2614">2614</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_INTERNAL_EVENT_END" title='IWM_TE_V2_NOTIF_INTERNAL_EVENT_END' data-ref="IWM_TE_V2_NOTIF_INTERNAL_EVENT_END" data-ref-filename="IWM_TE_V2_NOTIF_INTERNAL_EVENT_END">IWM_TE_V2_NOTIF_INTERNAL_EVENT_END</dfn> = (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_HOST_FRAG_START" title='IWM_TE_V2_NOTIF_HOST_FRAG_START' data-ref="IWM_TE_V2_NOTIF_HOST_FRAG_START" data-ref-filename="IWM_TE_V2_NOTIF_HOST_FRAG_START">IWM_TE_V2_NOTIF_HOST_FRAG_START</dfn> = (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="2617">2617</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_HOST_FRAG_END" title='IWM_TE_V2_NOTIF_HOST_FRAG_END' data-ref="IWM_TE_V2_NOTIF_HOST_FRAG_END" data-ref-filename="IWM_TE_V2_NOTIF_HOST_FRAG_END">IWM_TE_V2_NOTIF_HOST_FRAG_END</dfn> = (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="2618">2618</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_INTERNAL_FRAG_START" title='IWM_TE_V2_NOTIF_INTERNAL_FRAG_START' data-ref="IWM_TE_V2_NOTIF_INTERNAL_FRAG_START" data-ref-filename="IWM_TE_V2_NOTIF_INTERNAL_FRAG_START">IWM_TE_V2_NOTIF_INTERNAL_FRAG_START</dfn> = (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="2619">2619</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_INTERNAL_FRAG_END" title='IWM_TE_V2_NOTIF_INTERNAL_FRAG_END' data-ref="IWM_TE_V2_NOTIF_INTERNAL_FRAG_END" data-ref-filename="IWM_TE_V2_NOTIF_INTERNAL_FRAG_END">IWM_TE_V2_NOTIF_INTERNAL_FRAG_END</dfn> = (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="2620">2620</th><td>	<dfn class="enum" id="IWM_T2_V2_START_IMMEDIATELY" title='IWM_T2_V2_START_IMMEDIATELY' data-ref="IWM_T2_V2_START_IMMEDIATELY" data-ref-filename="IWM_T2_V2_START_IMMEDIATELY">IWM_T2_V2_START_IMMEDIATELY</dfn> = (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>	<dfn class="enum" id="IWM_TE_V2_NOTIF_MSK" title='IWM_TE_V2_NOTIF_MSK' data-ref="IWM_TE_V2_NOTIF_MSK" data-ref-filename="IWM_TE_V2_NOTIF_MSK">IWM_TE_V2_NOTIF_MSK</dfn> = <var>0xff</var>,</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>	<i>/* placement characteristics */</i></td></tr>
<tr><th id="2625">2625</th><td>	<dfn class="enum" id="IWM_TE_V2_DEP_OTHER" title='IWM_TE_V2_DEP_OTHER' data-ref="IWM_TE_V2_DEP_OTHER" data-ref-filename="IWM_TE_V2_DEP_OTHER">IWM_TE_V2_DEP_OTHER</dfn> = (<var>1</var> &lt;&lt; <a class="macro" href="#2584" title="12" data-ref="_M/IWM_TE_V2_PLACEMENT_POS">IWM_TE_V2_PLACEMENT_POS</a>),</td></tr>
<tr><th id="2626">2626</th><td>	<dfn class="enum" id="IWM_TE_V2_DEP_TSF" title='IWM_TE_V2_DEP_TSF' data-ref="IWM_TE_V2_DEP_TSF" data-ref-filename="IWM_TE_V2_DEP_TSF">IWM_TE_V2_DEP_TSF</dfn> = (<var>1</var> &lt;&lt; (<a class="macro" href="#2584" title="12" data-ref="_M/IWM_TE_V2_PLACEMENT_POS">IWM_TE_V2_PLACEMENT_POS</a> + <var>1</var>)),</td></tr>
<tr><th id="2627">2627</th><td>	<dfn class="enum" id="IWM_TE_V2_EVENT_SOCIOPATHIC" title='IWM_TE_V2_EVENT_SOCIOPATHIC' data-ref="IWM_TE_V2_EVENT_SOCIOPATHIC" data-ref-filename="IWM_TE_V2_EVENT_SOCIOPATHIC">IWM_TE_V2_EVENT_SOCIOPATHIC</dfn> = (<var>1</var> &lt;&lt; (<a class="macro" href="#2584" title="12" data-ref="_M/IWM_TE_V2_PLACEMENT_POS">IWM_TE_V2_PLACEMENT_POS</a> + <var>2</var>)),</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>	<i>/* are we present or absent during the Time Event. */</i></td></tr>
<tr><th id="2630">2630</th><td>	<dfn class="enum" id="IWM_TE_V2_ABSENCE" title='IWM_TE_V2_ABSENCE' data-ref="IWM_TE_V2_ABSENCE" data-ref-filename="IWM_TE_V2_ABSENCE">IWM_TE_V2_ABSENCE</dfn> = (<var>1</var> &lt;&lt; <a class="macro" href="#2585" title="15" data-ref="_M/IWM_TE_V2_ABSENCE_POS">IWM_TE_V2_ABSENCE_POS</a>),</td></tr>
<tr><th id="2631">2631</th><td>};</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2634">2634</th><td><i class="doc"> * struct iwm_time_event_cmd_api_v2 - configuring Time Events</i></td></tr>
<tr><th id="2635">2635</th><td><i class="doc"> * with struct IWM_MAC_TIME_EVENT_DATA_API_S_VER_2 (see also</i></td></tr>
<tr><th id="2636">2636</th><td><i class="doc"> * with version 1. determined by IWM_UCODE_TLV_FLAGS)</i></td></tr>
<tr><th id="2637">2637</th><td><i class="doc"> * ( IWM_TIME_EVENT_CMD = 0x29 )</i></td></tr>
<tr><th id="2638">2638</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant MAC</i></td></tr>
<tr><th id="2639">2639</th><td><i class="doc"> *<span class="command"> @action</span>: action to perform, one of IWM_FW_CTXT_ACTION_*</i></td></tr>
<tr><th id="2640">2640</th><td><i class="doc"> *<span class="command"> @id</span>: this field has two meanings, depending on the action:</i></td></tr>
<tr><th id="2641">2641</th><td><i class="doc"> *	If the action is ADD, then it means the type of event to add.</i></td></tr>
<tr><th id="2642">2642</th><td><i class="doc"> *	For all other actions it is the unique event ID assigned when the</i></td></tr>
<tr><th id="2643">2643</th><td><i class="doc"> *	event was added by the FW.</i></td></tr>
<tr><th id="2644">2644</th><td><i class="doc"> *<span class="command"> @apply</span>_time: When to start the Time Event (in GP2)</i></td></tr>
<tr><th id="2645">2645</th><td><i class="doc"> *<span class="command"> @max</span>_delay: maximum delay to event's start (apply time), in TU</i></td></tr>
<tr><th id="2646">2646</th><td><i class="doc"> *<span class="command"> @depends</span>_on: the unique ID of the event we depend on (if any)</i></td></tr>
<tr><th id="2647">2647</th><td><i class="doc"> *<span class="command"> @interval</span>: interval between repetitions, in TU</i></td></tr>
<tr><th id="2648">2648</th><td><i class="doc"> *<span class="command"> @duration</span>: duration of event in TU</i></td></tr>
<tr><th id="2649">2649</th><td><i class="doc"> *<span class="command"> @repeat</span>: how many repetitions to do, can be IWM_TE_REPEAT_ENDLESS</i></td></tr>
<tr><th id="2650">2650</th><td><i class="doc"> *<span class="command"> @max</span>_frags: maximal number of fragments the Time Event can be divided to</i></td></tr>
<tr><th id="2651">2651</th><td><i class="doc"> *<span class="command"> @policy</span>: defines whether uCode shall notify the host or other uCode modules</i></td></tr>
<tr><th id="2652">2652</th><td><i class="doc"> *	on event and/or fragment start and/or end</i></td></tr>
<tr><th id="2653">2653</th><td><i class="doc"> *	using one of IWM_TE_INDEPENDENT, IWM_TE_DEP_OTHER, IWM_TE_DEP_TSF</i></td></tr>
<tr><th id="2654">2654</th><td><i class="doc"> *	IWM_TE_EVENT_SOCIOPATHIC</i></td></tr>
<tr><th id="2655">2655</th><td><i class="doc"> *	using IWM_TE_ABSENCE and using IWM_TE_NOTIF_*</i></td></tr>
<tr><th id="2656">2656</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2657">2657</th><td><b>struct</b> <dfn class="type def" id="iwm_time_event_cmd_v2" title='iwm_time_event_cmd_v2' data-ref="iwm_time_event_cmd_v2" data-ref-filename="iwm_time_event_cmd_v2">iwm_time_event_cmd_v2</dfn> {</td></tr>
<tr><th id="2658">2658</th><td>	<i>/* COMMON_INDEX_HDR_API_S_VER_1 */</i></td></tr>
<tr><th id="2659">2659</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::id_and_color" title='iwm_time_event_cmd_v2::id_and_color' data-ref="iwm_time_event_cmd_v2::id_and_color" data-ref-filename="iwm_time_event_cmd_v2..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2660">2660</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::action" title='iwm_time_event_cmd_v2::action' data-ref="iwm_time_event_cmd_v2::action" data-ref-filename="iwm_time_event_cmd_v2..action">action</dfn>;</td></tr>
<tr><th id="2661">2661</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::id" title='iwm_time_event_cmd_v2::id' data-ref="iwm_time_event_cmd_v2::id" data-ref-filename="iwm_time_event_cmd_v2..id">id</dfn>;</td></tr>
<tr><th id="2662">2662</th><td>	<i>/* IWM_MAC_TIME_EVENT_DATA_API_S_VER_2 */</i></td></tr>
<tr><th id="2663">2663</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::apply_time" title='iwm_time_event_cmd_v2::apply_time' data-ref="iwm_time_event_cmd_v2::apply_time" data-ref-filename="iwm_time_event_cmd_v2..apply_time">apply_time</dfn>;</td></tr>
<tr><th id="2664">2664</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::max_delay" title='iwm_time_event_cmd_v2::max_delay' data-ref="iwm_time_event_cmd_v2::max_delay" data-ref-filename="iwm_time_event_cmd_v2..max_delay">max_delay</dfn>;</td></tr>
<tr><th id="2665">2665</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::depends_on" title='iwm_time_event_cmd_v2::depends_on' data-ref="iwm_time_event_cmd_v2::depends_on" data-ref-filename="iwm_time_event_cmd_v2..depends_on">depends_on</dfn>;</td></tr>
<tr><th id="2666">2666</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::interval" title='iwm_time_event_cmd_v2::interval' data-ref="iwm_time_event_cmd_v2::interval" data-ref-filename="iwm_time_event_cmd_v2..interval">interval</dfn>;</td></tr>
<tr><th id="2667">2667</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::duration" title='iwm_time_event_cmd_v2::duration' data-ref="iwm_time_event_cmd_v2::duration" data-ref-filename="iwm_time_event_cmd_v2..duration">duration</dfn>;</td></tr>
<tr><th id="2668">2668</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::repeat" title='iwm_time_event_cmd_v2::repeat' data-ref="iwm_time_event_cmd_v2::repeat" data-ref-filename="iwm_time_event_cmd_v2..repeat">repeat</dfn>;</td></tr>
<tr><th id="2669">2669</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::max_frags" title='iwm_time_event_cmd_v2::max_frags' data-ref="iwm_time_event_cmd_v2::max_frags" data-ref-filename="iwm_time_event_cmd_v2..max_frags">max_frags</dfn>;</td></tr>
<tr><th id="2670">2670</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_time_event_cmd_v2::policy" title='iwm_time_event_cmd_v2::policy' data-ref="iwm_time_event_cmd_v2::policy" data-ref-filename="iwm_time_event_cmd_v2..policy">policy</dfn>;</td></tr>
<tr><th id="2671">2671</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MAC_TIME_EVENT_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2674">2674</th><td><i class="doc"> * struct iwm_time_event_resp - response structure to iwm_time_event_cmd</i></td></tr>
<tr><th id="2675">2675</th><td><i class="doc"> *<span class="command"> @status</span>: bit 0 indicates success, all others specify errors</i></td></tr>
<tr><th id="2676">2676</th><td><i class="doc"> *<span class="command"> @id</span>: the Time Event type</i></td></tr>
<tr><th id="2677">2677</th><td><i class="doc"> *<span class="command"> @unique</span>_id: the unique ID assigned (in ADD) or given (others) to the TE</i></td></tr>
<tr><th id="2678">2678</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant MAC</i></td></tr>
<tr><th id="2679">2679</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2680">2680</th><td><b>struct</b> <dfn class="type def" id="iwm_time_event_resp" title='iwm_time_event_resp' data-ref="iwm_time_event_resp" data-ref-filename="iwm_time_event_resp">iwm_time_event_resp</dfn> {</td></tr>
<tr><th id="2681">2681</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_resp::status" title='iwm_time_event_resp::status' data-ref="iwm_time_event_resp::status" data-ref-filename="iwm_time_event_resp..status">status</dfn>;</td></tr>
<tr><th id="2682">2682</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_resp::id" title='iwm_time_event_resp::id' data-ref="iwm_time_event_resp::id" data-ref-filename="iwm_time_event_resp..id">id</dfn>;</td></tr>
<tr><th id="2683">2683</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_resp::unique_id" title='iwm_time_event_resp::unique_id' data-ref="iwm_time_event_resp::unique_id" data-ref-filename="iwm_time_event_resp..unique_id">unique_id</dfn>;</td></tr>
<tr><th id="2684">2684</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_resp::id_and_color" title='iwm_time_event_resp::id_and_color' data-ref="iwm_time_event_resp::id_and_color" data-ref-filename="iwm_time_event_resp..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2685">2685</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MAC_TIME_EVENT_RSP_API_S_VER_1 */</i></td></tr>
<tr><th id="2686">2686</th><td></td></tr>
<tr><th id="2687">2687</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2688">2688</th><td><i class="doc"> * struct iwm_time_event_notif - notifications of time event start/stop</i></td></tr>
<tr><th id="2689">2689</th><td><i class="doc"> * ( IWM_TIME_EVENT_NOTIFICATION = 0x2a )</i></td></tr>
<tr><th id="2690">2690</th><td><i class="doc"> *<span class="command"> @timestamp</span>: action timestamp in GP2</i></td></tr>
<tr><th id="2691">2691</th><td><i class="doc"> *<span class="command"> @session</span>_id: session's unique id</i></td></tr>
<tr><th id="2692">2692</th><td><i class="doc"> *<span class="command"> @unique</span>_id: unique id of the Time Event itself</i></td></tr>
<tr><th id="2693">2693</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant MAC</i></td></tr>
<tr><th id="2694">2694</th><td><i class="doc"> *<span class="command"> @action</span>: one of IWM_TE_NOTIF_START or IWM_TE_NOTIF_END</i></td></tr>
<tr><th id="2695">2695</th><td><i class="doc"> *<span class="command"> @status</span>: true if scheduled, false otherwise (not executed)</i></td></tr>
<tr><th id="2696">2696</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2697">2697</th><td><b>struct</b> <dfn class="type def" id="iwm_time_event_notif" title='iwm_time_event_notif' data-ref="iwm_time_event_notif" data-ref-filename="iwm_time_event_notif">iwm_time_event_notif</dfn> {</td></tr>
<tr><th id="2698">2698</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::timestamp" title='iwm_time_event_notif::timestamp' data-ref="iwm_time_event_notif::timestamp" data-ref-filename="iwm_time_event_notif..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2699">2699</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::session_id" title='iwm_time_event_notif::session_id' data-ref="iwm_time_event_notif::session_id" data-ref-filename="iwm_time_event_notif..session_id">session_id</dfn>;</td></tr>
<tr><th id="2700">2700</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::unique_id" title='iwm_time_event_notif::unique_id' data-ref="iwm_time_event_notif::unique_id" data-ref-filename="iwm_time_event_notif..unique_id">unique_id</dfn>;</td></tr>
<tr><th id="2701">2701</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::id_and_color" title='iwm_time_event_notif::id_and_color' data-ref="iwm_time_event_notif::id_and_color" data-ref-filename="iwm_time_event_notif..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2702">2702</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::action" title='iwm_time_event_notif::action' data-ref="iwm_time_event_notif::action" data-ref-filename="iwm_time_event_notif..action">action</dfn>;</td></tr>
<tr><th id="2703">2703</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_event_notif::status" title='iwm_time_event_notif::status' data-ref="iwm_time_event_notif::status" data-ref-filename="iwm_time_event_notif..status">status</dfn>;</td></tr>
<tr><th id="2704">2704</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MAC_TIME_EVENT_NTFY_API_S_VER_1 */</i></td></tr>
<tr><th id="2705">2705</th><td></td></tr>
<tr><th id="2706">2706</th><td></td></tr>
<tr><th id="2707">2707</th><td><i>/* Bindings and Time Quota */</i></td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2710">2710</th><td><i class="doc"> * struct iwm_binding_cmd - configuring bindings</i></td></tr>
<tr><th id="2711">2711</th><td><i class="doc"> * ( IWM_BINDING_CONTEXT_CMD = 0x2b )</i></td></tr>
<tr><th id="2712">2712</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant Binding</i></td></tr>
<tr><th id="2713">2713</th><td><i class="doc"> *<span class="command"> @action</span>: action to perform, one of IWM_FW_CTXT_ACTION_*</i></td></tr>
<tr><th id="2714">2714</th><td><i class="doc"> *<span class="command"> @macs</span>: array of MAC id and colors which belong to the binding</i></td></tr>
<tr><th id="2715">2715</th><td><i class="doc"> *<span class="command"> @phy</span>: PHY id and color which belongs to the binding</i></td></tr>
<tr><th id="2716">2716</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2717">2717</th><td><b>struct</b> <dfn class="type def" id="iwm_binding_cmd" title='iwm_binding_cmd' data-ref="iwm_binding_cmd" data-ref-filename="iwm_binding_cmd">iwm_binding_cmd</dfn> {</td></tr>
<tr><th id="2718">2718</th><td>	<i>/* COMMON_INDEX_HDR_API_S_VER_1 */</i></td></tr>
<tr><th id="2719">2719</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_binding_cmd::id_and_color" title='iwm_binding_cmd::id_and_color' data-ref="iwm_binding_cmd::id_and_color" data-ref-filename="iwm_binding_cmd..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2720">2720</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_binding_cmd::action" title='iwm_binding_cmd::action' data-ref="iwm_binding_cmd::action" data-ref-filename="iwm_binding_cmd..action">action</dfn>;</td></tr>
<tr><th id="2721">2721</th><td>	<i>/* IWM_BINDING_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="2722">2722</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_binding_cmd::macs" title='iwm_binding_cmd::macs' data-ref="iwm_binding_cmd::macs" data-ref-filename="iwm_binding_cmd..macs">macs</dfn>[<a class="macro" href="#2350" title="(3)" data-ref="_M/IWM_MAX_MACS_IN_BINDING">IWM_MAX_MACS_IN_BINDING</a>];</td></tr>
<tr><th id="2723">2723</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_binding_cmd::phy" title='iwm_binding_cmd::phy' data-ref="iwm_binding_cmd::phy" data-ref-filename="iwm_binding_cmd..phy">phy</dfn>;</td></tr>
<tr><th id="2724">2724</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_BINDING_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="2725">2725</th><td></td></tr>
<tr><th id="2726">2726</th><td><i>/* The maximal number of fragments in the FW's schedule session */</i></td></tr>
<tr><th id="2727">2727</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_QUOTA" data-ref="_M/IWM_MAX_QUOTA">IWM_MAX_QUOTA</dfn> 128</u></td></tr>
<tr><th id="2728">2728</th><td></td></tr>
<tr><th id="2729">2729</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2730">2730</th><td><i class="doc"> * struct iwm_time_quota_data - configuration of time quota per binding</i></td></tr>
<tr><th id="2731">2731</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant Binding</i></td></tr>
<tr><th id="2732">2732</th><td><i class="doc"> *<span class="command"> @quota</span>: absolute time quota in TU. The scheduler will try to divide the</i></td></tr>
<tr><th id="2733">2733</th><td><i class="doc"> *	remainig quota (after Time Events) according to this quota.</i></td></tr>
<tr><th id="2734">2734</th><td><i class="doc"> *<span class="command"> @max</span>_duration: max uninterrupted context duration in TU</i></td></tr>
<tr><th id="2735">2735</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2736">2736</th><td><b>struct</b> <dfn class="type def" id="iwm_time_quota_data" title='iwm_time_quota_data' data-ref="iwm_time_quota_data" data-ref-filename="iwm_time_quota_data">iwm_time_quota_data</dfn> {</td></tr>
<tr><th id="2737">2737</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_quota_data::id_and_color" title='iwm_time_quota_data::id_and_color' data-ref="iwm_time_quota_data::id_and_color" data-ref-filename="iwm_time_quota_data..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2738">2738</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_quota_data::quota" title='iwm_time_quota_data::quota' data-ref="iwm_time_quota_data::quota" data-ref-filename="iwm_time_quota_data..quota">quota</dfn>;</td></tr>
<tr><th id="2739">2739</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_time_quota_data::max_duration" title='iwm_time_quota_data::max_duration' data-ref="iwm_time_quota_data::max_duration" data-ref-filename="iwm_time_quota_data..max_duration">max_duration</dfn>;</td></tr>
<tr><th id="2740">2740</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TIME_QUOTA_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2743">2743</th><td><i class="doc"> * struct iwm_time_quota_cmd - configuration of time quota between bindings</i></td></tr>
<tr><th id="2744">2744</th><td><i class="doc"> * ( IWM_TIME_QUOTA_CMD = 0x2c )</i></td></tr>
<tr><th id="2745">2745</th><td><i class="doc"> *<span class="command"> @quotas</span>: allocations per binding</i></td></tr>
<tr><th id="2746">2746</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2747">2747</th><td><b>struct</b> <dfn class="type def" id="iwm_time_quota_cmd" title='iwm_time_quota_cmd' data-ref="iwm_time_quota_cmd" data-ref-filename="iwm_time_quota_cmd">iwm_time_quota_cmd</dfn> {</td></tr>
<tr><th id="2748">2748</th><td>	<b>struct</b> <a class="type" href="#iwm_time_quota_data" title='iwm_time_quota_data' data-ref="iwm_time_quota_data" data-ref-filename="iwm_time_quota_data">iwm_time_quota_data</a> <dfn class="decl field" id="iwm_time_quota_cmd::quotas" title='iwm_time_quota_cmd::quotas' data-ref="iwm_time_quota_cmd::quotas" data-ref-filename="iwm_time_quota_cmd..quotas">quotas</dfn>[<a class="macro" href="#2351" title="(4)" data-ref="_M/IWM_MAX_BINDINGS">IWM_MAX_BINDINGS</a>];</td></tr>
<tr><th id="2749">2749</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="2750">2750</th><td></td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td><i>/* PHY context */</i></td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td><i>/* Supported bands */</i></td></tr>
<tr><th id="2755">2755</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_BAND_5" data-ref="_M/IWM_PHY_BAND_5">IWM_PHY_BAND_5</dfn>  (0)</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_BAND_24" data-ref="_M/IWM_PHY_BAND_24">IWM_PHY_BAND_24</dfn> (1)</u></td></tr>
<tr><th id="2757">2757</th><td></td></tr>
<tr><th id="2758">2758</th><td><i>/* Supported channel width, vary if there is VHT support */</i></td></tr>
<tr><th id="2759">2759</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CHANNEL_MODE20" data-ref="_M/IWM_PHY_VHT_CHANNEL_MODE20">IWM_PHY_VHT_CHANNEL_MODE20</dfn>	(0x0)</u></td></tr>
<tr><th id="2760">2760</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CHANNEL_MODE40" data-ref="_M/IWM_PHY_VHT_CHANNEL_MODE40">IWM_PHY_VHT_CHANNEL_MODE40</dfn>	(0x1)</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CHANNEL_MODE80" data-ref="_M/IWM_PHY_VHT_CHANNEL_MODE80">IWM_PHY_VHT_CHANNEL_MODE80</dfn>	(0x2)</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CHANNEL_MODE160" data-ref="_M/IWM_PHY_VHT_CHANNEL_MODE160">IWM_PHY_VHT_CHANNEL_MODE160</dfn>	(0x3)</u></td></tr>
<tr><th id="2763">2763</th><td></td></tr>
<tr><th id="2764">2764</th><td><i>/*</i></td></tr>
<tr><th id="2765">2765</th><td><i> * Control channel position:</i></td></tr>
<tr><th id="2766">2766</th><td><i> * For legacy set bit means upper channel, otherwise lower.</i></td></tr>
<tr><th id="2767">2767</th><td><i> * For VHT - bit-2 marks if the control is lower/upper relative to center-freq</i></td></tr>
<tr><th id="2768">2768</th><td><i> *   bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.</i></td></tr>
<tr><th id="2769">2769</th><td><i> *                                   center_freq</i></td></tr>
<tr><th id="2770">2770</th><td><i> *                                        |</i></td></tr>
<tr><th id="2771">2771</th><td><i> * 40Mhz                          |_______|_______|</i></td></tr>
<tr><th id="2772">2772</th><td><i> * 80Mhz                  |_______|_______|_______|_______|</i></td></tr>
<tr><th id="2773">2773</th><td><i> * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|</i></td></tr>
<tr><th id="2774">2774</th><td><i> * code      011     010     001     000  |  100     101     110    111</i></td></tr>
<tr><th id="2775">2775</th><td><i> */</i></td></tr>
<tr><th id="2776">2776</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_1_BELOW" data-ref="_M/IWM_PHY_VHT_CTRL_POS_1_BELOW">IWM_PHY_VHT_CTRL_POS_1_BELOW</dfn>  (0x0)</u></td></tr>
<tr><th id="2777">2777</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_2_BELOW" data-ref="_M/IWM_PHY_VHT_CTRL_POS_2_BELOW">IWM_PHY_VHT_CTRL_POS_2_BELOW</dfn>  (0x1)</u></td></tr>
<tr><th id="2778">2778</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_3_BELOW" data-ref="_M/IWM_PHY_VHT_CTRL_POS_3_BELOW">IWM_PHY_VHT_CTRL_POS_3_BELOW</dfn>  (0x2)</u></td></tr>
<tr><th id="2779">2779</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_4_BELOW" data-ref="_M/IWM_PHY_VHT_CTRL_POS_4_BELOW">IWM_PHY_VHT_CTRL_POS_4_BELOW</dfn>  (0x3)</u></td></tr>
<tr><th id="2780">2780</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_1_ABOVE" data-ref="_M/IWM_PHY_VHT_CTRL_POS_1_ABOVE">IWM_PHY_VHT_CTRL_POS_1_ABOVE</dfn>  (0x4)</u></td></tr>
<tr><th id="2781">2781</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_2_ABOVE" data-ref="_M/IWM_PHY_VHT_CTRL_POS_2_ABOVE">IWM_PHY_VHT_CTRL_POS_2_ABOVE</dfn>  (0x5)</u></td></tr>
<tr><th id="2782">2782</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_3_ABOVE" data-ref="_M/IWM_PHY_VHT_CTRL_POS_3_ABOVE">IWM_PHY_VHT_CTRL_POS_3_ABOVE</dfn>  (0x6)</u></td></tr>
<tr><th id="2783">2783</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_VHT_CTRL_POS_4_ABOVE" data-ref="_M/IWM_PHY_VHT_CTRL_POS_4_ABOVE">IWM_PHY_VHT_CTRL_POS_4_ABOVE</dfn>  (0x7)</u></td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td><i>/*</i></td></tr>
<tr><th id="2786">2786</th><td><i> * @band: IWM_PHY_BAND_*</i></td></tr>
<tr><th id="2787">2787</th><td><i> * @channel: channel number</i></td></tr>
<tr><th id="2788">2788</th><td><i> * @width: PHY_[VHT|LEGACY]_CHANNEL_*</i></td></tr>
<tr><th id="2789">2789</th><td><i> * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*</i></td></tr>
<tr><th id="2790">2790</th><td><i> */</i></td></tr>
<tr><th id="2791">2791</th><td><b>struct</b> <dfn class="type def" id="iwm_fw_channel_info" title='iwm_fw_channel_info' data-ref="iwm_fw_channel_info" data-ref-filename="iwm_fw_channel_info">iwm_fw_channel_info</dfn> {</td></tr>
<tr><th id="2792">2792</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_channel_info::band" title='iwm_fw_channel_info::band' data-ref="iwm_fw_channel_info::band" data-ref-filename="iwm_fw_channel_info..band">band</dfn>;</td></tr>
<tr><th id="2793">2793</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_channel_info::channel" title='iwm_fw_channel_info::channel' data-ref="iwm_fw_channel_info::channel" data-ref-filename="iwm_fw_channel_info..channel">channel</dfn>;</td></tr>
<tr><th id="2794">2794</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_channel_info::width" title='iwm_fw_channel_info::width' data-ref="iwm_fw_channel_info::width" data-ref-filename="iwm_fw_channel_info..width">width</dfn>;</td></tr>
<tr><th id="2795">2795</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_fw_channel_info::ctrl_pos" title='iwm_fw_channel_info::ctrl_pos' data-ref="iwm_fw_channel_info::ctrl_pos" data-ref-filename="iwm_fw_channel_info..ctrl_pos">ctrl_pos</dfn>;</td></tr>
<tr><th id="2796">2796</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_DRIVER_FORCE_POS" data-ref="_M/IWM_PHY_RX_CHAIN_DRIVER_FORCE_POS">IWM_PHY_RX_CHAIN_DRIVER_FORCE_POS</dfn>	(0)</u></td></tr>
<tr><th id="2799">2799</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_DRIVER_FORCE_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_DRIVER_FORCE_MSK">IWM_PHY_RX_CHAIN_DRIVER_FORCE_MSK</dfn> \</u></td></tr>
<tr><th id="2800">2800</th><td><u>	(0x1 &lt;&lt; IWM_PHY_RX_CHAIN_DRIVER_FORCE_POS)</u></td></tr>
<tr><th id="2801">2801</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_VALID_POS" data-ref="_M/IWM_PHY_RX_CHAIN_VALID_POS">IWM_PHY_RX_CHAIN_VALID_POS</dfn>		(1)</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_VALID_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_VALID_MSK">IWM_PHY_RX_CHAIN_VALID_MSK</dfn> \</u></td></tr>
<tr><th id="2803">2803</th><td><u>	(0x7 &lt;&lt; IWM_PHY_RX_CHAIN_VALID_POS)</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_FORCE_SEL_POS" data-ref="_M/IWM_PHY_RX_CHAIN_FORCE_SEL_POS">IWM_PHY_RX_CHAIN_FORCE_SEL_POS</dfn>	(4)</u></td></tr>
<tr><th id="2805">2805</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_FORCE_SEL_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_FORCE_SEL_MSK">IWM_PHY_RX_CHAIN_FORCE_SEL_MSK</dfn> \</u></td></tr>
<tr><th id="2806">2806</th><td><u>	(0x7 &lt;&lt; IWM_PHY_RX_CHAIN_FORCE_SEL_POS)</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_POS" data-ref="_M/IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_POS">IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_POS</dfn>	(7)</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK">IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK</dfn> \</u></td></tr>
<tr><th id="2809">2809</th><td><u>	(0x7 &lt;&lt; IWM_PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)</u></td></tr>
<tr><th id="2810">2810</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_CNT_POS" data-ref="_M/IWM_PHY_RX_CHAIN_CNT_POS">IWM_PHY_RX_CHAIN_CNT_POS</dfn>		(10)</u></td></tr>
<tr><th id="2811">2811</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_CNT_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_CNT_MSK">IWM_PHY_RX_CHAIN_CNT_MSK</dfn> \</u></td></tr>
<tr><th id="2812">2812</th><td><u>	(0x3 &lt;&lt; IWM_PHY_RX_CHAIN_CNT_POS)</u></td></tr>
<tr><th id="2813">2813</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_MIMO_CNT_POS" data-ref="_M/IWM_PHY_RX_CHAIN_MIMO_CNT_POS">IWM_PHY_RX_CHAIN_MIMO_CNT_POS</dfn>	(12)</u></td></tr>
<tr><th id="2814">2814</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_MIMO_CNT_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_MIMO_CNT_MSK">IWM_PHY_RX_CHAIN_MIMO_CNT_MSK</dfn> \</u></td></tr>
<tr><th id="2815">2815</th><td><u>	(0x3 &lt;&lt; IWM_PHY_RX_CHAIN_MIMO_CNT_POS)</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_MIMO_FORCE_POS" data-ref="_M/IWM_PHY_RX_CHAIN_MIMO_FORCE_POS">IWM_PHY_RX_CHAIN_MIMO_FORCE_POS</dfn>	(14)</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_RX_CHAIN_MIMO_FORCE_MSK" data-ref="_M/IWM_PHY_RX_CHAIN_MIMO_FORCE_MSK">IWM_PHY_RX_CHAIN_MIMO_FORCE_MSK</dfn> \</u></td></tr>
<tr><th id="2818">2818</th><td><u>	(0x1 &lt;&lt; IWM_PHY_RX_CHAIN_MIMO_FORCE_POS)</u></td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td><i>/* TODO: fix the value, make it depend on firmware at runtime? */</i></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_PHY_CTX" data-ref="_M/IWM_NUM_PHY_CTX">IWM_NUM_PHY_CTX</dfn>	3</u></td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td><i>/* TODO: complete missing documentation */</i></td></tr>
<tr><th id="2824">2824</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2825">2825</th><td><i class="doc"> * struct iwm_phy_context_cmd - config of the PHY context</i></td></tr>
<tr><th id="2826">2826</th><td><i class="doc"> * ( IWM_PHY_CONTEXT_CMD = 0x8 )</i></td></tr>
<tr><th id="2827">2827</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the relevant Binding</i></td></tr>
<tr><th id="2828">2828</th><td><i class="doc"> *<span class="command"> @action</span>: action to perform, one of IWM_FW_CTXT_ACTION_*</i></td></tr>
<tr><th id="2829">2829</th><td><i class="doc"> *<span class="command"> @apply</span>_time: 0 means immediate apply and context switch.</i></td></tr>
<tr><th id="2830">2830</th><td><i class="doc"> *	other value means apply new params after X usecs</i></td></tr>
<tr><th id="2831">2831</th><td><i class="doc"> *<span class="command"> @tx</span>_param_color: ???</i></td></tr>
<tr><th id="2832">2832</th><td><i class="doc"> *<span class="command"> @channel</span>_info:</i></td></tr>
<tr><th id="2833">2833</th><td><i class="doc"> *<span class="command"> @txchain</span>_info: ???</i></td></tr>
<tr><th id="2834">2834</th><td><i class="doc"> *<span class="command"> @rxchain</span>_info: ???</i></td></tr>
<tr><th id="2835">2835</th><td><i class="doc"> *<span class="command"> @acquisition</span>_data: ???</i></td></tr>
<tr><th id="2836">2836</th><td><i class="doc"> *<span class="command"> @dsp</span>_cfg_flags: set to 0</i></td></tr>
<tr><th id="2837">2837</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2838">2838</th><td><b>struct</b> <dfn class="type def" id="iwm_phy_context_cmd" title='iwm_phy_context_cmd' data-ref="iwm_phy_context_cmd" data-ref-filename="iwm_phy_context_cmd">iwm_phy_context_cmd</dfn> {</td></tr>
<tr><th id="2839">2839</th><td>	<i>/* COMMON_INDEX_HDR_API_S_VER_1 */</i></td></tr>
<tr><th id="2840">2840</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::id_and_color" title='iwm_phy_context_cmd::id_and_color' data-ref="iwm_phy_context_cmd::id_and_color" data-ref-filename="iwm_phy_context_cmd..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="2841">2841</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::action" title='iwm_phy_context_cmd::action' data-ref="iwm_phy_context_cmd::action" data-ref-filename="iwm_phy_context_cmd..action">action</dfn>;</td></tr>
<tr><th id="2842">2842</th><td>	<i>/* IWM_PHY_CONTEXT_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="2843">2843</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::apply_time" title='iwm_phy_context_cmd::apply_time' data-ref="iwm_phy_context_cmd::apply_time" data-ref-filename="iwm_phy_context_cmd..apply_time">apply_time</dfn>;</td></tr>
<tr><th id="2844">2844</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::tx_param_color" title='iwm_phy_context_cmd::tx_param_color' data-ref="iwm_phy_context_cmd::tx_param_color" data-ref-filename="iwm_phy_context_cmd..tx_param_color">tx_param_color</dfn>;</td></tr>
<tr><th id="2845">2845</th><td>	<b>struct</b> <a class="type" href="#iwm_fw_channel_info" title='iwm_fw_channel_info' data-ref="iwm_fw_channel_info" data-ref-filename="iwm_fw_channel_info">iwm_fw_channel_info</a> <dfn class="decl field" id="iwm_phy_context_cmd::ci" title='iwm_phy_context_cmd::ci' data-ref="iwm_phy_context_cmd::ci" data-ref-filename="iwm_phy_context_cmd..ci">ci</dfn>;</td></tr>
<tr><th id="2846">2846</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::txchain_info" title='iwm_phy_context_cmd::txchain_info' data-ref="iwm_phy_context_cmd::txchain_info" data-ref-filename="iwm_phy_context_cmd..txchain_info">txchain_info</dfn>;</td></tr>
<tr><th id="2847">2847</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::rxchain_info" title='iwm_phy_context_cmd::rxchain_info' data-ref="iwm_phy_context_cmd::rxchain_info" data-ref-filename="iwm_phy_context_cmd..rxchain_info">rxchain_info</dfn>;</td></tr>
<tr><th id="2848">2848</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::acquisition_data" title='iwm_phy_context_cmd::acquisition_data' data-ref="iwm_phy_context_cmd::acquisition_data" data-ref-filename="iwm_phy_context_cmd..acquisition_data">acquisition_data</dfn>;</td></tr>
<tr><th id="2849">2849</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_phy_context_cmd::dsp_cfg_flags" title='iwm_phy_context_cmd::dsp_cfg_flags' data-ref="iwm_phy_context_cmd::dsp_cfg_flags" data-ref-filename="iwm_phy_context_cmd..dsp_cfg_flags">dsp_cfg_flags</dfn>;</td></tr>
<tr><th id="2850">2850</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_PHY_CONTEXT_CMD_API_VER_1 */</i></td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_PHY_CNT" data-ref="_M/IWM_RX_INFO_PHY_CNT">IWM_RX_INFO_PHY_CNT</dfn> 8</u></td></tr>
<tr><th id="2853">2853</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_ABC_IDX" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_ABC_IDX">IWM_RX_INFO_ENERGY_ANT_ABC_IDX</dfn> 1</u></td></tr>
<tr><th id="2854">2854</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_A_MSK" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_A_MSK">IWM_RX_INFO_ENERGY_ANT_A_MSK</dfn> 0x000000ff</u></td></tr>
<tr><th id="2855">2855</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_B_MSK" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_B_MSK">IWM_RX_INFO_ENERGY_ANT_B_MSK</dfn> 0x0000ff00</u></td></tr>
<tr><th id="2856">2856</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_C_MSK" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_C_MSK">IWM_RX_INFO_ENERGY_ANT_C_MSK</dfn> 0x00ff0000</u></td></tr>
<tr><th id="2857">2857</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_A_POS" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_A_POS">IWM_RX_INFO_ENERGY_ANT_A_POS</dfn> 0</u></td></tr>
<tr><th id="2858">2858</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_B_POS" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_B_POS">IWM_RX_INFO_ENERGY_ANT_B_POS</dfn> 8</u></td></tr>
<tr><th id="2859">2859</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_ENERGY_ANT_C_POS" data-ref="_M/IWM_RX_INFO_ENERGY_ANT_C_POS">IWM_RX_INFO_ENERGY_ANT_C_POS</dfn> 16</u></td></tr>
<tr><th id="2860">2860</th><td></td></tr>
<tr><th id="2861">2861</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_AGC_IDX" data-ref="_M/IWM_RX_INFO_AGC_IDX">IWM_RX_INFO_AGC_IDX</dfn> 1</u></td></tr>
<tr><th id="2862">2862</th><td><u>#define <dfn class="macro" id="_M/IWM_RX_INFO_RSSI_AB_IDX" data-ref="_M/IWM_RX_INFO_RSSI_AB_IDX">IWM_RX_INFO_RSSI_AB_IDX</dfn> 2</u></td></tr>
<tr><th id="2863">2863</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_A_MSK" data-ref="_M/IWM_OFDM_AGC_A_MSK">IWM_OFDM_AGC_A_MSK</dfn> 0x0000007f</u></td></tr>
<tr><th id="2864">2864</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_A_POS" data-ref="_M/IWM_OFDM_AGC_A_POS">IWM_OFDM_AGC_A_POS</dfn> 0</u></td></tr>
<tr><th id="2865">2865</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_B_MSK" data-ref="_M/IWM_OFDM_AGC_B_MSK">IWM_OFDM_AGC_B_MSK</dfn> 0x00003f80</u></td></tr>
<tr><th id="2866">2866</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_B_POS" data-ref="_M/IWM_OFDM_AGC_B_POS">IWM_OFDM_AGC_B_POS</dfn> 7</u></td></tr>
<tr><th id="2867">2867</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_CODE_MSK" data-ref="_M/IWM_OFDM_AGC_CODE_MSK">IWM_OFDM_AGC_CODE_MSK</dfn> 0x3fe00000</u></td></tr>
<tr><th id="2868">2868</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_AGC_CODE_POS" data-ref="_M/IWM_OFDM_AGC_CODE_POS">IWM_OFDM_AGC_CODE_POS</dfn> 20</u></td></tr>
<tr><th id="2869">2869</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_INBAND_A_MSK" data-ref="_M/IWM_OFDM_RSSI_INBAND_A_MSK">IWM_OFDM_RSSI_INBAND_A_MSK</dfn> 0x00ff</u></td></tr>
<tr><th id="2870">2870</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_A_POS" data-ref="_M/IWM_OFDM_RSSI_A_POS">IWM_OFDM_RSSI_A_POS</dfn> 0</u></td></tr>
<tr><th id="2871">2871</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_ALLBAND_A_MSK" data-ref="_M/IWM_OFDM_RSSI_ALLBAND_A_MSK">IWM_OFDM_RSSI_ALLBAND_A_MSK</dfn> 0xff00</u></td></tr>
<tr><th id="2872">2872</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_ALLBAND_A_POS" data-ref="_M/IWM_OFDM_RSSI_ALLBAND_A_POS">IWM_OFDM_RSSI_ALLBAND_A_POS</dfn> 8</u></td></tr>
<tr><th id="2873">2873</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_INBAND_B_MSK" data-ref="_M/IWM_OFDM_RSSI_INBAND_B_MSK">IWM_OFDM_RSSI_INBAND_B_MSK</dfn> 0xff0000</u></td></tr>
<tr><th id="2874">2874</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_B_POS" data-ref="_M/IWM_OFDM_RSSI_B_POS">IWM_OFDM_RSSI_B_POS</dfn> 16</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_ALLBAND_B_MSK" data-ref="_M/IWM_OFDM_RSSI_ALLBAND_B_MSK">IWM_OFDM_RSSI_ALLBAND_B_MSK</dfn> 0xff000000</u></td></tr>
<tr><th id="2876">2876</th><td><u>#define <dfn class="macro" id="_M/IWM_OFDM_RSSI_ALLBAND_B_POS" data-ref="_M/IWM_OFDM_RSSI_ALLBAND_B_POS">IWM_OFDM_RSSI_ALLBAND_B_POS</dfn> 24</u></td></tr>
<tr><th id="2877">2877</th><td></td></tr>
<tr><th id="2878">2878</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2879">2879</th><td><i class="doc"> * struct iwm_rx_phy_info - phy info</i></td></tr>
<tr><th id="2880">2880</th><td><i class="doc"> * (IWM_REPLY_RX_PHY_CMD = 0xc0)</i></td></tr>
<tr><th id="2881">2881</th><td><i class="doc"> *<span class="command"> @non</span>_cfg_phy_cnt: non configurable DSP phy data byte count</i></td></tr>
<tr><th id="2882">2882</th><td><i class="doc"> *<span class="command"> @cfg</span>_phy_cnt: configurable DSP phy data byte count</i></td></tr>
<tr><th id="2883">2883</th><td><i class="doc"> *<span class="command"> @stat</span>_id: configurable DSP phy data set ID</i></td></tr>
<tr><th id="2884">2884</th><td><i class="doc"> *<span class="command"> @reserved1</span>:</i></td></tr>
<tr><th id="2885">2885</th><td><i class="doc"> *<span class="command"> @system</span>_timestamp: GP2  at on air rise</i></td></tr>
<tr><th id="2886">2886</th><td><i class="doc"> *<span class="command"> @timestamp</span>: TSF at on air rise</i></td></tr>
<tr><th id="2887">2887</th><td><i class="doc"> *<span class="command"> @beacon</span>_time_stamp: beacon at on-air rise</i></td></tr>
<tr><th id="2888">2888</th><td><i class="doc"> *<span class="command"> @phy</span>_flags: general phy flags: band, modulation, ...</i></td></tr>
<tr><th id="2889">2889</th><td><i class="doc"> *<span class="command"> @channel</span>: channel number</i></td></tr>
<tr><th id="2890">2890</th><td><i class="doc"> *<span class="command"> @non</span>_cfg_phy_buf: for various implementations of non_cfg_phy</i></td></tr>
<tr><th id="2891">2891</th><td><i class="doc"> * <span class="command">@rate</span>_n_flags: IWM_RATE_MCS_*</i></td></tr>
<tr><th id="2892">2892</th><td><i class="doc"> *<span class="command"> @byte</span>_count: frame's byte-count</i></td></tr>
<tr><th id="2893">2893</th><td><i class="doc"> *<span class="command"> @frame</span>_time: frame's time on the air, based on byte count and frame rate</i></td></tr>
<tr><th id="2894">2894</th><td><i class="doc"> *	calculation</i></td></tr>
<tr><th id="2895">2895</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_active_msk: what MACs were active when the frame was received</span></i></td></tr>
<tr><th id="2896">2896</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="2897">2897</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> Before each Rx, the device sends this data. It contains PHY information</span></i></td></tr>
<tr><th id="2898">2898</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> about the reception of the packet.</span></i></td></tr>
<tr><th id="2899">2899</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="2900">2900</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_rx_phy_info" title='iwm_rx_phy_info' data-ref="iwm_rx_phy_info" data-ref-filename="iwm_rx_phy_info">iwm_rx_phy_info</dfn> {</td></tr>
<tr><th id="2901">2901</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rx_phy_info::non_cfg_phy_cnt" title='iwm_rx_phy_info::non_cfg_phy_cnt' data-ref="iwm_rx_phy_info::non_cfg_phy_cnt" data-ref-filename="iwm_rx_phy_info..non_cfg_phy_cnt">non_cfg_phy_cnt</dfn>;</td></tr>
<tr><th id="2902">2902</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rx_phy_info::cfg_phy_cnt" title='iwm_rx_phy_info::cfg_phy_cnt' data-ref="iwm_rx_phy_info::cfg_phy_cnt" data-ref-filename="iwm_rx_phy_info..cfg_phy_cnt">cfg_phy_cnt</dfn>;</td></tr>
<tr><th id="2903">2903</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rx_phy_info::stat_id" title='iwm_rx_phy_info::stat_id' data-ref="iwm_rx_phy_info::stat_id" data-ref-filename="iwm_rx_phy_info..stat_id">stat_id</dfn>;</td></tr>
<tr><th id="2904">2904</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rx_phy_info::reserved1" title='iwm_rx_phy_info::reserved1' data-ref="iwm_rx_phy_info::reserved1" data-ref-filename="iwm_rx_phy_info..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_phy_info::system_timestamp" title='iwm_rx_phy_info::system_timestamp' data-ref="iwm_rx_phy_info::system_timestamp" data-ref-filename="iwm_rx_phy_info..system_timestamp">system_timestamp</dfn>;</td></tr>
<tr><th id="2906">2906</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_rx_phy_info::timestamp" title='iwm_rx_phy_info::timestamp' data-ref="iwm_rx_phy_info::timestamp" data-ref-filename="iwm_rx_phy_info..timestamp">timestamp</dfn>;</td></tr>
<tr><th id="2907">2907</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_phy_info::beacon_time_stamp" title='iwm_rx_phy_info::beacon_time_stamp' data-ref="iwm_rx_phy_info::beacon_time_stamp" data-ref-filename="iwm_rx_phy_info..beacon_time_stamp">beacon_time_stamp</dfn>;</td></tr>
<tr><th id="2908">2908</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_phy_info::phy_flags" title='iwm_rx_phy_info::phy_flags' data-ref="iwm_rx_phy_info::phy_flags" data-ref-filename="iwm_rx_phy_info..phy_flags">phy_flags</dfn>;</td></tr>
<tr><th id="2909">2909</th><td><u>#define <dfn class="macro" id="_M/IWM_PHY_INFO_FLAG_SHPREAMBLE" data-ref="_M/IWM_PHY_INFO_FLAG_SHPREAMBLE">IWM_PHY_INFO_FLAG_SHPREAMBLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2910">2910</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_phy_info::channel" title='iwm_rx_phy_info::channel' data-ref="iwm_rx_phy_info::channel" data-ref-filename="iwm_rx_phy_info..channel">channel</dfn>;</td></tr>
<tr><th id="2911">2911</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_phy_info::non_cfg_phy" title='iwm_rx_phy_info::non_cfg_phy' data-ref="iwm_rx_phy_info::non_cfg_phy" data-ref-filename="iwm_rx_phy_info..non_cfg_phy">non_cfg_phy</dfn>[<a class="macro" href="#2852" title="8" data-ref="_M/IWM_RX_INFO_PHY_CNT">IWM_RX_INFO_PHY_CNT</a>];</td></tr>
<tr><th id="2912">2912</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_phy_info::rate_n_flags" title='iwm_rx_phy_info::rate_n_flags' data-ref="iwm_rx_phy_info::rate_n_flags" data-ref-filename="iwm_rx_phy_info..rate_n_flags">rate_n_flags</dfn>;</td></tr>
<tr><th id="2913">2913</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_phy_info::byte_count" title='iwm_rx_phy_info::byte_count' data-ref="iwm_rx_phy_info::byte_count" data-ref-filename="iwm_rx_phy_info..byte_count">byte_count</dfn>;</td></tr>
<tr><th id="2914">2914</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_phy_info::mac_active_msk" title='iwm_rx_phy_info::mac_active_msk' data-ref="iwm_rx_phy_info::mac_active_msk" data-ref-filename="iwm_rx_phy_info..mac_active_msk">mac_active_msk</dfn>;</td></tr>
<tr><th id="2915">2915</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_phy_info::frame_time" title='iwm_rx_phy_info::frame_time' data-ref="iwm_rx_phy_info::frame_time" data-ref-filename="iwm_rx_phy_info..frame_time">frame_time</dfn>;</td></tr>
<tr><th id="2916">2916</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td><b>struct</b> <dfn class="type def" id="iwm_rx_mpdu_res_start" title='iwm_rx_mpdu_res_start' data-ref="iwm_rx_mpdu_res_start" data-ref-filename="iwm_rx_mpdu_res_start">iwm_rx_mpdu_res_start</dfn> {</td></tr>
<tr><th id="2919">2919</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_mpdu_res_start::byte_count" title='iwm_rx_mpdu_res_start::byte_count' data-ref="iwm_rx_mpdu_res_start::byte_count" data-ref-filename="iwm_rx_mpdu_res_start..byte_count">byte_count</dfn>;</td></tr>
<tr><th id="2920">2920</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_rx_mpdu_res_start::reserved" title='iwm_rx_mpdu_res_start::reserved' data-ref="iwm_rx_mpdu_res_start::reserved" data-ref-filename="iwm_rx_mpdu_res_start..reserved">reserved</dfn>;</td></tr>
<tr><th id="2921">2921</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="2922">2922</th><td></td></tr>
<tr><th id="2923">2923</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2924">2924</th><td><i class="doc"> * enum iwm_rx_phy_flags - to parse %iwm_rx_phy_info phy_flags</i></td></tr>
<tr><th id="2925">2925</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band</i></td></tr>
<tr><th id="2926">2926</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_MOD_CCK:</i></td></tr>
<tr><th id="2927">2927</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short</i></td></tr>
<tr><th id="2928">2928</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_NARROW_BAND:</i></td></tr>
<tr><th id="2929">2929</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received</i></td></tr>
<tr><th id="2930">2930</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU</i></td></tr>
<tr><th id="2931">2931</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame</i></td></tr>
<tr><th id="2932">2932</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble</i></td></tr>
<tr><th id="2933">2933</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame</i></td></tr>
<tr><th id="2934">2934</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2935">2935</th><td><b>enum</b> <dfn class="type def" id="iwm_rx_phy_flags" title='iwm_rx_phy_flags' data-ref="iwm_rx_phy_flags" data-ref-filename="iwm_rx_phy_flags">iwm_rx_phy_flags</dfn> {</td></tr>
<tr><th id="2936">2936</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_BAND_24" title='IWM_RX_RES_PHY_FLAGS_BAND_24' data-ref="IWM_RX_RES_PHY_FLAGS_BAND_24" data-ref-filename="IWM_RX_RES_PHY_FLAGS_BAND_24">IWM_RX_RES_PHY_FLAGS_BAND_24</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="2937">2937</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_MOD_CCK" title='IWM_RX_RES_PHY_FLAGS_MOD_CCK' data-ref="IWM_RX_RES_PHY_FLAGS_MOD_CCK" data-ref-filename="IWM_RX_RES_PHY_FLAGS_MOD_CCK">IWM_RX_RES_PHY_FLAGS_MOD_CCK</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="2938">2938</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_SHORT_PREAMBLE" title='IWM_RX_RES_PHY_FLAGS_SHORT_PREAMBLE' data-ref="IWM_RX_RES_PHY_FLAGS_SHORT_PREAMBLE" data-ref-filename="IWM_RX_RES_PHY_FLAGS_SHORT_PREAMBLE">IWM_RX_RES_PHY_FLAGS_SHORT_PREAMBLE</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="2939">2939</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_NARROW_BAND" title='IWM_RX_RES_PHY_FLAGS_NARROW_BAND' data-ref="IWM_RX_RES_PHY_FLAGS_NARROW_BAND" data-ref-filename="IWM_RX_RES_PHY_FLAGS_NARROW_BAND">IWM_RX_RES_PHY_FLAGS_NARROW_BAND</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="2940">2940</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_ANTENNA" title='IWM_RX_RES_PHY_FLAGS_ANTENNA' data-ref="IWM_RX_RES_PHY_FLAGS_ANTENNA" data-ref-filename="IWM_RX_RES_PHY_FLAGS_ANTENNA">IWM_RX_RES_PHY_FLAGS_ANTENNA</dfn>		= (<var>0x7</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="2941">2941</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_ANTENNA_POS" title='IWM_RX_RES_PHY_FLAGS_ANTENNA_POS' data-ref="IWM_RX_RES_PHY_FLAGS_ANTENNA_POS" data-ref-filename="IWM_RX_RES_PHY_FLAGS_ANTENNA_POS">IWM_RX_RES_PHY_FLAGS_ANTENNA_POS</dfn>	= <var>4</var>,</td></tr>
<tr><th id="2942">2942</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_AGG" title='IWM_RX_RES_PHY_FLAGS_AGG' data-ref="IWM_RX_RES_PHY_FLAGS_AGG" data-ref-filename="IWM_RX_RES_PHY_FLAGS_AGG">IWM_RX_RES_PHY_FLAGS_AGG</dfn>		= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="2943">2943</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_OFDM_HT" title='IWM_RX_RES_PHY_FLAGS_OFDM_HT' data-ref="IWM_RX_RES_PHY_FLAGS_OFDM_HT" data-ref-filename="IWM_RX_RES_PHY_FLAGS_OFDM_HT">IWM_RX_RES_PHY_FLAGS_OFDM_HT</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2944">2944</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_OFDM_GF" title='IWM_RX_RES_PHY_FLAGS_OFDM_GF' data-ref="IWM_RX_RES_PHY_FLAGS_OFDM_GF" data-ref-filename="IWM_RX_RES_PHY_FLAGS_OFDM_GF">IWM_RX_RES_PHY_FLAGS_OFDM_GF</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="2945">2945</th><td>	<dfn class="enum" id="IWM_RX_RES_PHY_FLAGS_OFDM_VHT" title='IWM_RX_RES_PHY_FLAGS_OFDM_VHT' data-ref="IWM_RX_RES_PHY_FLAGS_OFDM_VHT" data-ref-filename="IWM_RX_RES_PHY_FLAGS_OFDM_VHT">IWM_RX_RES_PHY_FLAGS_OFDM_VHT</dfn>		= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="2946">2946</th><td>};</td></tr>
<tr><th id="2947">2947</th><td></td></tr>
<tr><th id="2948">2948</th><td><i class="doc">/**</i></td></tr>
<tr><th id="2949">2949</th><td><i class="doc"> * enum iwm_mvm_rx_status - written by fw for each Rx packet</i></td></tr>
<tr><th id="2950">2950</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_CRC_OK: CRC is fine</i></td></tr>
<tr><th id="2951">2951</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow</i></td></tr>
<tr><th id="2952">2952</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SRC_STA_FOUND:</i></td></tr>
<tr><th id="2953">2953</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_KEY_VALID:</i></td></tr>
<tr><th id="2954">2954</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_KEY_PARAM_OK:</i></td></tr>
<tr><th id="2955">2955</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed</i></td></tr>
<tr><th id="2956">2956</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked</i></td></tr>
<tr><th id="2957">2957</th><td><i class="doc"> *	in the driver.</i></td></tr>
<tr><th id="2958">2958</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine</i></td></tr>
<tr><th id="2959">2959</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR:  valid for alg = CCM_CMAC or</i></td></tr>
<tr><th id="2960">2960</th><td><i class="doc"> *	alg = CCM only. Checks replay attack for 11w frames. Relevant only if</i></td></tr>
<tr><th id="2961">2961</th><td><i class="doc"> *	%IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.</i></td></tr>
<tr><th id="2962">2962</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted</i></td></tr>
<tr><th id="2963">2963</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP</i></td></tr>
<tr><th id="2964">2964</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM</i></td></tr>
<tr><th id="2965">2965</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP</i></td></tr>
<tr><th id="2966">2966</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC</i></td></tr>
<tr><th id="2967">2967</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted</i></td></tr>
<tr><th id="2968">2968</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm</i></td></tr>
<tr><th id="2969">2969</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted</i></td></tr>
<tr><th id="2970">2970</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:</i></td></tr>
<tr><th id="2971">2971</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:</i></td></tr>
<tr><th id="2972">2972</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:</i></td></tr>
<tr><th id="2973">2973</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame</i></td></tr>
<tr><th id="2974">2974</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_HASH_INDEX_MSK:</i></td></tr>
<tr><th id="2975">2975</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_STA_ID_MSK:</i></td></tr>
<tr><th id="2976">2976</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_RRF_KILL:</i></td></tr>
<tr><th id="2977">2977</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS_FILTERING_MSK:</i></td></tr>
<tr><th id="2978">2978</th><td><i class="doc"> *<span class="command"> @IWM</span>_RX_MPDU_RES_STATUS2_FILTERING_MSK:</i></td></tr>
<tr><th id="2979">2979</th><td><i class="doc"> */</i></td></tr>
<tr><th id="2980">2980</th><td><b>enum</b> <dfn class="type def" id="iwm_mvm_rx_status" title='iwm_mvm_rx_status' data-ref="iwm_mvm_rx_status" data-ref-filename="iwm_mvm_rx_status">iwm_mvm_rx_status</dfn> {</td></tr>
<tr><th id="2981">2981</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_CRC_OK" title='IWM_RX_MPDU_RES_STATUS_CRC_OK' data-ref="IWM_RX_MPDU_RES_STATUS_CRC_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_CRC_OK">IWM_RX_MPDU_RES_STATUS_CRC_OK</dfn>			= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="2982">2982</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_OVERRUN_OK" title='IWM_RX_MPDU_RES_STATUS_OVERRUN_OK' data-ref="IWM_RX_MPDU_RES_STATUS_OVERRUN_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_OVERRUN_OK">IWM_RX_MPDU_RES_STATUS_OVERRUN_OK</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="2983">2983</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SRC_STA_FOUND" title='IWM_RX_MPDU_RES_STATUS_SRC_STA_FOUND' data-ref="IWM_RX_MPDU_RES_STATUS_SRC_STA_FOUND" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SRC_STA_FOUND">IWM_RX_MPDU_RES_STATUS_SRC_STA_FOUND</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="2984">2984</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_KEY_VALID" title='IWM_RX_MPDU_RES_STATUS_KEY_VALID' data-ref="IWM_RX_MPDU_RES_STATUS_KEY_VALID" data-ref-filename="IWM_RX_MPDU_RES_STATUS_KEY_VALID">IWM_RX_MPDU_RES_STATUS_KEY_VALID</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="2985">2985</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_KEY_PARAM_OK" title='IWM_RX_MPDU_RES_STATUS_KEY_PARAM_OK' data-ref="IWM_RX_MPDU_RES_STATUS_KEY_PARAM_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_KEY_PARAM_OK">IWM_RX_MPDU_RES_STATUS_KEY_PARAM_OK</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="2986">2986</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_ICV_OK" title='IWM_RX_MPDU_RES_STATUS_ICV_OK' data-ref="IWM_RX_MPDU_RES_STATUS_ICV_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_ICV_OK">IWM_RX_MPDU_RES_STATUS_ICV_OK</dfn>			= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="2987">2987</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_MIC_OK" title='IWM_RX_MPDU_RES_STATUS_MIC_OK' data-ref="IWM_RX_MPDU_RES_STATUS_MIC_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_MIC_OK">IWM_RX_MPDU_RES_STATUS_MIC_OK</dfn>			= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="2988">2988</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_TTAK_OK" title='IWM_RX_MPDU_RES_STATUS_TTAK_OK' data-ref="IWM_RX_MPDU_RES_STATUS_TTAK_OK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_TTAK_OK">IWM_RX_MPDU_RES_STATUS_TTAK_OK</dfn>			= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="2989">2989</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR" title='IWM_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR' data-ref="IWM_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR" data-ref-filename="IWM_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR">IWM_RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR</dfn>	= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="2990">2990</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_NO_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_NO_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_NO_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_NO_ENC">IWM_RX_MPDU_RES_STATUS_SEC_NO_ENC</dfn>		= (<var>0</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2991">2991</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_WEP_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_WEP_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_WEP_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_WEP_ENC">IWM_RX_MPDU_RES_STATUS_SEC_WEP_ENC</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2992">2992</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_CCM_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_CCM_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_CCM_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_CCM_ENC">IWM_RX_MPDU_RES_STATUS_SEC_CCM_ENC</dfn>		= (<var>2</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2993">2993</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_TKIP_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_TKIP_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_TKIP_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_TKIP_ENC">IWM_RX_MPDU_RES_STATUS_SEC_TKIP_ENC</dfn>		= (<var>3</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2994">2994</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_EXT_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_EXT_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_EXT_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_EXT_ENC">IWM_RX_MPDU_RES_STATUS_SEC_EXT_ENC</dfn>		= (<var>4</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2995">2995</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC" title='IWM_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC">IWM_RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC</dfn>		= (<var>6</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2996">2996</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_ENC_ERR" title='IWM_RX_MPDU_RES_STATUS_SEC_ENC_ERR' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_ENC_ERR" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_ENC_ERR">IWM_RX_MPDU_RES_STATUS_SEC_ENC_ERR</dfn>		= (<var>7</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2997">2997</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_SEC_ENC_MSK" title='IWM_RX_MPDU_RES_STATUS_SEC_ENC_MSK' data-ref="IWM_RX_MPDU_RES_STATUS_SEC_ENC_MSK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_SEC_ENC_MSK">IWM_RX_MPDU_RES_STATUS_SEC_ENC_MSK</dfn>		= (<var>7</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="2998">2998</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_DEC_DONE" title='IWM_RX_MPDU_RES_STATUS_DEC_DONE' data-ref="IWM_RX_MPDU_RES_STATUS_DEC_DONE" data-ref-filename="IWM_RX_MPDU_RES_STATUS_DEC_DONE">IWM_RX_MPDU_RES_STATUS_DEC_DONE</dfn>			= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="2999">2999</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP" title='IWM_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP' data-ref="IWM_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP" data-ref-filename="IWM_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP">IWM_RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP</dfn>	= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="3000">3000</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP" title='IWM_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP' data-ref="IWM_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP" data-ref-filename="IWM_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP">IWM_RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP</dfn>		= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="3001">3001</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT" title='IWM_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT' data-ref="IWM_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT" data-ref-filename="IWM_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT">IWM_RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT</dfn>		= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="3002">3002</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME" title='IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME' data-ref="IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME" data-ref-filename="IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME">IWM_RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME</dfn>		= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="3003">3003</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_HASH_INDEX_MSK" title='IWM_RX_MPDU_RES_STATUS_HASH_INDEX_MSK' data-ref="IWM_RX_MPDU_RES_STATUS_HASH_INDEX_MSK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_HASH_INDEX_MSK">IWM_RX_MPDU_RES_STATUS_HASH_INDEX_MSK</dfn>		= (<var>0x3F0000</var>),</td></tr>
<tr><th id="3004">3004</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_STA_ID_MSK" title='IWM_RX_MPDU_RES_STATUS_STA_ID_MSK' data-ref="IWM_RX_MPDU_RES_STATUS_STA_ID_MSK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_STA_ID_MSK">IWM_RX_MPDU_RES_STATUS_STA_ID_MSK</dfn>		= (<var>0x1f000000</var>),</td></tr>
<tr><th id="3005">3005</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_RRF_KILL" title='IWM_RX_MPDU_RES_STATUS_RRF_KILL' data-ref="IWM_RX_MPDU_RES_STATUS_RRF_KILL" data-ref-filename="IWM_RX_MPDU_RES_STATUS_RRF_KILL">IWM_RX_MPDU_RES_STATUS_RRF_KILL</dfn>			= (<var>1</var> &lt;&lt; <var>29</var>),</td></tr>
<tr><th id="3006">3006</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS_FILTERING_MSK" title='IWM_RX_MPDU_RES_STATUS_FILTERING_MSK' data-ref="IWM_RX_MPDU_RES_STATUS_FILTERING_MSK" data-ref-filename="IWM_RX_MPDU_RES_STATUS_FILTERING_MSK">IWM_RX_MPDU_RES_STATUS_FILTERING_MSK</dfn>		= (<var>0xc00000</var>),</td></tr>
<tr><th id="3007">3007</th><td>	<dfn class="enum" id="IWM_RX_MPDU_RES_STATUS2_FILTERING_MSK" title='IWM_RX_MPDU_RES_STATUS2_FILTERING_MSK' data-ref="IWM_RX_MPDU_RES_STATUS2_FILTERING_MSK" data-ref-filename="IWM_RX_MPDU_RES_STATUS2_FILTERING_MSK">IWM_RX_MPDU_RES_STATUS2_FILTERING_MSK</dfn>		= (<var>0xc0000000</var>),</td></tr>
<tr><th id="3008">3008</th><td>};</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3011">3011</th><td><i class="doc"> * struct iwm_radio_version_notif - information on the radio version</i></td></tr>
<tr><th id="3012">3012</th><td><i class="doc"> * ( IWM_RADIO_VERSION_NOTIFICATION = 0x68 )</i></td></tr>
<tr><th id="3013">3013</th><td><i class="doc"> *<span class="command"> @radio</span>_flavor:</i></td></tr>
<tr><th id="3014">3014</th><td><i class="doc"> *<span class="command"> @radio</span>_step:</i></td></tr>
<tr><th id="3015">3015</th><td><i class="doc"> *<span class="command"> @radio</span>_dash:</i></td></tr>
<tr><th id="3016">3016</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3017">3017</th><td><b>struct</b> <dfn class="type def" id="iwm_radio_version_notif" title='iwm_radio_version_notif' data-ref="iwm_radio_version_notif" data-ref-filename="iwm_radio_version_notif">iwm_radio_version_notif</dfn> {</td></tr>
<tr><th id="3018">3018</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_radio_version_notif::radio_flavor" title='iwm_radio_version_notif::radio_flavor' data-ref="iwm_radio_version_notif::radio_flavor" data-ref-filename="iwm_radio_version_notif..radio_flavor">radio_flavor</dfn>;</td></tr>
<tr><th id="3019">3019</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_radio_version_notif::radio_step" title='iwm_radio_version_notif::radio_step' data-ref="iwm_radio_version_notif::radio_step" data-ref-filename="iwm_radio_version_notif..radio_step">radio_step</dfn>;</td></tr>
<tr><th id="3020">3020</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_radio_version_notif::radio_dash" title='iwm_radio_version_notif::radio_dash' data-ref="iwm_radio_version_notif::radio_dash" data-ref-filename="iwm_radio_version_notif..radio_dash">radio_dash</dfn>;</td></tr>
<tr><th id="3021">3021</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_RADIO_VERSION_NOTOFICATION_S_VER_1 */</i></td></tr>
<tr><th id="3022">3022</th><td></td></tr>
<tr><th id="3023">3023</th><td><b>enum</b> <dfn class="type def" id="iwm_card_state_flags" title='iwm_card_state_flags' data-ref="iwm_card_state_flags" data-ref-filename="iwm_card_state_flags">iwm_card_state_flags</dfn> {</td></tr>
<tr><th id="3024">3024</th><td>	<dfn class="enum" id="IWM_CARD_ENABLED" title='IWM_CARD_ENABLED' data-ref="IWM_CARD_ENABLED" data-ref-filename="IWM_CARD_ENABLED">IWM_CARD_ENABLED</dfn>		= <var>0x00</var>,</td></tr>
<tr><th id="3025">3025</th><td>	<dfn class="enum" id="IWM_HW_CARD_DISABLED" title='IWM_HW_CARD_DISABLED' data-ref="IWM_HW_CARD_DISABLED" data-ref-filename="IWM_HW_CARD_DISABLED">IWM_HW_CARD_DISABLED</dfn>	= <var>0x01</var>,</td></tr>
<tr><th id="3026">3026</th><td>	<dfn class="enum" id="IWM_SW_CARD_DISABLED" title='IWM_SW_CARD_DISABLED' data-ref="IWM_SW_CARD_DISABLED" data-ref-filename="IWM_SW_CARD_DISABLED">IWM_SW_CARD_DISABLED</dfn>	= <var>0x02</var>,</td></tr>
<tr><th id="3027">3027</th><td>	<dfn class="enum" id="IWM_CT_KILL_CARD_DISABLED" title='IWM_CT_KILL_CARD_DISABLED' data-ref="IWM_CT_KILL_CARD_DISABLED" data-ref-filename="IWM_CT_KILL_CARD_DISABLED">IWM_CT_KILL_CARD_DISABLED</dfn>	= <var>0x04</var>,</td></tr>
<tr><th id="3028">3028</th><td>	<dfn class="enum" id="IWM_HALT_CARD_DISABLED" title='IWM_HALT_CARD_DISABLED' data-ref="IWM_HALT_CARD_DISABLED" data-ref-filename="IWM_HALT_CARD_DISABLED">IWM_HALT_CARD_DISABLED</dfn>	= <var>0x08</var>,</td></tr>
<tr><th id="3029">3029</th><td>	<dfn class="enum" id="IWM_CARD_DISABLED_MSK" title='IWM_CARD_DISABLED_MSK' data-ref="IWM_CARD_DISABLED_MSK" data-ref-filename="IWM_CARD_DISABLED_MSK">IWM_CARD_DISABLED_MSK</dfn>	= <var>0x0f</var>,</td></tr>
<tr><th id="3030">3030</th><td>	<dfn class="enum" id="IWM_CARD_IS_RX_ON" title='IWM_CARD_IS_RX_ON' data-ref="IWM_CARD_IS_RX_ON" data-ref-filename="IWM_CARD_IS_RX_ON">IWM_CARD_IS_RX_ON</dfn>		= <var>0x10</var>,</td></tr>
<tr><th id="3031">3031</th><td>};</td></tr>
<tr><th id="3032">3032</th><td></td></tr>
<tr><th id="3033">3033</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3034">3034</th><td><i class="doc"> * struct iwm_radio_version_notif - information on the radio version</i></td></tr>
<tr><th id="3035">3035</th><td><i class="doc"> * (IWM_CARD_STATE_NOTIFICATION = 0xa1 )</i></td></tr>
<tr><th id="3036">3036</th><td><i class="doc"> *<span class="command"> @flags</span>: %iwm_card_state_flags</i></td></tr>
<tr><th id="3037">3037</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3038">3038</th><td><b>struct</b> <dfn class="type def" id="iwm_card_state_notif" title='iwm_card_state_notif' data-ref="iwm_card_state_notif" data-ref-filename="iwm_card_state_notif">iwm_card_state_notif</dfn> {</td></tr>
<tr><th id="3039">3039</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_card_state_notif::flags" title='iwm_card_state_notif::flags' data-ref="iwm_card_state_notif::flags" data-ref-filename="iwm_card_state_notif..flags">flags</dfn>;</td></tr>
<tr><th id="3040">3040</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* CARD_STATE_NTFY_API_S_VER_1 */</i></td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3043">3043</th><td><i class="doc"> * struct iwm_missed_beacons_notif - information on missed beacons</i></td></tr>
<tr><th id="3044">3044</th><td><i class="doc"> * ( IWM_MISSED_BEACONS_NOTIFICATION = 0xa2 )</i></td></tr>
<tr><th id="3045">3045</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_id: interface ID</span></i></td></tr>
<tr><th id="3046">3046</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @consec_missed_beacons_since_last_rx: number of consecutive missed</span></i></td></tr>
<tr><th id="3047">3047</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	beacons since last RX.</span></i></td></tr>
<tr><th id="3048">3048</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @consec_missed_beacons: number of consecutive missed beacons</span></i></td></tr>
<tr><th id="3049">3049</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @num_expected_beacons:</span></i></td></tr>
<tr><th id="3050">3050</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @num_recvd_beacons:</span></i></td></tr>
<tr><th id="3051">3051</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="3052">3052</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_missed_beacons_notif" title='iwm_missed_beacons_notif' data-ref="iwm_missed_beacons_notif" data-ref-filename="iwm_missed_beacons_notif">iwm_missed_beacons_notif</dfn> {</td></tr>
<tr><th id="3053">3053</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_missed_beacons_notif::mac_id" title='iwm_missed_beacons_notif::mac_id' data-ref="iwm_missed_beacons_notif::mac_id" data-ref-filename="iwm_missed_beacons_notif..mac_id">mac_id</dfn>;</td></tr>
<tr><th id="3054">3054</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_missed_beacons_notif::consec_missed_beacons_since_last_rx" title='iwm_missed_beacons_notif::consec_missed_beacons_since_last_rx' data-ref="iwm_missed_beacons_notif::consec_missed_beacons_since_last_rx" data-ref-filename="iwm_missed_beacons_notif..consec_missed_beacons_since_last_rx">consec_missed_beacons_since_last_rx</dfn>;</td></tr>
<tr><th id="3055">3055</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_missed_beacons_notif::consec_missed_beacons" title='iwm_missed_beacons_notif::consec_missed_beacons' data-ref="iwm_missed_beacons_notif::consec_missed_beacons" data-ref-filename="iwm_missed_beacons_notif..consec_missed_beacons">consec_missed_beacons</dfn>;</td></tr>
<tr><th id="3056">3056</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_missed_beacons_notif::num_expected_beacons" title='iwm_missed_beacons_notif::num_expected_beacons' data-ref="iwm_missed_beacons_notif::num_expected_beacons" data-ref-filename="iwm_missed_beacons_notif..num_expected_beacons">num_expected_beacons</dfn>;</td></tr>
<tr><th id="3057">3057</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_missed_beacons_notif::num_recvd_beacons" title='iwm_missed_beacons_notif::num_recvd_beacons' data-ref="iwm_missed_beacons_notif::num_recvd_beacons" data-ref-filename="iwm_missed_beacons_notif..num_recvd_beacons">num_recvd_beacons</dfn>;</td></tr>
<tr><th id="3058">3058</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MISSED_BEACON_NTFY_API_S_VER_3 */</i></td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3061">3061</th><td><i class="doc"> * struct iwm_mfuart_load_notif - mfuart image version &amp; status</i></td></tr>
<tr><th id="3062">3062</th><td><i class="doc"> * ( IWM_MFUART_LOAD_NOTIFICATION = 0xb1 )</i></td></tr>
<tr><th id="3063">3063</th><td><i class="doc"> *<span class="command"> @installed</span>_ver: installed image version</i></td></tr>
<tr><th id="3064">3064</th><td><i class="doc"> *<span class="command"> @external</span>_ver: external image version</i></td></tr>
<tr><th id="3065">3065</th><td><i class="doc"> *<span class="command"> @status</span>: MFUART loading status</i></td></tr>
<tr><th id="3066">3066</th><td><i class="doc"> *<span class="command"> @duration</span>: MFUART loading time</i></td></tr>
<tr><th id="3067">3067</th><td><i class="doc">*/</i></td></tr>
<tr><th id="3068">3068</th><td><b>struct</b> <dfn class="type def" id="iwm_mfuart_load_notif" title='iwm_mfuart_load_notif' data-ref="iwm_mfuart_load_notif" data-ref-filename="iwm_mfuart_load_notif">iwm_mfuart_load_notif</dfn> {</td></tr>
<tr><th id="3069">3069</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mfuart_load_notif::installed_ver" title='iwm_mfuart_load_notif::installed_ver' data-ref="iwm_mfuart_load_notif::installed_ver" data-ref-filename="iwm_mfuart_load_notif..installed_ver">installed_ver</dfn>;</td></tr>
<tr><th id="3070">3070</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mfuart_load_notif::external_ver" title='iwm_mfuart_load_notif::external_ver' data-ref="iwm_mfuart_load_notif::external_ver" data-ref-filename="iwm_mfuart_load_notif..external_ver">external_ver</dfn>;</td></tr>
<tr><th id="3071">3071</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mfuart_load_notif::status" title='iwm_mfuart_load_notif::status' data-ref="iwm_mfuart_load_notif::status" data-ref-filename="iwm_mfuart_load_notif..status">status</dfn>;</td></tr>
<tr><th id="3072">3072</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mfuart_load_notif::duration" title='iwm_mfuart_load_notif::duration' data-ref="iwm_mfuart_load_notif::duration" data-ref-filename="iwm_mfuart_load_notif..duration">duration</dfn>;</td></tr>
<tr><th id="3073">3073</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/*MFU_LOADER_NTFY_API_S_VER_1*/</i></td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3076">3076</th><td><i class="doc"> * struct iwm_set_calib_default_cmd - set default value for calibration.</i></td></tr>
<tr><th id="3077">3077</th><td><i class="doc"> * ( IWM_SET_CALIB_DEFAULT_CMD = 0x8e )</i></td></tr>
<tr><th id="3078">3078</th><td><i class="doc"> *<span class="command"> @calib</span>_index: the calibration to set value for</i></td></tr>
<tr><th id="3079">3079</th><td><i class="doc"> *<span class="command"> @length</span>: of data</i></td></tr>
<tr><th id="3080">3080</th><td><i class="doc"> * <span class="command">@data</span>: the value to set for the calibration result</i></td></tr>
<tr><th id="3081">3081</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3082">3082</th><td><b>struct</b> <dfn class="type def" id="iwm_set_calib_default_cmd" title='iwm_set_calib_default_cmd' data-ref="iwm_set_calib_default_cmd" data-ref-filename="iwm_set_calib_default_cmd">iwm_set_calib_default_cmd</dfn> {</td></tr>
<tr><th id="3083">3083</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_set_calib_default_cmd::calib_index" title='iwm_set_calib_default_cmd::calib_index' data-ref="iwm_set_calib_default_cmd::calib_index" data-ref-filename="iwm_set_calib_default_cmd..calib_index">calib_index</dfn>;</td></tr>
<tr><th id="3084">3084</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_set_calib_default_cmd::length" title='iwm_set_calib_default_cmd::length' data-ref="iwm_set_calib_default_cmd::length" data-ref-filename="iwm_set_calib_default_cmd..length">length</dfn>;</td></tr>
<tr><th id="3085">3085</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_set_calib_default_cmd::data" title='iwm_set_calib_default_cmd::data' data-ref="iwm_set_calib_default_cmd::data" data-ref-filename="iwm_set_calib_default_cmd..data">data</dfn>[<var>0</var>];</td></tr>
<tr><th id="3086">3086</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_PHY_CALIB_OVERRIDE_VALUES_S */</i></td></tr>
<tr><th id="3087">3087</th><td></td></tr>
<tr><th id="3088">3088</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_PORT_ID_NUM" data-ref="_M/IWM_MAX_PORT_ID_NUM">IWM_MAX_PORT_ID_NUM</dfn>	2</u></td></tr>
<tr><th id="3089">3089</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_MCAST_FILTERING_ADDRESSES" data-ref="_M/IWM_MAX_MCAST_FILTERING_ADDRESSES">IWM_MAX_MCAST_FILTERING_ADDRESSES</dfn> 256</u></td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3092">3092</th><td><i class="doc"> * struct iwm_mcast_filter_cmd - configure multicast filter.</i></td></tr>
<tr><th id="3093">3093</th><td><i class="doc"> *<span class="command"> @filter</span>_own: Set 1 to filter out multicast packets sent by station itself</i></td></tr>
<tr><th id="3094">3094</th><td><i class="doc"> * <span class="command">@port</span>_id:	Multicast MAC addresses array specifier. This is a strange way</i></td></tr>
<tr><th id="3095">3095</th><td><i class="doc"> *		to identify network interface adopted in host-device IF.</i></td></tr>
<tr><th id="3096">3096</th><td><i class="doc"> *		It is used by FW as index in array of addresses. This array has</i></td></tr>
<tr><th id="3097">3097</th><td><i class="doc"> *		IWM_MAX_PORT_ID_NUM members.</i></td></tr>
<tr><th id="3098">3098</th><td><i class="doc"> *<span class="command"> @count</span>:	Number of MAC addresses in the array</i></td></tr>
<tr><th id="3099">3099</th><td><i class="doc"> *<span class="command"> @pass</span>_all:	Set 1 to pass all multicast packets.</i></td></tr>
<tr><th id="3100">3100</th><td><i class="doc"> *<span class="command"> @bssid</span>:	current association BSSID.</i></td></tr>
<tr><th id="3101">3101</th><td><i class="doc"> *<span class="command"> @addr</span>_list:	Place holder for array of MAC addresses.</i></td></tr>
<tr><th id="3102">3102</th><td><i class="doc"> *		IMPORTANT: add padding if necessary to ensure DWORD alignment.</i></td></tr>
<tr><th id="3103">3103</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3104">3104</th><td><b>struct</b> <dfn class="type def" id="iwm_mcast_filter_cmd" title='iwm_mcast_filter_cmd' data-ref="iwm_mcast_filter_cmd" data-ref-filename="iwm_mcast_filter_cmd">iwm_mcast_filter_cmd</dfn> {</td></tr>
<tr><th id="3105">3105</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::filter_own" title='iwm_mcast_filter_cmd::filter_own' data-ref="iwm_mcast_filter_cmd::filter_own" data-ref-filename="iwm_mcast_filter_cmd..filter_own">filter_own</dfn>;</td></tr>
<tr><th id="3106">3106</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::port_id" title='iwm_mcast_filter_cmd::port_id' data-ref="iwm_mcast_filter_cmd::port_id" data-ref-filename="iwm_mcast_filter_cmd..port_id">port_id</dfn>;</td></tr>
<tr><th id="3107">3107</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::count" title='iwm_mcast_filter_cmd::count' data-ref="iwm_mcast_filter_cmd::count" data-ref-filename="iwm_mcast_filter_cmd..count">count</dfn>;</td></tr>
<tr><th id="3108">3108</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::pass_all" title='iwm_mcast_filter_cmd::pass_all' data-ref="iwm_mcast_filter_cmd::pass_all" data-ref-filename="iwm_mcast_filter_cmd..pass_all">pass_all</dfn>;</td></tr>
<tr><th id="3109">3109</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::bssid" title='iwm_mcast_filter_cmd::bssid' data-ref="iwm_mcast_filter_cmd::bssid" data-ref-filename="iwm_mcast_filter_cmd..bssid">bssid</dfn>[<var>6</var>];</td></tr>
<tr><th id="3110">3110</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::reserved" title='iwm_mcast_filter_cmd::reserved' data-ref="iwm_mcast_filter_cmd::reserved" data-ref-filename="iwm_mcast_filter_cmd..reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="3111">3111</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcast_filter_cmd::addr_list" title='iwm_mcast_filter_cmd::addr_list' data-ref="iwm_mcast_filter_cmd::addr_list" data-ref-filename="iwm_mcast_filter_cmd..addr_list">addr_list</dfn>[<var>0</var>];</td></tr>
<tr><th id="3112">3112</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MCAST_FILTERING_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="3113">3113</th><td></td></tr>
<tr><th id="3114">3114</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_dbg" title='iwm_statistics_dbg' data-ref="iwm_statistics_dbg" data-ref-filename="iwm_statistics_dbg">iwm_statistics_dbg</dfn> {</td></tr>
<tr><th id="3115">3115</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_dbg::burst_check" title='iwm_statistics_dbg::burst_check' data-ref="iwm_statistics_dbg::burst_check" data-ref-filename="iwm_statistics_dbg..burst_check">burst_check</dfn>;</td></tr>
<tr><th id="3116">3116</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_dbg::burst_count" title='iwm_statistics_dbg::burst_count' data-ref="iwm_statistics_dbg::burst_count" data-ref-filename="iwm_statistics_dbg..burst_count">burst_count</dfn>;</td></tr>
<tr><th id="3117">3117</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_dbg::wait_for_silence_timeout_cnt" title='iwm_statistics_dbg::wait_for_silence_timeout_cnt' data-ref="iwm_statistics_dbg::wait_for_silence_timeout_cnt" data-ref-filename="iwm_statistics_dbg..wait_for_silence_timeout_cnt">wait_for_silence_timeout_cnt</dfn>;</td></tr>
<tr><th id="3118">3118</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_dbg::reserved" title='iwm_statistics_dbg::reserved' data-ref="iwm_statistics_dbg::reserved" data-ref-filename="iwm_statistics_dbg..reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="3119">3119</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_DEBUG_API_S_VER_2 */</i></td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_div" title='iwm_statistics_div' data-ref="iwm_statistics_div" data-ref-filename="iwm_statistics_div">iwm_statistics_div</dfn> {</td></tr>
<tr><th id="3122">3122</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::tx_on_a" title='iwm_statistics_div::tx_on_a' data-ref="iwm_statistics_div::tx_on_a" data-ref-filename="iwm_statistics_div..tx_on_a">tx_on_a</dfn>;</td></tr>
<tr><th id="3123">3123</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::tx_on_b" title='iwm_statistics_div::tx_on_b' data-ref="iwm_statistics_div::tx_on_b" data-ref-filename="iwm_statistics_div..tx_on_b">tx_on_b</dfn>;</td></tr>
<tr><th id="3124">3124</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::exec_time" title='iwm_statistics_div::exec_time' data-ref="iwm_statistics_div::exec_time" data-ref-filename="iwm_statistics_div..exec_time">exec_time</dfn>;</td></tr>
<tr><th id="3125">3125</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::probe_time" title='iwm_statistics_div::probe_time' data-ref="iwm_statistics_div::probe_time" data-ref-filename="iwm_statistics_div..probe_time">probe_time</dfn>;</td></tr>
<tr><th id="3126">3126</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::rssi_ant" title='iwm_statistics_div::rssi_ant' data-ref="iwm_statistics_div::rssi_ant" data-ref-filename="iwm_statistics_div..rssi_ant">rssi_ant</dfn>;</td></tr>
<tr><th id="3127">3127</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_div::reserved2" title='iwm_statistics_div::reserved2' data-ref="iwm_statistics_div::reserved2" data-ref-filename="iwm_statistics_div..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="3128">3128</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_SLOW_DIV_API_S_VER_2 */</i></td></tr>
<tr><th id="3129">3129</th><td></td></tr>
<tr><th id="3130">3130</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_general_common" title='iwm_statistics_general_common' data-ref="iwm_statistics_general_common" data-ref-filename="iwm_statistics_general_common">iwm_statistics_general_common</dfn> {</td></tr>
<tr><th id="3131">3131</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::temperature" title='iwm_statistics_general_common::temperature' data-ref="iwm_statistics_general_common::temperature" data-ref-filename="iwm_statistics_general_common..temperature">temperature</dfn>;   <i>/* radio temperature */</i></td></tr>
<tr><th id="3132">3132</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::temperature_m" title='iwm_statistics_general_common::temperature_m' data-ref="iwm_statistics_general_common::temperature_m" data-ref-filename="iwm_statistics_general_common..temperature_m">temperature_m</dfn>; <i>/* radio voltage */</i></td></tr>
<tr><th id="3133">3133</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_dbg" title='iwm_statistics_dbg' data-ref="iwm_statistics_dbg" data-ref-filename="iwm_statistics_dbg">iwm_statistics_dbg</a> <dfn class="decl field" id="iwm_statistics_general_common::dbg" title='iwm_statistics_general_common::dbg' data-ref="iwm_statistics_general_common::dbg" data-ref-filename="iwm_statistics_general_common..dbg">dbg</dfn>;</td></tr>
<tr><th id="3134">3134</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::sleep_time" title='iwm_statistics_general_common::sleep_time' data-ref="iwm_statistics_general_common::sleep_time" data-ref-filename="iwm_statistics_general_common..sleep_time">sleep_time</dfn>;</td></tr>
<tr><th id="3135">3135</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::slots_out" title='iwm_statistics_general_common::slots_out' data-ref="iwm_statistics_general_common::slots_out" data-ref-filename="iwm_statistics_general_common..slots_out">slots_out</dfn>;</td></tr>
<tr><th id="3136">3136</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::slots_idle" title='iwm_statistics_general_common::slots_idle' data-ref="iwm_statistics_general_common::slots_idle" data-ref-filename="iwm_statistics_general_common..slots_idle">slots_idle</dfn>;</td></tr>
<tr><th id="3137">3137</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::ttl_timestamp" title='iwm_statistics_general_common::ttl_timestamp' data-ref="iwm_statistics_general_common::ttl_timestamp" data-ref-filename="iwm_statistics_general_common..ttl_timestamp">ttl_timestamp</dfn>;</td></tr>
<tr><th id="3138">3138</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_div" title='iwm_statistics_div' data-ref="iwm_statistics_div" data-ref-filename="iwm_statistics_div">iwm_statistics_div</a> <dfn class="decl field" id="iwm_statistics_general_common::div" title='iwm_statistics_general_common::div' data-ref="iwm_statistics_general_common::div" data-ref-filename="iwm_statistics_general_common..div">div</dfn>;</td></tr>
<tr><th id="3139">3139</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::rx_enable_counter" title='iwm_statistics_general_common::rx_enable_counter' data-ref="iwm_statistics_general_common::rx_enable_counter" data-ref-filename="iwm_statistics_general_common..rx_enable_counter">rx_enable_counter</dfn>;</td></tr>
<tr><th id="3140">3140</th><td>	<i>/*</i></td></tr>
<tr><th id="3141">3141</th><td><i>	 * num_of_sos_states:</i></td></tr>
<tr><th id="3142">3142</th><td><i>	 *  count the number of times we have to re-tune</i></td></tr>
<tr><th id="3143">3143</th><td><i>	 *  in order to get out of bad PHY status</i></td></tr>
<tr><th id="3144">3144</th><td><i>	 */</i></td></tr>
<tr><th id="3145">3145</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general_common::num_of_sos_states" title='iwm_statistics_general_common::num_of_sos_states' data-ref="iwm_statistics_general_common::num_of_sos_states" data-ref-filename="iwm_statistics_general_common..num_of_sos_states">num_of_sos_states</dfn>;</td></tr>
<tr><th id="3146">3146</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_GENERAL_API_S_VER_5 */</i></td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_rx_non_phy" title='iwm_statistics_rx_non_phy' data-ref="iwm_statistics_rx_non_phy" data-ref-filename="iwm_statistics_rx_non_phy">iwm_statistics_rx_non_phy</dfn> {</td></tr>
<tr><th id="3149">3149</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::bogus_cts" title='iwm_statistics_rx_non_phy::bogus_cts' data-ref="iwm_statistics_rx_non_phy::bogus_cts" data-ref-filename="iwm_statistics_rx_non_phy..bogus_cts">bogus_cts</dfn>;	<i>/* CTS received when not expecting CTS */</i></td></tr>
<tr><th id="3150">3150</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::bogus_ack" title='iwm_statistics_rx_non_phy::bogus_ack' data-ref="iwm_statistics_rx_non_phy::bogus_ack" data-ref-filename="iwm_statistics_rx_non_phy..bogus_ack">bogus_ack</dfn>;	<i>/* ACK received when not expecting ACK */</i></td></tr>
<tr><th id="3151">3151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::non_bssid_frames" title='iwm_statistics_rx_non_phy::non_bssid_frames' data-ref="iwm_statistics_rx_non_phy::non_bssid_frames" data-ref-filename="iwm_statistics_rx_non_phy..non_bssid_frames">non_bssid_frames</dfn>;	<i>/* number of frames with BSSID that</i></td></tr>
<tr><th id="3152">3152</th><td><i>					 * doesn't belong to the STA BSSID */</i></td></tr>
<tr><th id="3153">3153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::filtered_frames" title='iwm_statistics_rx_non_phy::filtered_frames' data-ref="iwm_statistics_rx_non_phy::filtered_frames" data-ref-filename="iwm_statistics_rx_non_phy..filtered_frames">filtered_frames</dfn>;	<i>/* count frames that were dumped in the</i></td></tr>
<tr><th id="3154">3154</th><td><i>				 * filtering process */</i></td></tr>
<tr><th id="3155">3155</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::non_channel_beacons" title='iwm_statistics_rx_non_phy::non_channel_beacons' data-ref="iwm_statistics_rx_non_phy::non_channel_beacons" data-ref-filename="iwm_statistics_rx_non_phy..non_channel_beacons">non_channel_beacons</dfn>;	<i>/* beacons with our bss id but not on</i></td></tr>
<tr><th id="3156">3156</th><td><i>					 * our serving channel */</i></td></tr>
<tr><th id="3157">3157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::channel_beacons" title='iwm_statistics_rx_non_phy::channel_beacons' data-ref="iwm_statistics_rx_non_phy::channel_beacons" data-ref-filename="iwm_statistics_rx_non_phy..channel_beacons">channel_beacons</dfn>;	<i>/* beacons with our bss id and in our</i></td></tr>
<tr><th id="3158">3158</th><td><i>				 * serving channel */</i></td></tr>
<tr><th id="3159">3159</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::num_missed_bcon" title='iwm_statistics_rx_non_phy::num_missed_bcon' data-ref="iwm_statistics_rx_non_phy::num_missed_bcon" data-ref-filename="iwm_statistics_rx_non_phy..num_missed_bcon">num_missed_bcon</dfn>;	<i>/* number of missed beacons */</i></td></tr>
<tr><th id="3160">3160</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::adc_rx_saturation_time" title='iwm_statistics_rx_non_phy::adc_rx_saturation_time' data-ref="iwm_statistics_rx_non_phy::adc_rx_saturation_time" data-ref-filename="iwm_statistics_rx_non_phy..adc_rx_saturation_time">adc_rx_saturation_time</dfn>;	<i>/* count in 0.8us units the time the</i></td></tr>
<tr><th id="3161">3161</th><td><i>					 * ADC was in saturation */</i></td></tr>
<tr><th id="3162">3162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::ina_detection_search_time" title='iwm_statistics_rx_non_phy::ina_detection_search_time' data-ref="iwm_statistics_rx_non_phy::ina_detection_search_time" data-ref-filename="iwm_statistics_rx_non_phy..ina_detection_search_time">ina_detection_search_time</dfn>;<i>/* total time (in 0.8us) searched</i></td></tr>
<tr><th id="3163">3163</th><td><i>					  * for INA */</i></td></tr>
<tr><th id="3164">3164</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_silence_rssi" title='iwm_statistics_rx_non_phy::beacon_silence_rssi' data-ref="iwm_statistics_rx_non_phy::beacon_silence_rssi" data-ref-filename="iwm_statistics_rx_non_phy..beacon_silence_rssi">beacon_silence_rssi</dfn>[<var>3</var>];<i>/* RSSI silence after beacon frame */</i></td></tr>
<tr><th id="3165">3165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::interference_data_flag" title='iwm_statistics_rx_non_phy::interference_data_flag' data-ref="iwm_statistics_rx_non_phy::interference_data_flag" data-ref-filename="iwm_statistics_rx_non_phy..interference_data_flag">interference_data_flag</dfn>;	<i>/* flag for interference data</i></td></tr>
<tr><th id="3166">3166</th><td><i>					 * availability. 1 when data is</i></td></tr>
<tr><th id="3167">3167</th><td><i>					 * available. */</i></td></tr>
<tr><th id="3168">3168</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::channel_load" title='iwm_statistics_rx_non_phy::channel_load' data-ref="iwm_statistics_rx_non_phy::channel_load" data-ref-filename="iwm_statistics_rx_non_phy..channel_load">channel_load</dfn>;		<i>/* counts RX Enable time in uSec */</i></td></tr>
<tr><th id="3169">3169</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::dsp_false_alarms" title='iwm_statistics_rx_non_phy::dsp_false_alarms' data-ref="iwm_statistics_rx_non_phy::dsp_false_alarms" data-ref-filename="iwm_statistics_rx_non_phy..dsp_false_alarms">dsp_false_alarms</dfn>;	<i>/* DSP false alarm (both OFDM</i></td></tr>
<tr><th id="3170">3170</th><td><i>					 * and CCK) counter */</i></td></tr>
<tr><th id="3171">3171</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_rssi_a" title='iwm_statistics_rx_non_phy::beacon_rssi_a' data-ref="iwm_statistics_rx_non_phy::beacon_rssi_a" data-ref-filename="iwm_statistics_rx_non_phy..beacon_rssi_a">beacon_rssi_a</dfn>;</td></tr>
<tr><th id="3172">3172</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_rssi_b" title='iwm_statistics_rx_non_phy::beacon_rssi_b' data-ref="iwm_statistics_rx_non_phy::beacon_rssi_b" data-ref-filename="iwm_statistics_rx_non_phy..beacon_rssi_b">beacon_rssi_b</dfn>;</td></tr>
<tr><th id="3173">3173</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_rssi_c" title='iwm_statistics_rx_non_phy::beacon_rssi_c' data-ref="iwm_statistics_rx_non_phy::beacon_rssi_c" data-ref-filename="iwm_statistics_rx_non_phy..beacon_rssi_c">beacon_rssi_c</dfn>;</td></tr>
<tr><th id="3174">3174</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_energy_a" title='iwm_statistics_rx_non_phy::beacon_energy_a' data-ref="iwm_statistics_rx_non_phy::beacon_energy_a" data-ref-filename="iwm_statistics_rx_non_phy..beacon_energy_a">beacon_energy_a</dfn>;</td></tr>
<tr><th id="3175">3175</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_energy_b" title='iwm_statistics_rx_non_phy::beacon_energy_b' data-ref="iwm_statistics_rx_non_phy::beacon_energy_b" data-ref-filename="iwm_statistics_rx_non_phy..beacon_energy_b">beacon_energy_b</dfn>;</td></tr>
<tr><th id="3176">3176</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::beacon_energy_c" title='iwm_statistics_rx_non_phy::beacon_energy_c' data-ref="iwm_statistics_rx_non_phy::beacon_energy_c" data-ref-filename="iwm_statistics_rx_non_phy..beacon_energy_c">beacon_energy_c</dfn>;</td></tr>
<tr><th id="3177">3177</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::num_bt_kills" title='iwm_statistics_rx_non_phy::num_bt_kills' data-ref="iwm_statistics_rx_non_phy::num_bt_kills" data-ref-filename="iwm_statistics_rx_non_phy..num_bt_kills">num_bt_kills</dfn>;</td></tr>
<tr><th id="3178">3178</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::mac_id" title='iwm_statistics_rx_non_phy::mac_id' data-ref="iwm_statistics_rx_non_phy::mac_id" data-ref-filename="iwm_statistics_rx_non_phy..mac_id">mac_id</dfn>;</td></tr>
<tr><th id="3179">3179</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_non_phy::directed_data_mpdu" title='iwm_statistics_rx_non_phy::directed_data_mpdu' data-ref="iwm_statistics_rx_non_phy::directed_data_mpdu" data-ref-filename="iwm_statistics_rx_non_phy..directed_data_mpdu">directed_data_mpdu</dfn>;</td></tr>
<tr><th id="3180">3180</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_RX_NON_PHY_API_S_VER_3 */</i></td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_rx_phy" title='iwm_statistics_rx_phy' data-ref="iwm_statistics_rx_phy" data-ref-filename="iwm_statistics_rx_phy">iwm_statistics_rx_phy</dfn> {</td></tr>
<tr><th id="3183">3183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::ina_cnt" title='iwm_statistics_rx_phy::ina_cnt' data-ref="iwm_statistics_rx_phy::ina_cnt" data-ref-filename="iwm_statistics_rx_phy..ina_cnt">ina_cnt</dfn>;</td></tr>
<tr><th id="3184">3184</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::fina_cnt" title='iwm_statistics_rx_phy::fina_cnt' data-ref="iwm_statistics_rx_phy::fina_cnt" data-ref-filename="iwm_statistics_rx_phy..fina_cnt">fina_cnt</dfn>;</td></tr>
<tr><th id="3185">3185</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::plcp_err" title='iwm_statistics_rx_phy::plcp_err' data-ref="iwm_statistics_rx_phy::plcp_err" data-ref-filename="iwm_statistics_rx_phy..plcp_err">plcp_err</dfn>;</td></tr>
<tr><th id="3186">3186</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::crc32_err" title='iwm_statistics_rx_phy::crc32_err' data-ref="iwm_statistics_rx_phy::crc32_err" data-ref-filename="iwm_statistics_rx_phy..crc32_err">crc32_err</dfn>;</td></tr>
<tr><th id="3187">3187</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::overrun_err" title='iwm_statistics_rx_phy::overrun_err' data-ref="iwm_statistics_rx_phy::overrun_err" data-ref-filename="iwm_statistics_rx_phy..overrun_err">overrun_err</dfn>;</td></tr>
<tr><th id="3188">3188</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::early_overrun_err" title='iwm_statistics_rx_phy::early_overrun_err' data-ref="iwm_statistics_rx_phy::early_overrun_err" data-ref-filename="iwm_statistics_rx_phy..early_overrun_err">early_overrun_err</dfn>;</td></tr>
<tr><th id="3189">3189</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::crc32_good" title='iwm_statistics_rx_phy::crc32_good' data-ref="iwm_statistics_rx_phy::crc32_good" data-ref-filename="iwm_statistics_rx_phy..crc32_good">crc32_good</dfn>;</td></tr>
<tr><th id="3190">3190</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::false_alarm_cnt" title='iwm_statistics_rx_phy::false_alarm_cnt' data-ref="iwm_statistics_rx_phy::false_alarm_cnt" data-ref-filename="iwm_statistics_rx_phy..false_alarm_cnt">false_alarm_cnt</dfn>;</td></tr>
<tr><th id="3191">3191</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::fina_sync_err_cnt" title='iwm_statistics_rx_phy::fina_sync_err_cnt' data-ref="iwm_statistics_rx_phy::fina_sync_err_cnt" data-ref-filename="iwm_statistics_rx_phy..fina_sync_err_cnt">fina_sync_err_cnt</dfn>;</td></tr>
<tr><th id="3192">3192</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::sfd_timeout" title='iwm_statistics_rx_phy::sfd_timeout' data-ref="iwm_statistics_rx_phy::sfd_timeout" data-ref-filename="iwm_statistics_rx_phy..sfd_timeout">sfd_timeout</dfn>;</td></tr>
<tr><th id="3193">3193</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::fina_timeout" title='iwm_statistics_rx_phy::fina_timeout' data-ref="iwm_statistics_rx_phy::fina_timeout" data-ref-filename="iwm_statistics_rx_phy..fina_timeout">fina_timeout</dfn>;</td></tr>
<tr><th id="3194">3194</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::unresponded_rts" title='iwm_statistics_rx_phy::unresponded_rts' data-ref="iwm_statistics_rx_phy::unresponded_rts" data-ref-filename="iwm_statistics_rx_phy..unresponded_rts">unresponded_rts</dfn>;</td></tr>
<tr><th id="3195">3195</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::rxe_frame_limit_overrun" title='iwm_statistics_rx_phy::rxe_frame_limit_overrun' data-ref="iwm_statistics_rx_phy::rxe_frame_limit_overrun" data-ref-filename="iwm_statistics_rx_phy..rxe_frame_limit_overrun">rxe_frame_limit_overrun</dfn>;</td></tr>
<tr><th id="3196">3196</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::sent_ack_cnt" title='iwm_statistics_rx_phy::sent_ack_cnt' data-ref="iwm_statistics_rx_phy::sent_ack_cnt" data-ref-filename="iwm_statistics_rx_phy..sent_ack_cnt">sent_ack_cnt</dfn>;</td></tr>
<tr><th id="3197">3197</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::sent_cts_cnt" title='iwm_statistics_rx_phy::sent_cts_cnt' data-ref="iwm_statistics_rx_phy::sent_cts_cnt" data-ref-filename="iwm_statistics_rx_phy..sent_cts_cnt">sent_cts_cnt</dfn>;</td></tr>
<tr><th id="3198">3198</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::sent_ba_rsp_cnt" title='iwm_statistics_rx_phy::sent_ba_rsp_cnt' data-ref="iwm_statistics_rx_phy::sent_ba_rsp_cnt" data-ref-filename="iwm_statistics_rx_phy..sent_ba_rsp_cnt">sent_ba_rsp_cnt</dfn>;</td></tr>
<tr><th id="3199">3199</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::dsp_self_kill" title='iwm_statistics_rx_phy::dsp_self_kill' data-ref="iwm_statistics_rx_phy::dsp_self_kill" data-ref-filename="iwm_statistics_rx_phy..dsp_self_kill">dsp_self_kill</dfn>;</td></tr>
<tr><th id="3200">3200</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::mh_format_err" title='iwm_statistics_rx_phy::mh_format_err' data-ref="iwm_statistics_rx_phy::mh_format_err" data-ref-filename="iwm_statistics_rx_phy..mh_format_err">mh_format_err</dfn>;</td></tr>
<tr><th id="3201">3201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::re_acq_main_rssi_sum" title='iwm_statistics_rx_phy::re_acq_main_rssi_sum' data-ref="iwm_statistics_rx_phy::re_acq_main_rssi_sum" data-ref-filename="iwm_statistics_rx_phy..re_acq_main_rssi_sum">re_acq_main_rssi_sum</dfn>;</td></tr>
<tr><th id="3202">3202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_phy::reserved" title='iwm_statistics_rx_phy::reserved' data-ref="iwm_statistics_rx_phy::reserved" data-ref-filename="iwm_statistics_rx_phy..reserved">reserved</dfn>;</td></tr>
<tr><th id="3203">3203</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_RX_PHY_API_S_VER_2 */</i></td></tr>
<tr><th id="3204">3204</th><td></td></tr>
<tr><th id="3205">3205</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_rx_ht_phy" title='iwm_statistics_rx_ht_phy' data-ref="iwm_statistics_rx_ht_phy" data-ref-filename="iwm_statistics_rx_ht_phy">iwm_statistics_rx_ht_phy</dfn> {</td></tr>
<tr><th id="3206">3206</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::plcp_err" title='iwm_statistics_rx_ht_phy::plcp_err' data-ref="iwm_statistics_rx_ht_phy::plcp_err" data-ref-filename="iwm_statistics_rx_ht_phy..plcp_err">plcp_err</dfn>;</td></tr>
<tr><th id="3207">3207</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::overrun_err" title='iwm_statistics_rx_ht_phy::overrun_err' data-ref="iwm_statistics_rx_ht_phy::overrun_err" data-ref-filename="iwm_statistics_rx_ht_phy..overrun_err">overrun_err</dfn>;</td></tr>
<tr><th id="3208">3208</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::early_overrun_err" title='iwm_statistics_rx_ht_phy::early_overrun_err' data-ref="iwm_statistics_rx_ht_phy::early_overrun_err" data-ref-filename="iwm_statistics_rx_ht_phy..early_overrun_err">early_overrun_err</dfn>;</td></tr>
<tr><th id="3209">3209</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::crc32_good" title='iwm_statistics_rx_ht_phy::crc32_good' data-ref="iwm_statistics_rx_ht_phy::crc32_good" data-ref-filename="iwm_statistics_rx_ht_phy..crc32_good">crc32_good</dfn>;</td></tr>
<tr><th id="3210">3210</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::crc32_err" title='iwm_statistics_rx_ht_phy::crc32_err' data-ref="iwm_statistics_rx_ht_phy::crc32_err" data-ref-filename="iwm_statistics_rx_ht_phy..crc32_err">crc32_err</dfn>;</td></tr>
<tr><th id="3211">3211</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::mh_format_err" title='iwm_statistics_rx_ht_phy::mh_format_err' data-ref="iwm_statistics_rx_ht_phy::mh_format_err" data-ref-filename="iwm_statistics_rx_ht_phy..mh_format_err">mh_format_err</dfn>;</td></tr>
<tr><th id="3212">3212</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::agg_crc32_good" title='iwm_statistics_rx_ht_phy::agg_crc32_good' data-ref="iwm_statistics_rx_ht_phy::agg_crc32_good" data-ref-filename="iwm_statistics_rx_ht_phy..agg_crc32_good">agg_crc32_good</dfn>;</td></tr>
<tr><th id="3213">3213</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::agg_mpdu_cnt" title='iwm_statistics_rx_ht_phy::agg_mpdu_cnt' data-ref="iwm_statistics_rx_ht_phy::agg_mpdu_cnt" data-ref-filename="iwm_statistics_rx_ht_phy..agg_mpdu_cnt">agg_mpdu_cnt</dfn>;</td></tr>
<tr><th id="3214">3214</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::agg_cnt" title='iwm_statistics_rx_ht_phy::agg_cnt' data-ref="iwm_statistics_rx_ht_phy::agg_cnt" data-ref-filename="iwm_statistics_rx_ht_phy..agg_cnt">agg_cnt</dfn>;</td></tr>
<tr><th id="3215">3215</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_rx_ht_phy::unsupport_mcs" title='iwm_statistics_rx_ht_phy::unsupport_mcs' data-ref="iwm_statistics_rx_ht_phy::unsupport_mcs" data-ref-filename="iwm_statistics_rx_ht_phy..unsupport_mcs">unsupport_mcs</dfn>;</td></tr>
<tr><th id="3216">3216</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;  <i>/* IWM_STATISTICS_HT_RX_PHY_API_S_VER_1 */</i></td></tr>
<tr><th id="3217">3217</th><td></td></tr>
<tr><th id="3218">3218</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_CHAINS" data-ref="_M/IWM_MAX_CHAINS">IWM_MAX_CHAINS</dfn> 3</u></td></tr>
<tr><th id="3219">3219</th><td></td></tr>
<tr><th id="3220">3220</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_tx_non_phy_agg" title='iwm_statistics_tx_non_phy_agg' data-ref="iwm_statistics_tx_non_phy_agg" data-ref-filename="iwm_statistics_tx_non_phy_agg">iwm_statistics_tx_non_phy_agg</dfn> {</td></tr>
<tr><th id="3221">3221</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::ba_timeout" title='iwm_statistics_tx_non_phy_agg::ba_timeout' data-ref="iwm_statistics_tx_non_phy_agg::ba_timeout" data-ref-filename="iwm_statistics_tx_non_phy_agg..ba_timeout">ba_timeout</dfn>;</td></tr>
<tr><th id="3222">3222</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::ba_reschedule_frames" title='iwm_statistics_tx_non_phy_agg::ba_reschedule_frames' data-ref="iwm_statistics_tx_non_phy_agg::ba_reschedule_frames" data-ref-filename="iwm_statistics_tx_non_phy_agg..ba_reschedule_frames">ba_reschedule_frames</dfn>;</td></tr>
<tr><th id="3223">3223</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::scd_query_agg_frame_cnt" title='iwm_statistics_tx_non_phy_agg::scd_query_agg_frame_cnt' data-ref="iwm_statistics_tx_non_phy_agg::scd_query_agg_frame_cnt" data-ref-filename="iwm_statistics_tx_non_phy_agg..scd_query_agg_frame_cnt">scd_query_agg_frame_cnt</dfn>;</td></tr>
<tr><th id="3224">3224</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::scd_query_no_agg" title='iwm_statistics_tx_non_phy_agg::scd_query_no_agg' data-ref="iwm_statistics_tx_non_phy_agg::scd_query_no_agg" data-ref-filename="iwm_statistics_tx_non_phy_agg..scd_query_no_agg">scd_query_no_agg</dfn>;</td></tr>
<tr><th id="3225">3225</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::scd_query_agg" title='iwm_statistics_tx_non_phy_agg::scd_query_agg' data-ref="iwm_statistics_tx_non_phy_agg::scd_query_agg" data-ref-filename="iwm_statistics_tx_non_phy_agg..scd_query_agg">scd_query_agg</dfn>;</td></tr>
<tr><th id="3226">3226</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::scd_query_mismatch" title='iwm_statistics_tx_non_phy_agg::scd_query_mismatch' data-ref="iwm_statistics_tx_non_phy_agg::scd_query_mismatch" data-ref-filename="iwm_statistics_tx_non_phy_agg..scd_query_mismatch">scd_query_mismatch</dfn>;</td></tr>
<tr><th id="3227">3227</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::frame_not_ready" title='iwm_statistics_tx_non_phy_agg::frame_not_ready' data-ref="iwm_statistics_tx_non_phy_agg::frame_not_ready" data-ref-filename="iwm_statistics_tx_non_phy_agg..frame_not_ready">frame_not_ready</dfn>;</td></tr>
<tr><th id="3228">3228</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::underrun" title='iwm_statistics_tx_non_phy_agg::underrun' data-ref="iwm_statistics_tx_non_phy_agg::underrun" data-ref-filename="iwm_statistics_tx_non_phy_agg..underrun">underrun</dfn>;</td></tr>
<tr><th id="3229">3229</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::bt_prio_kill" title='iwm_statistics_tx_non_phy_agg::bt_prio_kill' data-ref="iwm_statistics_tx_non_phy_agg::bt_prio_kill" data-ref-filename="iwm_statistics_tx_non_phy_agg..bt_prio_kill">bt_prio_kill</dfn>;</td></tr>
<tr><th id="3230">3230</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::rx_ba_rsp_cnt" title='iwm_statistics_tx_non_phy_agg::rx_ba_rsp_cnt' data-ref="iwm_statistics_tx_non_phy_agg::rx_ba_rsp_cnt" data-ref-filename="iwm_statistics_tx_non_phy_agg..rx_ba_rsp_cnt">rx_ba_rsp_cnt</dfn>;</td></tr>
<tr><th id="3231">3231</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::txpower" title='iwm_statistics_tx_non_phy_agg::txpower' data-ref="iwm_statistics_tx_non_phy_agg::txpower" data-ref-filename="iwm_statistics_tx_non_phy_agg..txpower">txpower</dfn>[<a class="macro" href="#3218" title="3" data-ref="_M/IWM_MAX_CHAINS">IWM_MAX_CHAINS</a>];</td></tr>
<tr><th id="3232">3232</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::reserved" title='iwm_statistics_tx_non_phy_agg::reserved' data-ref="iwm_statistics_tx_non_phy_agg::reserved" data-ref-filename="iwm_statistics_tx_non_phy_agg..reserved">reserved</dfn>;</td></tr>
<tr><th id="3233">3233</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_non_phy_agg::reserved2" title='iwm_statistics_tx_non_phy_agg::reserved2' data-ref="iwm_statistics_tx_non_phy_agg::reserved2" data-ref-filename="iwm_statistics_tx_non_phy_agg..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="3234">3234</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */</i></td></tr>
<tr><th id="3235">3235</th><td></td></tr>
<tr><th id="3236">3236</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_tx_channel_width" title='iwm_statistics_tx_channel_width' data-ref="iwm_statistics_tx_channel_width" data-ref-filename="iwm_statistics_tx_channel_width">iwm_statistics_tx_channel_width</dfn> {</td></tr>
<tr><th id="3237">3237</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::ext_cca_narrow_ch20" title='iwm_statistics_tx_channel_width::ext_cca_narrow_ch20' data-ref="iwm_statistics_tx_channel_width::ext_cca_narrow_ch20" data-ref-filename="iwm_statistics_tx_channel_width..ext_cca_narrow_ch20">ext_cca_narrow_ch20</dfn>[<var>1</var>];</td></tr>
<tr><th id="3238">3238</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::ext_cca_narrow_ch40" title='iwm_statistics_tx_channel_width::ext_cca_narrow_ch40' data-ref="iwm_statistics_tx_channel_width::ext_cca_narrow_ch40" data-ref-filename="iwm_statistics_tx_channel_width..ext_cca_narrow_ch40">ext_cca_narrow_ch40</dfn>[<var>2</var>];</td></tr>
<tr><th id="3239">3239</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::ext_cca_narrow_ch80" title='iwm_statistics_tx_channel_width::ext_cca_narrow_ch80' data-ref="iwm_statistics_tx_channel_width::ext_cca_narrow_ch80" data-ref-filename="iwm_statistics_tx_channel_width..ext_cca_narrow_ch80">ext_cca_narrow_ch80</dfn>[<var>3</var>];</td></tr>
<tr><th id="3240">3240</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::ext_cca_narrow_ch160" title='iwm_statistics_tx_channel_width::ext_cca_narrow_ch160' data-ref="iwm_statistics_tx_channel_width::ext_cca_narrow_ch160" data-ref-filename="iwm_statistics_tx_channel_width..ext_cca_narrow_ch160">ext_cca_narrow_ch160</dfn>[<var>4</var>];</td></tr>
<tr><th id="3241">3241</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::last_tx_ch_width_indx" title='iwm_statistics_tx_channel_width::last_tx_ch_width_indx' data-ref="iwm_statistics_tx_channel_width::last_tx_ch_width_indx" data-ref-filename="iwm_statistics_tx_channel_width..last_tx_ch_width_indx">last_tx_ch_width_indx</dfn>;</td></tr>
<tr><th id="3242">3242</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::rx_detected_per_ch_width" title='iwm_statistics_tx_channel_width::rx_detected_per_ch_width' data-ref="iwm_statistics_tx_channel_width::rx_detected_per_ch_width" data-ref-filename="iwm_statistics_tx_channel_width..rx_detected_per_ch_width">rx_detected_per_ch_width</dfn>[<var>4</var>];</td></tr>
<tr><th id="3243">3243</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::success_per_ch_width" title='iwm_statistics_tx_channel_width::success_per_ch_width' data-ref="iwm_statistics_tx_channel_width::success_per_ch_width" data-ref-filename="iwm_statistics_tx_channel_width..success_per_ch_width">success_per_ch_width</dfn>[<var>4</var>];</td></tr>
<tr><th id="3244">3244</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx_channel_width::fail_per_ch_width" title='iwm_statistics_tx_channel_width::fail_per_ch_width' data-ref="iwm_statistics_tx_channel_width::fail_per_ch_width" data-ref-filename="iwm_statistics_tx_channel_width..fail_per_ch_width">fail_per_ch_width</dfn>[<var>4</var>];</td></tr>
<tr><th id="3245">3245</th><td>}; <i>/* IWM_STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */</i></td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_tx" title='iwm_statistics_tx' data-ref="iwm_statistics_tx" data-ref-filename="iwm_statistics_tx">iwm_statistics_tx</dfn> {</td></tr>
<tr><th id="3248">3248</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::preamble_cnt" title='iwm_statistics_tx::preamble_cnt' data-ref="iwm_statistics_tx::preamble_cnt" data-ref-filename="iwm_statistics_tx..preamble_cnt">preamble_cnt</dfn>;</td></tr>
<tr><th id="3249">3249</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::rx_detected_cnt" title='iwm_statistics_tx::rx_detected_cnt' data-ref="iwm_statistics_tx::rx_detected_cnt" data-ref-filename="iwm_statistics_tx..rx_detected_cnt">rx_detected_cnt</dfn>;</td></tr>
<tr><th id="3250">3250</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::bt_prio_defer_cnt" title='iwm_statistics_tx::bt_prio_defer_cnt' data-ref="iwm_statistics_tx::bt_prio_defer_cnt" data-ref-filename="iwm_statistics_tx..bt_prio_defer_cnt">bt_prio_defer_cnt</dfn>;</td></tr>
<tr><th id="3251">3251</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::bt_prio_kill_cnt" title='iwm_statistics_tx::bt_prio_kill_cnt' data-ref="iwm_statistics_tx::bt_prio_kill_cnt" data-ref-filename="iwm_statistics_tx..bt_prio_kill_cnt">bt_prio_kill_cnt</dfn>;</td></tr>
<tr><th id="3252">3252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::few_bytes_cnt" title='iwm_statistics_tx::few_bytes_cnt' data-ref="iwm_statistics_tx::few_bytes_cnt" data-ref-filename="iwm_statistics_tx..few_bytes_cnt">few_bytes_cnt</dfn>;</td></tr>
<tr><th id="3253">3253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::cts_timeout" title='iwm_statistics_tx::cts_timeout' data-ref="iwm_statistics_tx::cts_timeout" data-ref-filename="iwm_statistics_tx..cts_timeout">cts_timeout</dfn>;</td></tr>
<tr><th id="3254">3254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::ack_timeout" title='iwm_statistics_tx::ack_timeout' data-ref="iwm_statistics_tx::ack_timeout" data-ref-filename="iwm_statistics_tx..ack_timeout">ack_timeout</dfn>;</td></tr>
<tr><th id="3255">3255</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::expected_ack_cnt" title='iwm_statistics_tx::expected_ack_cnt' data-ref="iwm_statistics_tx::expected_ack_cnt" data-ref-filename="iwm_statistics_tx..expected_ack_cnt">expected_ack_cnt</dfn>;</td></tr>
<tr><th id="3256">3256</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::actual_ack_cnt" title='iwm_statistics_tx::actual_ack_cnt' data-ref="iwm_statistics_tx::actual_ack_cnt" data-ref-filename="iwm_statistics_tx..actual_ack_cnt">actual_ack_cnt</dfn>;</td></tr>
<tr><th id="3257">3257</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::dump_msdu_cnt" title='iwm_statistics_tx::dump_msdu_cnt' data-ref="iwm_statistics_tx::dump_msdu_cnt" data-ref-filename="iwm_statistics_tx..dump_msdu_cnt">dump_msdu_cnt</dfn>;</td></tr>
<tr><th id="3258">3258</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::burst_abort_next_frame_mismatch_cnt" title='iwm_statistics_tx::burst_abort_next_frame_mismatch_cnt' data-ref="iwm_statistics_tx::burst_abort_next_frame_mismatch_cnt" data-ref-filename="iwm_statistics_tx..burst_abort_next_frame_mismatch_cnt">burst_abort_next_frame_mismatch_cnt</dfn>;</td></tr>
<tr><th id="3259">3259</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::burst_abort_missing_next_frame_cnt" title='iwm_statistics_tx::burst_abort_missing_next_frame_cnt' data-ref="iwm_statistics_tx::burst_abort_missing_next_frame_cnt" data-ref-filename="iwm_statistics_tx..burst_abort_missing_next_frame_cnt">burst_abort_missing_next_frame_cnt</dfn>;</td></tr>
<tr><th id="3260">3260</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::cts_timeout_collision" title='iwm_statistics_tx::cts_timeout_collision' data-ref="iwm_statistics_tx::cts_timeout_collision" data-ref-filename="iwm_statistics_tx..cts_timeout_collision">cts_timeout_collision</dfn>;</td></tr>
<tr><th id="3261">3261</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_tx::ack_or_ba_timeout_collision" title='iwm_statistics_tx::ack_or_ba_timeout_collision' data-ref="iwm_statistics_tx::ack_or_ba_timeout_collision" data-ref-filename="iwm_statistics_tx..ack_or_ba_timeout_collision">ack_or_ba_timeout_collision</dfn>;</td></tr>
<tr><th id="3262">3262</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_tx_non_phy_agg" title='iwm_statistics_tx_non_phy_agg' data-ref="iwm_statistics_tx_non_phy_agg" data-ref-filename="iwm_statistics_tx_non_phy_agg">iwm_statistics_tx_non_phy_agg</a> <dfn class="decl field" id="iwm_statistics_tx::agg" title='iwm_statistics_tx::agg' data-ref="iwm_statistics_tx::agg" data-ref-filename="iwm_statistics_tx..agg">agg</dfn>;</td></tr>
<tr><th id="3263">3263</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_tx_channel_width" title='iwm_statistics_tx_channel_width' data-ref="iwm_statistics_tx_channel_width" data-ref-filename="iwm_statistics_tx_channel_width">iwm_statistics_tx_channel_width</a> <dfn class="decl field" id="iwm_statistics_tx::channel_width" title='iwm_statistics_tx::channel_width' data-ref="iwm_statistics_tx::channel_width" data-ref-filename="iwm_statistics_tx..channel_width">channel_width</dfn>;</td></tr>
<tr><th id="3264">3264</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_TX_API_S_VER_4 */</i></td></tr>
<tr><th id="3265">3265</th><td></td></tr>
<tr><th id="3266">3266</th><td></td></tr>
<tr><th id="3267">3267</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_bt_activity" title='iwm_statistics_bt_activity' data-ref="iwm_statistics_bt_activity" data-ref-filename="iwm_statistics_bt_activity">iwm_statistics_bt_activity</dfn> {</td></tr>
<tr><th id="3268">3268</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::hi_priority_tx_req_cnt" title='iwm_statistics_bt_activity::hi_priority_tx_req_cnt' data-ref="iwm_statistics_bt_activity::hi_priority_tx_req_cnt" data-ref-filename="iwm_statistics_bt_activity..hi_priority_tx_req_cnt">hi_priority_tx_req_cnt</dfn>;</td></tr>
<tr><th id="3269">3269</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::hi_priority_tx_denied_cnt" title='iwm_statistics_bt_activity::hi_priority_tx_denied_cnt' data-ref="iwm_statistics_bt_activity::hi_priority_tx_denied_cnt" data-ref-filename="iwm_statistics_bt_activity..hi_priority_tx_denied_cnt">hi_priority_tx_denied_cnt</dfn>;</td></tr>
<tr><th id="3270">3270</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::lo_priority_tx_req_cnt" title='iwm_statistics_bt_activity::lo_priority_tx_req_cnt' data-ref="iwm_statistics_bt_activity::lo_priority_tx_req_cnt" data-ref-filename="iwm_statistics_bt_activity..lo_priority_tx_req_cnt">lo_priority_tx_req_cnt</dfn>;</td></tr>
<tr><th id="3271">3271</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::lo_priority_tx_denied_cnt" title='iwm_statistics_bt_activity::lo_priority_tx_denied_cnt' data-ref="iwm_statistics_bt_activity::lo_priority_tx_denied_cnt" data-ref-filename="iwm_statistics_bt_activity..lo_priority_tx_denied_cnt">lo_priority_tx_denied_cnt</dfn>;</td></tr>
<tr><th id="3272">3272</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::hi_priority_rx_req_cnt" title='iwm_statistics_bt_activity::hi_priority_rx_req_cnt' data-ref="iwm_statistics_bt_activity::hi_priority_rx_req_cnt" data-ref-filename="iwm_statistics_bt_activity..hi_priority_rx_req_cnt">hi_priority_rx_req_cnt</dfn>;</td></tr>
<tr><th id="3273">3273</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::hi_priority_rx_denied_cnt" title='iwm_statistics_bt_activity::hi_priority_rx_denied_cnt' data-ref="iwm_statistics_bt_activity::hi_priority_rx_denied_cnt" data-ref-filename="iwm_statistics_bt_activity..hi_priority_rx_denied_cnt">hi_priority_rx_denied_cnt</dfn>;</td></tr>
<tr><th id="3274">3274</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::lo_priority_rx_req_cnt" title='iwm_statistics_bt_activity::lo_priority_rx_req_cnt' data-ref="iwm_statistics_bt_activity::lo_priority_rx_req_cnt" data-ref-filename="iwm_statistics_bt_activity..lo_priority_rx_req_cnt">lo_priority_rx_req_cnt</dfn>;</td></tr>
<tr><th id="3275">3275</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_bt_activity::lo_priority_rx_denied_cnt" title='iwm_statistics_bt_activity::lo_priority_rx_denied_cnt' data-ref="iwm_statistics_bt_activity::lo_priority_rx_denied_cnt" data-ref-filename="iwm_statistics_bt_activity..lo_priority_rx_denied_cnt">lo_priority_rx_denied_cnt</dfn>;</td></tr>
<tr><th id="3276">3276</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;  <i>/* IWM_STATISTICS_BT_ACTIVITY_API_S_VER_1 */</i></td></tr>
<tr><th id="3277">3277</th><td></td></tr>
<tr><th id="3278">3278</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_general" title='iwm_statistics_general' data-ref="iwm_statistics_general" data-ref-filename="iwm_statistics_general">iwm_statistics_general</dfn> {</td></tr>
<tr><th id="3279">3279</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_general_common" title='iwm_statistics_general_common' data-ref="iwm_statistics_general_common" data-ref-filename="iwm_statistics_general_common">iwm_statistics_general_common</a> <dfn class="decl field" id="iwm_statistics_general::common" title='iwm_statistics_general::common' data-ref="iwm_statistics_general::common" data-ref-filename="iwm_statistics_general..common">common</dfn>;</td></tr>
<tr><th id="3280">3280</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filtered" title='iwm_statistics_general::beacon_filtered' data-ref="iwm_statistics_general::beacon_filtered" data-ref-filename="iwm_statistics_general..beacon_filtered">beacon_filtered</dfn>;</td></tr>
<tr><th id="3281">3281</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general::missed_beacons" title='iwm_statistics_general::missed_beacons' data-ref="iwm_statistics_general::missed_beacons" data-ref-filename="iwm_statistics_general..missed_beacons">missed_beacons</dfn>;</td></tr>
<tr><th id="3282">3282</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filter_average_energy" title='iwm_statistics_general::beacon_filter_average_energy' data-ref="iwm_statistics_general::beacon_filter_average_energy" data-ref-filename="iwm_statistics_general..beacon_filter_average_energy">beacon_filter_average_energy</dfn>;</td></tr>
<tr><th id="3283">3283</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filter_reason" title='iwm_statistics_general::beacon_filter_reason' data-ref="iwm_statistics_general::beacon_filter_reason" data-ref-filename="iwm_statistics_general..beacon_filter_reason">beacon_filter_reason</dfn>;</td></tr>
<tr><th id="3284">3284</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filter_current_energy" title='iwm_statistics_general::beacon_filter_current_energy' data-ref="iwm_statistics_general::beacon_filter_current_energy" data-ref-filename="iwm_statistics_general..beacon_filter_current_energy">beacon_filter_current_energy</dfn>;</td></tr>
<tr><th id="3285">3285</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filter_reserved" title='iwm_statistics_general::beacon_filter_reserved' data-ref="iwm_statistics_general::beacon_filter_reserved" data-ref-filename="iwm_statistics_general..beacon_filter_reserved">beacon_filter_reserved</dfn>;</td></tr>
<tr><th id="3286">3286</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_statistics_general::beacon_filter_delta_time" title='iwm_statistics_general::beacon_filter_delta_time' data-ref="iwm_statistics_general::beacon_filter_delta_time" data-ref-filename="iwm_statistics_general..beacon_filter_delta_time">beacon_filter_delta_time</dfn>;</td></tr>
<tr><th id="3287">3287</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_bt_activity" title='iwm_statistics_bt_activity' data-ref="iwm_statistics_bt_activity" data-ref-filename="iwm_statistics_bt_activity">iwm_statistics_bt_activity</a> <dfn class="decl field" id="iwm_statistics_general::bt_activity" title='iwm_statistics_general::bt_activity' data-ref="iwm_statistics_general::bt_activity" data-ref-filename="iwm_statistics_general..bt_activity">bt_activity</dfn>;</td></tr>
<tr><th id="3288">3288</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_GENERAL_API_S_VER_5 */</i></td></tr>
<tr><th id="3289">3289</th><td></td></tr>
<tr><th id="3290">3290</th><td><b>struct</b> <dfn class="type def" id="iwm_statistics_rx" title='iwm_statistics_rx' data-ref="iwm_statistics_rx" data-ref-filename="iwm_statistics_rx">iwm_statistics_rx</dfn> {</td></tr>
<tr><th id="3291">3291</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_rx_phy" title='iwm_statistics_rx_phy' data-ref="iwm_statistics_rx_phy" data-ref-filename="iwm_statistics_rx_phy">iwm_statistics_rx_phy</a> <dfn class="decl field" id="iwm_statistics_rx::ofdm" title='iwm_statistics_rx::ofdm' data-ref="iwm_statistics_rx::ofdm" data-ref-filename="iwm_statistics_rx..ofdm">ofdm</dfn>;</td></tr>
<tr><th id="3292">3292</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_rx_phy" title='iwm_statistics_rx_phy' data-ref="iwm_statistics_rx_phy" data-ref-filename="iwm_statistics_rx_phy">iwm_statistics_rx_phy</a> <dfn class="decl field" id="iwm_statistics_rx::cck" title='iwm_statistics_rx::cck' data-ref="iwm_statistics_rx::cck" data-ref-filename="iwm_statistics_rx..cck">cck</dfn>;</td></tr>
<tr><th id="3293">3293</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_rx_non_phy" title='iwm_statistics_rx_non_phy' data-ref="iwm_statistics_rx_non_phy" data-ref-filename="iwm_statistics_rx_non_phy">iwm_statistics_rx_non_phy</a> <dfn class="decl field" id="iwm_statistics_rx::general" title='iwm_statistics_rx::general' data-ref="iwm_statistics_rx::general" data-ref-filename="iwm_statistics_rx..general">general</dfn>;</td></tr>
<tr><th id="3294">3294</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_rx_ht_phy" title='iwm_statistics_rx_ht_phy' data-ref="iwm_statistics_rx_ht_phy" data-ref-filename="iwm_statistics_rx_ht_phy">iwm_statistics_rx_ht_phy</a> <dfn class="decl field" id="iwm_statistics_rx::ofdm_ht" title='iwm_statistics_rx::ofdm_ht' data-ref="iwm_statistics_rx::ofdm_ht" data-ref-filename="iwm_statistics_rx..ofdm_ht">ofdm_ht</dfn>;</td></tr>
<tr><th id="3295">3295</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STATISTICS_RX_API_S_VER_3 */</i></td></tr>
<tr><th id="3296">3296</th><td></td></tr>
<tr><th id="3297">3297</th><td><i>/*</i></td></tr>
<tr><th id="3298">3298</th><td><i> * IWM_STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)</i></td></tr>
<tr><th id="3299">3299</th><td><i> *</i></td></tr>
<tr><th id="3300">3300</th><td><i> * By default, uCode issues this notification after receiving a beacon</i></td></tr>
<tr><th id="3301">3301</th><td><i> * while associated.  To disable this behavior, set DISABLE_NOTIF flag in the</i></td></tr>
<tr><th id="3302">3302</th><td><i> * IWM_REPLY_STATISTICS_CMD 0x9c, above.</i></td></tr>
<tr><th id="3303">3303</th><td><i> *</i></td></tr>
<tr><th id="3304">3304</th><td><i> * Statistics counters continue to increment beacon after beacon, but are</i></td></tr>
<tr><th id="3305">3305</th><td><i> * cleared when changing channels or when driver issues IWM_REPLY_STATISTICS_CMD</i></td></tr>
<tr><th id="3306">3306</th><td><i> * 0x9c with CLEAR_STATS bit set (see above).</i></td></tr>
<tr><th id="3307">3307</th><td><i> *</i></td></tr>
<tr><th id="3308">3308</th><td><i> * uCode also issues this notification during scans.  uCode clears statistics</i></td></tr>
<tr><th id="3309">3309</th><td><i> * appropriately so that each notification contains statistics for only the</i></td></tr>
<tr><th id="3310">3310</th><td><i> * one channel that has just been scanned.</i></td></tr>
<tr><th id="3311">3311</th><td><i> */</i></td></tr>
<tr><th id="3312">3312</th><td></td></tr>
<tr><th id="3313">3313</th><td><b>struct</b> <dfn class="type def" id="iwm_notif_statistics" title='iwm_notif_statistics' data-ref="iwm_notif_statistics" data-ref-filename="iwm_notif_statistics">iwm_notif_statistics</dfn> { <i>/* IWM_STATISTICS_NTFY_API_S_VER_8 */</i></td></tr>
<tr><th id="3314">3314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_notif_statistics::flag" title='iwm_notif_statistics::flag' data-ref="iwm_notif_statistics::flag" data-ref-filename="iwm_notif_statistics..flag">flag</dfn>;</td></tr>
<tr><th id="3315">3315</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_rx" title='iwm_statistics_rx' data-ref="iwm_statistics_rx" data-ref-filename="iwm_statistics_rx">iwm_statistics_rx</a> <dfn class="decl field" id="iwm_notif_statistics::rx" title='iwm_notif_statistics::rx' data-ref="iwm_notif_statistics::rx" data-ref-filename="iwm_notif_statistics..rx">rx</dfn>;</td></tr>
<tr><th id="3316">3316</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_tx" title='iwm_statistics_tx' data-ref="iwm_statistics_tx" data-ref-filename="iwm_statistics_tx">iwm_statistics_tx</a> <dfn class="decl field" id="iwm_notif_statistics::tx" title='iwm_notif_statistics::tx' data-ref="iwm_notif_statistics::tx" data-ref-filename="iwm_notif_statistics..tx">tx</dfn>;</td></tr>
<tr><th id="3317">3317</th><td>	<b>struct</b> <a class="type" href="#iwm_statistics_general" title='iwm_statistics_general' data-ref="iwm_statistics_general" data-ref-filename="iwm_statistics_general">iwm_statistics_general</a> <dfn class="decl field" id="iwm_notif_statistics::general" title='iwm_notif_statistics::general' data-ref="iwm_notif_statistics::general" data-ref-filename="iwm_notif_statistics..general">general</dfn>;</td></tr>
<tr><th id="3318">3318</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td><i>/***********************************</i></td></tr>
<tr><th id="3321">3321</th><td><i> * Smart Fifo API</i></td></tr>
<tr><th id="3322">3322</th><td><i> ***********************************/</i></td></tr>
<tr><th id="3323">3323</th><td><i>/* Smart Fifo state */</i></td></tr>
<tr><th id="3324">3324</th><td><b>enum</b> <dfn class="type def" id="iwm_sf_state" title='iwm_sf_state' data-ref="iwm_sf_state" data-ref-filename="iwm_sf_state">iwm_sf_state</dfn> {</td></tr>
<tr><th id="3325">3325</th><td>	<dfn class="enum" id="IWM_SF_LONG_DELAY_ON" title='IWM_SF_LONG_DELAY_ON' data-ref="IWM_SF_LONG_DELAY_ON" data-ref-filename="IWM_SF_LONG_DELAY_ON">IWM_SF_LONG_DELAY_ON</dfn> = <var>0</var>, <i>/* should never be called by driver */</i></td></tr>
<tr><th id="3326">3326</th><td>	<dfn class="enum" id="IWM_SF_FULL_ON" title='IWM_SF_FULL_ON' data-ref="IWM_SF_FULL_ON" data-ref-filename="IWM_SF_FULL_ON">IWM_SF_FULL_ON</dfn>,</td></tr>
<tr><th id="3327">3327</th><td>	<dfn class="enum" id="IWM_SF_UNINIT" title='IWM_SF_UNINIT' data-ref="IWM_SF_UNINIT" data-ref-filename="IWM_SF_UNINIT">IWM_SF_UNINIT</dfn>,</td></tr>
<tr><th id="3328">3328</th><td>	<dfn class="enum" id="IWM_SF_INIT_OFF" title='IWM_SF_INIT_OFF' data-ref="IWM_SF_INIT_OFF" data-ref-filename="IWM_SF_INIT_OFF">IWM_SF_INIT_OFF</dfn>,</td></tr>
<tr><th id="3329">3329</th><td>	<dfn class="enum" id="IWM_SF_HW_NUM_STATES" title='IWM_SF_HW_NUM_STATES' data-ref="IWM_SF_HW_NUM_STATES" data-ref-filename="IWM_SF_HW_NUM_STATES">IWM_SF_HW_NUM_STATES</dfn></td></tr>
<tr><th id="3330">3330</th><td>};</td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td><i>/* Smart Fifo possible scenario */</i></td></tr>
<tr><th id="3333">3333</th><td><b>enum</b> <dfn class="type def" id="iwm_sf_scenario" title='iwm_sf_scenario' data-ref="iwm_sf_scenario" data-ref-filename="iwm_sf_scenario">iwm_sf_scenario</dfn> {</td></tr>
<tr><th id="3334">3334</th><td>	<dfn class="enum" id="IWM_SF_SCENARIO_SINGLE_UNICAST" title='IWM_SF_SCENARIO_SINGLE_UNICAST' data-ref="IWM_SF_SCENARIO_SINGLE_UNICAST" data-ref-filename="IWM_SF_SCENARIO_SINGLE_UNICAST">IWM_SF_SCENARIO_SINGLE_UNICAST</dfn>,</td></tr>
<tr><th id="3335">3335</th><td>	<dfn class="enum" id="IWM_SF_SCENARIO_AGG_UNICAST" title='IWM_SF_SCENARIO_AGG_UNICAST' data-ref="IWM_SF_SCENARIO_AGG_UNICAST" data-ref-filename="IWM_SF_SCENARIO_AGG_UNICAST">IWM_SF_SCENARIO_AGG_UNICAST</dfn>,</td></tr>
<tr><th id="3336">3336</th><td>	<dfn class="enum" id="IWM_SF_SCENARIO_MULTICAST" title='IWM_SF_SCENARIO_MULTICAST' data-ref="IWM_SF_SCENARIO_MULTICAST" data-ref-filename="IWM_SF_SCENARIO_MULTICAST">IWM_SF_SCENARIO_MULTICAST</dfn>,</td></tr>
<tr><th id="3337">3337</th><td>	<dfn class="enum" id="IWM_SF_SCENARIO_BA_RESP" title='IWM_SF_SCENARIO_BA_RESP' data-ref="IWM_SF_SCENARIO_BA_RESP" data-ref-filename="IWM_SF_SCENARIO_BA_RESP">IWM_SF_SCENARIO_BA_RESP</dfn>,</td></tr>
<tr><th id="3338">3338</th><td>	<dfn class="enum" id="IWM_SF_SCENARIO_TX_RESP" title='IWM_SF_SCENARIO_TX_RESP' data-ref="IWM_SF_SCENARIO_TX_RESP" data-ref-filename="IWM_SF_SCENARIO_TX_RESP">IWM_SF_SCENARIO_TX_RESP</dfn>,</td></tr>
<tr><th id="3339">3339</th><td>	<dfn class="enum" id="IWM_SF_NUM_SCENARIO" title='IWM_SF_NUM_SCENARIO' data-ref="IWM_SF_NUM_SCENARIO" data-ref-filename="IWM_SF_NUM_SCENARIO">IWM_SF_NUM_SCENARIO</dfn></td></tr>
<tr><th id="3340">3340</th><td>};</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_TRANSIENT_STATES_NUMBER" data-ref="_M/IWM_SF_TRANSIENT_STATES_NUMBER">IWM_SF_TRANSIENT_STATES_NUMBER</dfn> 2 /* IWM_SF_LONG_DELAY_ON and IWM_SF_FULL_ON */</u></td></tr>
<tr><th id="3343">3343</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_NUM_TIMEOUT_TYPES" data-ref="_M/IWM_SF_NUM_TIMEOUT_TYPES">IWM_SF_NUM_TIMEOUT_TYPES</dfn> 2	/* Aging timer and Idle timer */</u></td></tr>
<tr><th id="3344">3344</th><td></td></tr>
<tr><th id="3345">3345</th><td><i>/* smart FIFO default values */</i></td></tr>
<tr><th id="3346">3346</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_W_MARK_SISO" data-ref="_M/IWM_SF_W_MARK_SISO">IWM_SF_W_MARK_SISO</dfn> 4096</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_W_MARK_MIMO2" data-ref="_M/IWM_SF_W_MARK_MIMO2">IWM_SF_W_MARK_MIMO2</dfn> 8192</u></td></tr>
<tr><th id="3348">3348</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_W_MARK_MIMO3" data-ref="_M/IWM_SF_W_MARK_MIMO3">IWM_SF_W_MARK_MIMO3</dfn> 6144</u></td></tr>
<tr><th id="3349">3349</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_W_MARK_LEGACY" data-ref="_M/IWM_SF_W_MARK_LEGACY">IWM_SF_W_MARK_LEGACY</dfn> 4096</u></td></tr>
<tr><th id="3350">3350</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_W_MARK_SCAN" data-ref="_M/IWM_SF_W_MARK_SCAN">IWM_SF_W_MARK_SCAN</dfn> 4096</u></td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td><i>/* SF Scenarios timers for default configuration (aligned to 32 uSec) */</i></td></tr>
<tr><th id="3353">3353</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_SINGLE_UNICAST_IDLE_TIMER_DEF" data-ref="_M/IWM_SF_SINGLE_UNICAST_IDLE_TIMER_DEF">IWM_SF_SINGLE_UNICAST_IDLE_TIMER_DEF</dfn> 160	/* 150 uSec  */</u></td></tr>
<tr><th id="3354">3354</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_SINGLE_UNICAST_AGING_TIMER_DEF" data-ref="_M/IWM_SF_SINGLE_UNICAST_AGING_TIMER_DEF">IWM_SF_SINGLE_UNICAST_AGING_TIMER_DEF</dfn> 400	/* 0.4 mSec */</u></td></tr>
<tr><th id="3355">3355</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_AGG_UNICAST_IDLE_TIMER_DEF" data-ref="_M/IWM_SF_AGG_UNICAST_IDLE_TIMER_DEF">IWM_SF_AGG_UNICAST_IDLE_TIMER_DEF</dfn> 160		/* 150 uSec */</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_AGG_UNICAST_AGING_TIMER_DEF" data-ref="_M/IWM_SF_AGG_UNICAST_AGING_TIMER_DEF">IWM_SF_AGG_UNICAST_AGING_TIMER_DEF</dfn> 400		/* 0.4 mSec */</u></td></tr>
<tr><th id="3357">3357</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_MCAST_IDLE_TIMER_DEF" data-ref="_M/IWM_SF_MCAST_IDLE_TIMER_DEF">IWM_SF_MCAST_IDLE_TIMER_DEF</dfn> 160			/* 150 mSec */</u></td></tr>
<tr><th id="3358">3358</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_MCAST_AGING_TIMER_DEF" data-ref="_M/IWM_SF_MCAST_AGING_TIMER_DEF">IWM_SF_MCAST_AGING_TIMER_DEF</dfn> 400		/* 0.4 mSec */</u></td></tr>
<tr><th id="3359">3359</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_BA_IDLE_TIMER_DEF" data-ref="_M/IWM_SF_BA_IDLE_TIMER_DEF">IWM_SF_BA_IDLE_TIMER_DEF</dfn> 160			/* 150 uSec */</u></td></tr>
<tr><th id="3360">3360</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_BA_AGING_TIMER_DEF" data-ref="_M/IWM_SF_BA_AGING_TIMER_DEF">IWM_SF_BA_AGING_TIMER_DEF</dfn> 400			/* 0.4 mSec */</u></td></tr>
<tr><th id="3361">3361</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_TX_RE_IDLE_TIMER_DEF" data-ref="_M/IWM_SF_TX_RE_IDLE_TIMER_DEF">IWM_SF_TX_RE_IDLE_TIMER_DEF</dfn> 160			/* 150 uSec */</u></td></tr>
<tr><th id="3362">3362</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_TX_RE_AGING_TIMER_DEF" data-ref="_M/IWM_SF_TX_RE_AGING_TIMER_DEF">IWM_SF_TX_RE_AGING_TIMER_DEF</dfn> 400		/* 0.4 mSec */</u></td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td><i>/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */</i></td></tr>
<tr><th id="3365">3365</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_SINGLE_UNICAST_IDLE_TIMER" data-ref="_M/IWM_SF_SINGLE_UNICAST_IDLE_TIMER">IWM_SF_SINGLE_UNICAST_IDLE_TIMER</dfn> 320	/* 300 uSec  */</u></td></tr>
<tr><th id="3366">3366</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_SINGLE_UNICAST_AGING_TIMER" data-ref="_M/IWM_SF_SINGLE_UNICAST_AGING_TIMER">IWM_SF_SINGLE_UNICAST_AGING_TIMER</dfn> 2016	/* 2 mSec */</u></td></tr>
<tr><th id="3367">3367</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_AGG_UNICAST_IDLE_TIMER" data-ref="_M/IWM_SF_AGG_UNICAST_IDLE_TIMER">IWM_SF_AGG_UNICAST_IDLE_TIMER</dfn> 320	/* 300 uSec */</u></td></tr>
<tr><th id="3368">3368</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_AGG_UNICAST_AGING_TIMER" data-ref="_M/IWM_SF_AGG_UNICAST_AGING_TIMER">IWM_SF_AGG_UNICAST_AGING_TIMER</dfn> 2016	/* 2 mSec */</u></td></tr>
<tr><th id="3369">3369</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_MCAST_IDLE_TIMER" data-ref="_M/IWM_SF_MCAST_IDLE_TIMER">IWM_SF_MCAST_IDLE_TIMER</dfn> 2016		/* 2 mSec */</u></td></tr>
<tr><th id="3370">3370</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_MCAST_AGING_TIMER" data-ref="_M/IWM_SF_MCAST_AGING_TIMER">IWM_SF_MCAST_AGING_TIMER</dfn> 10016		/* 10 mSec */</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_BA_IDLE_TIMER" data-ref="_M/IWM_SF_BA_IDLE_TIMER">IWM_SF_BA_IDLE_TIMER</dfn> 320		/* 300 uSec */</u></td></tr>
<tr><th id="3372">3372</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_BA_AGING_TIMER" data-ref="_M/IWM_SF_BA_AGING_TIMER">IWM_SF_BA_AGING_TIMER</dfn> 2016		/* 2 mSec */</u></td></tr>
<tr><th id="3373">3373</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_TX_RE_IDLE_TIMER" data-ref="_M/IWM_SF_TX_RE_IDLE_TIMER">IWM_SF_TX_RE_IDLE_TIMER</dfn> 320		/* 300 uSec */</u></td></tr>
<tr><th id="3374">3374</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_TX_RE_AGING_TIMER" data-ref="_M/IWM_SF_TX_RE_AGING_TIMER">IWM_SF_TX_RE_AGING_TIMER</dfn> 2016		/* 2 mSec */</u></td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_LONG_DELAY_AGING_TIMER" data-ref="_M/IWM_SF_LONG_DELAY_AGING_TIMER">IWM_SF_LONG_DELAY_AGING_TIMER</dfn> 1000000	/* 1 Sec */</u></td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td><u>#define <dfn class="macro" id="_M/IWM_SF_CFG_DUMMY_NOTIF_OFF" data-ref="_M/IWM_SF_CFG_DUMMY_NOTIF_OFF">IWM_SF_CFG_DUMMY_NOTIF_OFF</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3379">3379</th><td></td></tr>
<tr><th id="3380">3380</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3381">3381</th><td><i class="doc"> * Smart Fifo configuration command.</i></td></tr>
<tr><th id="3382">3382</th><td><i class="doc"> *<span class="command"> @state</span>: smart fifo state, types listed in enum %iwm_sf_state.</i></td></tr>
<tr><th id="3383">3383</th><td><i class="doc"> *<span class="command"> @watermark</span>: Minimum allowed availabe free space in RXF for transient state.</i></td></tr>
<tr><th id="3384">3384</th><td><i class="doc"> *<span class="command"> @long</span>_delay_timeouts: aging and idle timer values for each scenario</i></td></tr>
<tr><th id="3385">3385</th><td><i class="doc"> * in long delay state.</i></td></tr>
<tr><th id="3386">3386</th><td><i class="doc"> *<span class="command"> @full</span>_on_timeouts: timer values for each scenario in full on state.</i></td></tr>
<tr><th id="3387">3387</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3388">3388</th><td><b>struct</b> <dfn class="type def" id="iwm_sf_cfg_cmd" title='iwm_sf_cfg_cmd' data-ref="iwm_sf_cfg_cmd" data-ref-filename="iwm_sf_cfg_cmd">iwm_sf_cfg_cmd</dfn> {</td></tr>
<tr><th id="3389">3389</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_sf_cfg_cmd::state" title='iwm_sf_cfg_cmd::state' data-ref="iwm_sf_cfg_cmd::state" data-ref-filename="iwm_sf_cfg_cmd..state">state</dfn>;</td></tr>
<tr><th id="3390">3390</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_sf_cfg_cmd::watermark" title='iwm_sf_cfg_cmd::watermark' data-ref="iwm_sf_cfg_cmd::watermark" data-ref-filename="iwm_sf_cfg_cmd..watermark">watermark</dfn>[<a class="macro" href="#3342" title="2" data-ref="_M/IWM_SF_TRANSIENT_STATES_NUMBER">IWM_SF_TRANSIENT_STATES_NUMBER</a>];</td></tr>
<tr><th id="3391">3391</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_sf_cfg_cmd::long_delay_timeouts" title='iwm_sf_cfg_cmd::long_delay_timeouts' data-ref="iwm_sf_cfg_cmd::long_delay_timeouts" data-ref-filename="iwm_sf_cfg_cmd..long_delay_timeouts">long_delay_timeouts</dfn>[<a class="enum" href="#IWM_SF_NUM_SCENARIO" title='IWM_SF_NUM_SCENARIO' data-ref="IWM_SF_NUM_SCENARIO" data-ref-filename="IWM_SF_NUM_SCENARIO">IWM_SF_NUM_SCENARIO</a>][<a class="macro" href="#3343" title="2" data-ref="_M/IWM_SF_NUM_TIMEOUT_TYPES">IWM_SF_NUM_TIMEOUT_TYPES</a>];</td></tr>
<tr><th id="3392">3392</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_sf_cfg_cmd::full_on_timeouts" title='iwm_sf_cfg_cmd::full_on_timeouts' data-ref="iwm_sf_cfg_cmd::full_on_timeouts" data-ref-filename="iwm_sf_cfg_cmd..full_on_timeouts">full_on_timeouts</dfn>[<a class="enum" href="#IWM_SF_NUM_SCENARIO" title='IWM_SF_NUM_SCENARIO' data-ref="IWM_SF_NUM_SCENARIO" data-ref-filename="IWM_SF_NUM_SCENARIO">IWM_SF_NUM_SCENARIO</a>][<a class="macro" href="#3343" title="2" data-ref="_M/IWM_SF_NUM_TIMEOUT_TYPES">IWM_SF_NUM_TIMEOUT_TYPES</a>];</td></tr>
<tr><th id="3393">3393</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SF_CFG_API_S_VER_2 */</i></td></tr>
<tr><th id="3394">3394</th><td></td></tr>
<tr><th id="3395">3395</th><td><i>/*</i></td></tr>
<tr><th id="3396">3396</th><td><i> * The first MAC indices (starting from 0)</i></td></tr>
<tr><th id="3397">3397</th><td><i> * are available to the driver, AUX follows</i></td></tr>
<tr><th id="3398">3398</th><td><i> */</i></td></tr>
<tr><th id="3399">3399</th><td><u>#define <dfn class="macro" id="_M/IWM_MAC_INDEX_AUX" data-ref="_M/IWM_MAC_INDEX_AUX">IWM_MAC_INDEX_AUX</dfn>		4</u></td></tr>
<tr><th id="3400">3400</th><td><u>#define <dfn class="macro" id="_M/IWM_MAC_INDEX_MIN_DRIVER" data-ref="_M/IWM_MAC_INDEX_MIN_DRIVER">IWM_MAC_INDEX_MIN_DRIVER</dfn>	0</u></td></tr>
<tr><th id="3401">3401</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_MAC_INDEX_DRIVER" data-ref="_M/IWM_NUM_MAC_INDEX_DRIVER">IWM_NUM_MAC_INDEX_DRIVER</dfn>	IWM_MAC_INDEX_AUX</u></td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td><b>enum</b> <dfn class="type def" id="iwm_ac" title='iwm_ac' data-ref="iwm_ac" data-ref-filename="iwm_ac">iwm_ac</dfn> {</td></tr>
<tr><th id="3404">3404</th><td>	<dfn class="enum" id="IWM_AC_BK" title='IWM_AC_BK' data-ref="IWM_AC_BK" data-ref-filename="IWM_AC_BK">IWM_AC_BK</dfn>,</td></tr>
<tr><th id="3405">3405</th><td>	<dfn class="enum" id="IWM_AC_BE" title='IWM_AC_BE' data-ref="IWM_AC_BE" data-ref-filename="IWM_AC_BE">IWM_AC_BE</dfn>,</td></tr>
<tr><th id="3406">3406</th><td>	<dfn class="enum" id="IWM_AC_VI" title='IWM_AC_VI' data-ref="IWM_AC_VI" data-ref-filename="IWM_AC_VI">IWM_AC_VI</dfn>,</td></tr>
<tr><th id="3407">3407</th><td>	<dfn class="enum" id="IWM_AC_VO" title='IWM_AC_VO' data-ref="IWM_AC_VO" data-ref-filename="IWM_AC_VO">IWM_AC_VO</dfn>,</td></tr>
<tr><th id="3408">3408</th><td>	<dfn class="enum" id="IWM_AC_NUM" title='IWM_AC_NUM' data-ref="IWM_AC_NUM" data-ref-filename="IWM_AC_NUM">IWM_AC_NUM</dfn>,</td></tr>
<tr><th id="3409">3409</th><td>};</td></tr>
<tr><th id="3410">3410</th><td></td></tr>
<tr><th id="3411">3411</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3412">3412</th><td><i class="doc"> * enum iwm_mac_protection_flags - MAC context flags</i></td></tr>
<tr><th id="3413">3413</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_PROT_FLG_TGG_PROTECT: 11g protection when transmitting OFDM frames,</i></td></tr>
<tr><th id="3414">3414</th><td><i class="doc"> *	this will require CCK RTS/CTS2self.</i></td></tr>
<tr><th id="3415">3415</th><td><i class="doc"> *	RTS/CTS will protect full burst time.</i></td></tr>
<tr><th id="3416">3416</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_PROT_FLG_HT_PROT: enable HT protection</i></td></tr>
<tr><th id="3417">3417</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_PROT_FLG_FAT_PROT: protect 40 MHz transmissions</i></td></tr>
<tr><th id="3418">3418</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_PROT_FLG_SELF_CTS_EN: allow CTS2self</i></td></tr>
<tr><th id="3419">3419</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3420">3420</th><td><b>enum</b> <dfn class="type def" id="iwm_mac_protection_flags" title='iwm_mac_protection_flags' data-ref="iwm_mac_protection_flags" data-ref-filename="iwm_mac_protection_flags">iwm_mac_protection_flags</dfn> {</td></tr>
<tr><th id="3421">3421</th><td>	<dfn class="enum" id="IWM_MAC_PROT_FLG_TGG_PROTECT" title='IWM_MAC_PROT_FLG_TGG_PROTECT' data-ref="IWM_MAC_PROT_FLG_TGG_PROTECT" data-ref-filename="IWM_MAC_PROT_FLG_TGG_PROTECT">IWM_MAC_PROT_FLG_TGG_PROTECT</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="3422">3422</th><td>	<dfn class="enum" id="IWM_MAC_PROT_FLG_HT_PROT" title='IWM_MAC_PROT_FLG_HT_PROT' data-ref="IWM_MAC_PROT_FLG_HT_PROT" data-ref-filename="IWM_MAC_PROT_FLG_HT_PROT">IWM_MAC_PROT_FLG_HT_PROT</dfn>		= (<var>1</var> &lt;&lt; <var>23</var>),</td></tr>
<tr><th id="3423">3423</th><td>	<dfn class="enum" id="IWM_MAC_PROT_FLG_FAT_PROT" title='IWM_MAC_PROT_FLG_FAT_PROT' data-ref="IWM_MAC_PROT_FLG_FAT_PROT" data-ref-filename="IWM_MAC_PROT_FLG_FAT_PROT">IWM_MAC_PROT_FLG_FAT_PROT</dfn>		= (<var>1</var> &lt;&lt; <var>24</var>),</td></tr>
<tr><th id="3424">3424</th><td>	<dfn class="enum" id="IWM_MAC_PROT_FLG_SELF_CTS_EN" title='IWM_MAC_PROT_FLG_SELF_CTS_EN' data-ref="IWM_MAC_PROT_FLG_SELF_CTS_EN" data-ref-filename="IWM_MAC_PROT_FLG_SELF_CTS_EN">IWM_MAC_PROT_FLG_SELF_CTS_EN</dfn>	= (<var>1</var> &lt;&lt; <var>30</var>),</td></tr>
<tr><th id="3425">3425</th><td>};</td></tr>
<tr><th id="3426">3426</th><td></td></tr>
<tr><th id="3427">3427</th><td><u>#define <dfn class="macro" id="_M/IWM_MAC_FLG_SHORT_SLOT" data-ref="_M/IWM_MAC_FLG_SHORT_SLOT">IWM_MAC_FLG_SHORT_SLOT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="3428">3428</th><td><u>#define <dfn class="macro" id="_M/IWM_MAC_FLG_SHORT_PREAMBLE" data-ref="_M/IWM_MAC_FLG_SHORT_PREAMBLE">IWM_MAC_FLG_SHORT_PREAMBLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="3429">3429</th><td></td></tr>
<tr><th id="3430">3430</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3431">3431</th><td><i class="doc"> * enum iwm_mac_types - Supported MAC types</i></td></tr>
<tr><th id="3432">3432</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_FIRST: lowest supported MAC type</i></td></tr>
<tr><th id="3433">3433</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_AUX: Auxiliary MAC (internal)</i></td></tr>
<tr><th id="3434">3434</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_LISTENER: monitor MAC type (?)</i></td></tr>
<tr><th id="3435">3435</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_PIBSS: Pseudo-IBSS</i></td></tr>
<tr><th id="3436">3436</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_IBSS: IBSS</i></td></tr>
<tr><th id="3437">3437</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_BSS_STA: BSS (managed) station</i></td></tr>
<tr><th id="3438">3438</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_P2P_DEVICE: P2P Device</i></td></tr>
<tr><th id="3439">3439</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_P2P_STA: P2P client</i></td></tr>
<tr><th id="3440">3440</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_GO: P2P GO</i></td></tr>
<tr><th id="3441">3441</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_TEST: ?</i></td></tr>
<tr><th id="3442">3442</th><td><i class="doc"> *<span class="command"> @IWM</span>_FW_MAC_TYPE_MAX: highest support MAC type</i></td></tr>
<tr><th id="3443">3443</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3444">3444</th><td><b>enum</b> <dfn class="type def" id="iwm_mac_types" title='iwm_mac_types' data-ref="iwm_mac_types" data-ref-filename="iwm_mac_types">iwm_mac_types</dfn> {</td></tr>
<tr><th id="3445">3445</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_FIRST" title='IWM_FW_MAC_TYPE_FIRST' data-ref="IWM_FW_MAC_TYPE_FIRST" data-ref-filename="IWM_FW_MAC_TYPE_FIRST">IWM_FW_MAC_TYPE_FIRST</dfn> = <var>1</var>,</td></tr>
<tr><th id="3446">3446</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_AUX" title='IWM_FW_MAC_TYPE_AUX' data-ref="IWM_FW_MAC_TYPE_AUX" data-ref-filename="IWM_FW_MAC_TYPE_AUX">IWM_FW_MAC_TYPE_AUX</dfn> = <a class="enum" href="#IWM_FW_MAC_TYPE_FIRST" title='IWM_FW_MAC_TYPE_FIRST' data-ref="IWM_FW_MAC_TYPE_FIRST" data-ref-filename="IWM_FW_MAC_TYPE_FIRST">IWM_FW_MAC_TYPE_FIRST</a>,</td></tr>
<tr><th id="3447">3447</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_LISTENER" title='IWM_FW_MAC_TYPE_LISTENER' data-ref="IWM_FW_MAC_TYPE_LISTENER" data-ref-filename="IWM_FW_MAC_TYPE_LISTENER">IWM_FW_MAC_TYPE_LISTENER</dfn>,</td></tr>
<tr><th id="3448">3448</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_PIBSS" title='IWM_FW_MAC_TYPE_PIBSS' data-ref="IWM_FW_MAC_TYPE_PIBSS" data-ref-filename="IWM_FW_MAC_TYPE_PIBSS">IWM_FW_MAC_TYPE_PIBSS</dfn>,</td></tr>
<tr><th id="3449">3449</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_IBSS" title='IWM_FW_MAC_TYPE_IBSS' data-ref="IWM_FW_MAC_TYPE_IBSS" data-ref-filename="IWM_FW_MAC_TYPE_IBSS">IWM_FW_MAC_TYPE_IBSS</dfn>,</td></tr>
<tr><th id="3450">3450</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_BSS_STA" title='IWM_FW_MAC_TYPE_BSS_STA' data-ref="IWM_FW_MAC_TYPE_BSS_STA" data-ref-filename="IWM_FW_MAC_TYPE_BSS_STA">IWM_FW_MAC_TYPE_BSS_STA</dfn>,</td></tr>
<tr><th id="3451">3451</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_P2P_DEVICE" title='IWM_FW_MAC_TYPE_P2P_DEVICE' data-ref="IWM_FW_MAC_TYPE_P2P_DEVICE" data-ref-filename="IWM_FW_MAC_TYPE_P2P_DEVICE">IWM_FW_MAC_TYPE_P2P_DEVICE</dfn>,</td></tr>
<tr><th id="3452">3452</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_P2P_STA" title='IWM_FW_MAC_TYPE_P2P_STA' data-ref="IWM_FW_MAC_TYPE_P2P_STA" data-ref-filename="IWM_FW_MAC_TYPE_P2P_STA">IWM_FW_MAC_TYPE_P2P_STA</dfn>,</td></tr>
<tr><th id="3453">3453</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_GO" title='IWM_FW_MAC_TYPE_GO' data-ref="IWM_FW_MAC_TYPE_GO" data-ref-filename="IWM_FW_MAC_TYPE_GO">IWM_FW_MAC_TYPE_GO</dfn>,</td></tr>
<tr><th id="3454">3454</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_TEST" title='IWM_FW_MAC_TYPE_TEST' data-ref="IWM_FW_MAC_TYPE_TEST" data-ref-filename="IWM_FW_MAC_TYPE_TEST">IWM_FW_MAC_TYPE_TEST</dfn>,</td></tr>
<tr><th id="3455">3455</th><td>	<dfn class="enum" id="IWM_FW_MAC_TYPE_MAX" title='IWM_FW_MAC_TYPE_MAX' data-ref="IWM_FW_MAC_TYPE_MAX" data-ref-filename="IWM_FW_MAC_TYPE_MAX">IWM_FW_MAC_TYPE_MAX</dfn> = <a class="enum" href="#IWM_FW_MAC_TYPE_TEST" title='IWM_FW_MAC_TYPE_TEST' data-ref="IWM_FW_MAC_TYPE_TEST" data-ref-filename="IWM_FW_MAC_TYPE_TEST">IWM_FW_MAC_TYPE_TEST</a></td></tr>
<tr><th id="3456">3456</th><td>}; <i>/* IWM_MAC_CONTEXT_TYPE_API_E_VER_1 */</i></td></tr>
<tr><th id="3457">3457</th><td></td></tr>
<tr><th id="3458">3458</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3459">3459</th><td><i class="doc"> * enum iwm_tsf_id - TSF hw timer ID</i></td></tr>
<tr><th id="3460">3460</th><td><i class="doc"> *<span class="command"> @IWM</span>_TSF_ID_A: use TSF A</i></td></tr>
<tr><th id="3461">3461</th><td><i class="doc"> *<span class="command"> @IWM</span>_TSF_ID_B: use TSF B</i></td></tr>
<tr><th id="3462">3462</th><td><i class="doc"> *<span class="command"> @IWM</span>_TSF_ID_C: use TSF C</i></td></tr>
<tr><th id="3463">3463</th><td><i class="doc"> *<span class="command"> @IWM</span>_TSF_ID_D: use TSF D</i></td></tr>
<tr><th id="3464">3464</th><td><i class="doc"> *<span class="command"> @IWM</span>_NUM_TSF_IDS: number of TSF timers available</i></td></tr>
<tr><th id="3465">3465</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3466">3466</th><td><b>enum</b> <dfn class="type def" id="iwm_tsf_id" title='iwm_tsf_id' data-ref="iwm_tsf_id" data-ref-filename="iwm_tsf_id">iwm_tsf_id</dfn> {</td></tr>
<tr><th id="3467">3467</th><td>	<dfn class="enum" id="IWM_TSF_ID_A" title='IWM_TSF_ID_A' data-ref="IWM_TSF_ID_A" data-ref-filename="IWM_TSF_ID_A">IWM_TSF_ID_A</dfn> = <var>0</var>,</td></tr>
<tr><th id="3468">3468</th><td>	<dfn class="enum" id="IWM_TSF_ID_B" title='IWM_TSF_ID_B' data-ref="IWM_TSF_ID_B" data-ref-filename="IWM_TSF_ID_B">IWM_TSF_ID_B</dfn> = <var>1</var>,</td></tr>
<tr><th id="3469">3469</th><td>	<dfn class="enum" id="IWM_TSF_ID_C" title='IWM_TSF_ID_C' data-ref="IWM_TSF_ID_C" data-ref-filename="IWM_TSF_ID_C">IWM_TSF_ID_C</dfn> = <var>2</var>,</td></tr>
<tr><th id="3470">3470</th><td>	<dfn class="enum" id="IWM_TSF_ID_D" title='IWM_TSF_ID_D' data-ref="IWM_TSF_ID_D" data-ref-filename="IWM_TSF_ID_D">IWM_TSF_ID_D</dfn> = <var>3</var>,</td></tr>
<tr><th id="3471">3471</th><td>	<dfn class="enum" id="IWM_NUM_TSF_IDS" title='IWM_NUM_TSF_IDS' data-ref="IWM_NUM_TSF_IDS" data-ref-filename="IWM_NUM_TSF_IDS">IWM_NUM_TSF_IDS</dfn> = <var>4</var>,</td></tr>
<tr><th id="3472">3472</th><td>}; <i>/* IWM_TSF_ID_API_E_VER_1 */</i></td></tr>
<tr><th id="3473">3473</th><td></td></tr>
<tr><th id="3474">3474</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3475">3475</th><td><i class="doc"> * struct iwm_mac_data_ap - configuration data for AP MAC context</i></td></tr>
<tr><th id="3476">3476</th><td><i class="doc"> *<span class="command"> @beacon</span>_time: beacon transmit time in system time</i></td></tr>
<tr><th id="3477">3477</th><td><i class="doc"> *<span class="command"> @beacon</span>_tsf: beacon transmit time in TSF</i></td></tr>
<tr><th id="3478">3478</th><td><i class="doc"> *<span class="command"> @bi</span>: beacon interval in TU</i></td></tr>
<tr><th id="3479">3479</th><td><i class="doc"> *<span class="command"> @bi</span>_reciprocal: 2^32 / bi</i></td></tr>
<tr><th id="3480">3480</th><td><i class="doc"> *<span class="command"> @dtim</span>_interval: dtim transmit time in TU</i></td></tr>
<tr><th id="3481">3481</th><td><i class="doc"> *<span class="command"> @dtim</span>_reciprocal: 2^32 / dtim_interval</i></td></tr>
<tr><th id="3482">3482</th><td><i class="doc"> *<span class="command"> @mcast</span>_qid: queue ID for multicast traffic</i></td></tr>
<tr><th id="3483">3483</th><td><i class="doc"> *<span class="command"> @beacon</span>_template: beacon template ID</i></td></tr>
<tr><th id="3484">3484</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3485">3485</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_ap" title='iwm_mac_data_ap' data-ref="iwm_mac_data_ap" data-ref-filename="iwm_mac_data_ap">iwm_mac_data_ap</dfn> {</td></tr>
<tr><th id="3486">3486</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::beacon_time" title='iwm_mac_data_ap::beacon_time' data-ref="iwm_mac_data_ap::beacon_time" data-ref-filename="iwm_mac_data_ap..beacon_time">beacon_time</dfn>;</td></tr>
<tr><th id="3487">3487</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_mac_data_ap::beacon_tsf" title='iwm_mac_data_ap::beacon_tsf' data-ref="iwm_mac_data_ap::beacon_tsf" data-ref-filename="iwm_mac_data_ap..beacon_tsf">beacon_tsf</dfn>;</td></tr>
<tr><th id="3488">3488</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::bi" title='iwm_mac_data_ap::bi' data-ref="iwm_mac_data_ap::bi" data-ref-filename="iwm_mac_data_ap..bi">bi</dfn>;</td></tr>
<tr><th id="3489">3489</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::bi_reciprocal" title='iwm_mac_data_ap::bi_reciprocal' data-ref="iwm_mac_data_ap::bi_reciprocal" data-ref-filename="iwm_mac_data_ap..bi_reciprocal">bi_reciprocal</dfn>;</td></tr>
<tr><th id="3490">3490</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::dtim_interval" title='iwm_mac_data_ap::dtim_interval' data-ref="iwm_mac_data_ap::dtim_interval" data-ref-filename="iwm_mac_data_ap..dtim_interval">dtim_interval</dfn>;</td></tr>
<tr><th id="3491">3491</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::dtim_reciprocal" title='iwm_mac_data_ap::dtim_reciprocal' data-ref="iwm_mac_data_ap::dtim_reciprocal" data-ref-filename="iwm_mac_data_ap..dtim_reciprocal">dtim_reciprocal</dfn>;</td></tr>
<tr><th id="3492">3492</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::mcast_qid" title='iwm_mac_data_ap::mcast_qid' data-ref="iwm_mac_data_ap::mcast_qid" data-ref-filename="iwm_mac_data_ap..mcast_qid">mcast_qid</dfn>;</td></tr>
<tr><th id="3493">3493</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ap::beacon_template" title='iwm_mac_data_ap::beacon_template' data-ref="iwm_mac_data_ap::beacon_template" data-ref-filename="iwm_mac_data_ap..beacon_template">beacon_template</dfn>;</td></tr>
<tr><th id="3494">3494</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* AP_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3495">3495</th><td></td></tr>
<tr><th id="3496">3496</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3497">3497</th><td><i class="doc"> * struct iwm_mac_data_ibss - configuration data for IBSS MAC context</i></td></tr>
<tr><th id="3498">3498</th><td><i class="doc"> *<span class="command"> @beacon</span>_time: beacon transmit time in system time</i></td></tr>
<tr><th id="3499">3499</th><td><i class="doc"> *<span class="command"> @beacon</span>_tsf: beacon transmit time in TSF</i></td></tr>
<tr><th id="3500">3500</th><td><i class="doc"> *<span class="command"> @bi</span>: beacon interval in TU</i></td></tr>
<tr><th id="3501">3501</th><td><i class="doc"> *<span class="command"> @bi</span>_reciprocal: 2^32 / bi</i></td></tr>
<tr><th id="3502">3502</th><td><i class="doc"> *<span class="command"> @beacon</span>_template: beacon template ID</i></td></tr>
<tr><th id="3503">3503</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3504">3504</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_ibss" title='iwm_mac_data_ibss' data-ref="iwm_mac_data_ibss" data-ref-filename="iwm_mac_data_ibss">iwm_mac_data_ibss</dfn> {</td></tr>
<tr><th id="3505">3505</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ibss::beacon_time" title='iwm_mac_data_ibss::beacon_time' data-ref="iwm_mac_data_ibss::beacon_time" data-ref-filename="iwm_mac_data_ibss..beacon_time">beacon_time</dfn>;</td></tr>
<tr><th id="3506">3506</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_mac_data_ibss::beacon_tsf" title='iwm_mac_data_ibss::beacon_tsf' data-ref="iwm_mac_data_ibss::beacon_tsf" data-ref-filename="iwm_mac_data_ibss..beacon_tsf">beacon_tsf</dfn>;</td></tr>
<tr><th id="3507">3507</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ibss::bi" title='iwm_mac_data_ibss::bi' data-ref="iwm_mac_data_ibss::bi" data-ref-filename="iwm_mac_data_ibss..bi">bi</dfn>;</td></tr>
<tr><th id="3508">3508</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ibss::bi_reciprocal" title='iwm_mac_data_ibss::bi_reciprocal' data-ref="iwm_mac_data_ibss::bi_reciprocal" data-ref-filename="iwm_mac_data_ibss..bi_reciprocal">bi_reciprocal</dfn>;</td></tr>
<tr><th id="3509">3509</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_ibss::beacon_template" title='iwm_mac_data_ibss::beacon_template' data-ref="iwm_mac_data_ibss::beacon_template" data-ref-filename="iwm_mac_data_ibss..beacon_template">beacon_template</dfn>;</td></tr>
<tr><th id="3510">3510</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IBSS_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3511">3511</th><td></td></tr>
<tr><th id="3512">3512</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3513">3513</th><td><i class="doc"> * struct iwm_mac_data_sta - configuration data for station MAC context</i></td></tr>
<tr><th id="3514">3514</th><td><i class="doc"> *<span class="command"> @is</span>_assoc: 1 for associated state, 0 otherwise</i></td></tr>
<tr><th id="3515">3515</th><td><i class="doc"> *<span class="command"> @dtim</span>_time: DTIM arrival time in system time</i></td></tr>
<tr><th id="3516">3516</th><td><i class="doc"> *<span class="command"> @dtim</span>_tsf: DTIM arrival time in TSF</i></td></tr>
<tr><th id="3517">3517</th><td><i class="doc"> *<span class="command"> @bi</span>: beacon interval in TU, applicable only when associated</i></td></tr>
<tr><th id="3518">3518</th><td><i class="doc"> *<span class="command"> @bi</span>_reciprocal: 2^32 / bi , applicable only when associated</i></td></tr>
<tr><th id="3519">3519</th><td><i class="doc"> *<span class="command"> @dtim</span>_interval: DTIM interval in TU, applicable only when associated</i></td></tr>
<tr><th id="3520">3520</th><td><i class="doc"> *<span class="command"> @dtim</span>_reciprocal: 2^32 / dtim_interval , applicable only when associated</i></td></tr>
<tr><th id="3521">3521</th><td><i class="doc"> *<span class="command"> @listen</span>_interval: in beacon intervals, applicable only when associated</i></td></tr>
<tr><th id="3522">3522</th><td><i class="doc"> *<span class="command"> @assoc</span>_id: unique ID assigned by the AP during association</i></td></tr>
<tr><th id="3523">3523</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3524">3524</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_sta" title='iwm_mac_data_sta' data-ref="iwm_mac_data_sta" data-ref-filename="iwm_mac_data_sta">iwm_mac_data_sta</dfn> {</td></tr>
<tr><th id="3525">3525</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::is_assoc" title='iwm_mac_data_sta::is_assoc' data-ref="iwm_mac_data_sta::is_assoc" data-ref-filename="iwm_mac_data_sta..is_assoc">is_assoc</dfn>;</td></tr>
<tr><th id="3526">3526</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::dtim_time" title='iwm_mac_data_sta::dtim_time' data-ref="iwm_mac_data_sta::dtim_time" data-ref-filename="iwm_mac_data_sta..dtim_time">dtim_time</dfn>;</td></tr>
<tr><th id="3527">3527</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_mac_data_sta::dtim_tsf" title='iwm_mac_data_sta::dtim_tsf' data-ref="iwm_mac_data_sta::dtim_tsf" data-ref-filename="iwm_mac_data_sta..dtim_tsf">dtim_tsf</dfn>;</td></tr>
<tr><th id="3528">3528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::bi" title='iwm_mac_data_sta::bi' data-ref="iwm_mac_data_sta::bi" data-ref-filename="iwm_mac_data_sta..bi">bi</dfn>;</td></tr>
<tr><th id="3529">3529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::bi_reciprocal" title='iwm_mac_data_sta::bi_reciprocal' data-ref="iwm_mac_data_sta::bi_reciprocal" data-ref-filename="iwm_mac_data_sta..bi_reciprocal">bi_reciprocal</dfn>;</td></tr>
<tr><th id="3530">3530</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::dtim_interval" title='iwm_mac_data_sta::dtim_interval' data-ref="iwm_mac_data_sta::dtim_interval" data-ref-filename="iwm_mac_data_sta..dtim_interval">dtim_interval</dfn>;</td></tr>
<tr><th id="3531">3531</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::dtim_reciprocal" title='iwm_mac_data_sta::dtim_reciprocal' data-ref="iwm_mac_data_sta::dtim_reciprocal" data-ref-filename="iwm_mac_data_sta..dtim_reciprocal">dtim_reciprocal</dfn>;</td></tr>
<tr><th id="3532">3532</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::listen_interval" title='iwm_mac_data_sta::listen_interval' data-ref="iwm_mac_data_sta::listen_interval" data-ref-filename="iwm_mac_data_sta..listen_interval">listen_interval</dfn>;</td></tr>
<tr><th id="3533">3533</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::assoc_id" title='iwm_mac_data_sta::assoc_id' data-ref="iwm_mac_data_sta::assoc_id" data-ref-filename="iwm_mac_data_sta..assoc_id">assoc_id</dfn>;</td></tr>
<tr><th id="3534">3534</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_sta::assoc_beacon_arrive_time" title='iwm_mac_data_sta::assoc_beacon_arrive_time' data-ref="iwm_mac_data_sta::assoc_beacon_arrive_time" data-ref-filename="iwm_mac_data_sta..assoc_beacon_arrive_time">assoc_beacon_arrive_time</dfn>;</td></tr>
<tr><th id="3535">3535</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_STA_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3536">3536</th><td></td></tr>
<tr><th id="3537">3537</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3538">3538</th><td><i class="doc"> * struct iwm_mac_data_go - configuration data for P2P GO MAC context</i></td></tr>
<tr><th id="3539">3539</th><td><i class="doc"> *<span class="command"> @ap</span>: iwm_mac_data_ap struct with most config data</i></td></tr>
<tr><th id="3540">3540</th><td><i class="doc"> *<span class="command"> @ctwin</span>: client traffic window in TU (period after TBTT when GO is present).</i></td></tr>
<tr><th id="3541">3541</th><td><i class="doc"> *	0 indicates that there is no CT window.</i></td></tr>
<tr><th id="3542">3542</th><td><i class="doc"> *<span class="command"> @opp</span>_ps_enabled: indicate that opportunistic PS allowed</i></td></tr>
<tr><th id="3543">3543</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3544">3544</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_go" title='iwm_mac_data_go' data-ref="iwm_mac_data_go" data-ref-filename="iwm_mac_data_go">iwm_mac_data_go</dfn> {</td></tr>
<tr><th id="3545">3545</th><td>	<b>struct</b> <a class="type" href="#iwm_mac_data_ap" title='iwm_mac_data_ap' data-ref="iwm_mac_data_ap" data-ref-filename="iwm_mac_data_ap">iwm_mac_data_ap</a> <dfn class="decl field" id="iwm_mac_data_go::ap" title='iwm_mac_data_go::ap' data-ref="iwm_mac_data_go::ap" data-ref-filename="iwm_mac_data_go..ap">ap</dfn>;</td></tr>
<tr><th id="3546">3546</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_go::ctwin" title='iwm_mac_data_go::ctwin' data-ref="iwm_mac_data_go::ctwin" data-ref-filename="iwm_mac_data_go..ctwin">ctwin</dfn>;</td></tr>
<tr><th id="3547">3547</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_go::opp_ps_enabled" title='iwm_mac_data_go::opp_ps_enabled' data-ref="iwm_mac_data_go::opp_ps_enabled" data-ref-filename="iwm_mac_data_go..opp_ps_enabled">opp_ps_enabled</dfn>;</td></tr>
<tr><th id="3548">3548</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* GO_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3549">3549</th><td></td></tr>
<tr><th id="3550">3550</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3551">3551</th><td><i class="doc"> * struct iwm_mac_data_p2p_sta - configuration data for P2P client MAC context</i></td></tr>
<tr><th id="3552">3552</th><td><i class="doc"> * <span class="command">@st</span>a: iwm_mac_data_sta struct with most config data</i></td></tr>
<tr><th id="3553">3553</th><td><i class="doc"> *<span class="command"> @ctwin</span>: client traffic window in TU (period after TBTT when GO is present).</i></td></tr>
<tr><th id="3554">3554</th><td><i class="doc"> *	0 indicates that there is no CT window.</i></td></tr>
<tr><th id="3555">3555</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3556">3556</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_p2p_sta" title='iwm_mac_data_p2p_sta' data-ref="iwm_mac_data_p2p_sta" data-ref-filename="iwm_mac_data_p2p_sta">iwm_mac_data_p2p_sta</dfn> {</td></tr>
<tr><th id="3557">3557</th><td>	<b>struct</b> <a class="type" href="#iwm_mac_data_sta" title='iwm_mac_data_sta' data-ref="iwm_mac_data_sta" data-ref-filename="iwm_mac_data_sta">iwm_mac_data_sta</a> <dfn class="decl field" id="iwm_mac_data_p2p_sta::sta" title='iwm_mac_data_p2p_sta::sta' data-ref="iwm_mac_data_p2p_sta::sta" data-ref-filename="iwm_mac_data_p2p_sta..sta">sta</dfn>;</td></tr>
<tr><th id="3558">3558</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_p2p_sta::ctwin" title='iwm_mac_data_p2p_sta::ctwin' data-ref="iwm_mac_data_p2p_sta::ctwin" data-ref-filename="iwm_mac_data_p2p_sta..ctwin">ctwin</dfn>;</td></tr>
<tr><th id="3559">3559</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* P2P_STA_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3562">3562</th><td><i class="doc"> * struct iwm_mac_data_pibss - Pseudo IBSS config data</i></td></tr>
<tr><th id="3563">3563</th><td><i class="doc"> *<span class="command"> @stats</span>_interval: interval in TU between statistics notifications to host.</i></td></tr>
<tr><th id="3564">3564</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3565">3565</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_pibss" title='iwm_mac_data_pibss' data-ref="iwm_mac_data_pibss" data-ref-filename="iwm_mac_data_pibss">iwm_mac_data_pibss</dfn> {</td></tr>
<tr><th id="3566">3566</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_pibss::stats_interval" title='iwm_mac_data_pibss::stats_interval' data-ref="iwm_mac_data_pibss::stats_interval" data-ref-filename="iwm_mac_data_pibss..stats_interval">stats_interval</dfn>;</td></tr>
<tr><th id="3567">3567</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* PIBSS_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td><i>/*</i></td></tr>
<tr><th id="3570">3570</th><td><i> * struct iwm_mac_data_p2p_dev - configuration data for the P2P Device MAC</i></td></tr>
<tr><th id="3571">3571</th><td><i> * context.</i></td></tr>
<tr><th id="3572">3572</th><td><i> * @is_disc_extended: if set to true, P2P Device discoverability is enabled on</i></td></tr>
<tr><th id="3573">3573</th><td><i> *	other channels as well. This should be to true only in case that the</i></td></tr>
<tr><th id="3574">3574</th><td><i> *	device is discoverable and there is an active GO. Note that setting this</i></td></tr>
<tr><th id="3575">3575</th><td><i> *	field when not needed, will increase the number of interrupts and have</i></td></tr>
<tr><th id="3576">3576</th><td><i> *	effect on the platform power, as this setting opens the Rx filters on</i></td></tr>
<tr><th id="3577">3577</th><td><i> *	all macs.</i></td></tr>
<tr><th id="3578">3578</th><td><i> */</i></td></tr>
<tr><th id="3579">3579</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_data_p2p_dev" title='iwm_mac_data_p2p_dev' data-ref="iwm_mac_data_p2p_dev" data-ref-filename="iwm_mac_data_p2p_dev">iwm_mac_data_p2p_dev</dfn> {</td></tr>
<tr><th id="3580">3580</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_data_p2p_dev::is_disc_extended" title='iwm_mac_data_p2p_dev::is_disc_extended' data-ref="iwm_mac_data_p2p_dev::is_disc_extended" data-ref-filename="iwm_mac_data_p2p_dev..is_disc_extended">is_disc_extended</dfn>;</td></tr>
<tr><th id="3581">3581</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* _P2P_DEV_MAC_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3582">3582</th><td></td></tr>
<tr><th id="3583">3583</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3584">3584</th><td><i class="doc"> * enum iwm_mac_filter_flags - MAC context filter flags</i></td></tr>
<tr><th id="3585">3585</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_IN_PROMISC: accept all data frames</i></td></tr>
<tr><th id="3586">3586</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_IN_CONTROL_AND_MGMT: pass all mangement and</i></td></tr>
<tr><th id="3587">3587</th><td><i class="doc"> *	control frames to the host</i></td></tr>
<tr><th id="3588">3588</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_ACCEPT_GRP: accept multicast frames</i></td></tr>
<tr><th id="3589">3589</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_DIS_DECRYPT: don't decrypt unicast frames</i></td></tr>
<tr><th id="3590">3590</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_DIS_GRP_DECRYPT: don't decrypt multicast frames</i></td></tr>
<tr><th id="3591">3591</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_IN_BEACON: transfer foreign BSS's beacons to host</i></td></tr>
<tr><th id="3592">3592</th><td><i class="doc"> *	(in station mode when associated)</i></td></tr>
<tr><th id="3593">3593</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_OUT_BCAST: filter out all broadcast frames</i></td></tr>
<tr><th id="3594">3594</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_IN_CRC32: extract FCS and append it to frames</i></td></tr>
<tr><th id="3595">3595</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_FILTER_IN_PROBE_REQUEST: pass probe requests to host</i></td></tr>
<tr><th id="3596">3596</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3597">3597</th><td><b>enum</b> <dfn class="type def" id="iwm_mac_filter_flags" title='iwm_mac_filter_flags' data-ref="iwm_mac_filter_flags" data-ref-filename="iwm_mac_filter_flags">iwm_mac_filter_flags</dfn> {</td></tr>
<tr><th id="3598">3598</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_IN_PROMISC" title='IWM_MAC_FILTER_IN_PROMISC' data-ref="IWM_MAC_FILTER_IN_PROMISC" data-ref-filename="IWM_MAC_FILTER_IN_PROMISC">IWM_MAC_FILTER_IN_PROMISC</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="3599">3599</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_IN_CONTROL_AND_MGMT" title='IWM_MAC_FILTER_IN_CONTROL_AND_MGMT' data-ref="IWM_MAC_FILTER_IN_CONTROL_AND_MGMT" data-ref-filename="IWM_MAC_FILTER_IN_CONTROL_AND_MGMT">IWM_MAC_FILTER_IN_CONTROL_AND_MGMT</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="3600">3600</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_ACCEPT_GRP" title='IWM_MAC_FILTER_ACCEPT_GRP' data-ref="IWM_MAC_FILTER_ACCEPT_GRP" data-ref-filename="IWM_MAC_FILTER_ACCEPT_GRP">IWM_MAC_FILTER_ACCEPT_GRP</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="3601">3601</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_DIS_DECRYPT" title='IWM_MAC_FILTER_DIS_DECRYPT' data-ref="IWM_MAC_FILTER_DIS_DECRYPT" data-ref-filename="IWM_MAC_FILTER_DIS_DECRYPT">IWM_MAC_FILTER_DIS_DECRYPT</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="3602">3602</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_DIS_GRP_DECRYPT" title='IWM_MAC_FILTER_DIS_GRP_DECRYPT' data-ref="IWM_MAC_FILTER_DIS_GRP_DECRYPT" data-ref-filename="IWM_MAC_FILTER_DIS_GRP_DECRYPT">IWM_MAC_FILTER_DIS_GRP_DECRYPT</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="3603">3603</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_IN_BEACON" title='IWM_MAC_FILTER_IN_BEACON' data-ref="IWM_MAC_FILTER_IN_BEACON" data-ref-filename="IWM_MAC_FILTER_IN_BEACON">IWM_MAC_FILTER_IN_BEACON</dfn>		= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="3604">3604</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_OUT_BCAST" title='IWM_MAC_FILTER_OUT_BCAST' data-ref="IWM_MAC_FILTER_OUT_BCAST" data-ref-filename="IWM_MAC_FILTER_OUT_BCAST">IWM_MAC_FILTER_OUT_BCAST</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="3605">3605</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_IN_CRC32" title='IWM_MAC_FILTER_IN_CRC32' data-ref="IWM_MAC_FILTER_IN_CRC32" data-ref-filename="IWM_MAC_FILTER_IN_CRC32">IWM_MAC_FILTER_IN_CRC32</dfn>			= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="3606">3606</th><td>	<dfn class="enum" id="IWM_MAC_FILTER_IN_PROBE_REQUEST" title='IWM_MAC_FILTER_IN_PROBE_REQUEST' data-ref="IWM_MAC_FILTER_IN_PROBE_REQUEST" data-ref-filename="IWM_MAC_FILTER_IN_PROBE_REQUEST">IWM_MAC_FILTER_IN_PROBE_REQUEST</dfn>		= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="3607">3607</th><td>};</td></tr>
<tr><th id="3608">3608</th><td></td></tr>
<tr><th id="3609">3609</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3610">3610</th><td><i class="doc"> * enum iwm_mac_qos_flags - QoS flags</i></td></tr>
<tr><th id="3611">3611</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_QOS_FLG_UPDATE_EDCA: ?</i></td></tr>
<tr><th id="3612">3612</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_QOS_FLG_TGN: HT is enabled</i></td></tr>
<tr><th id="3613">3613</th><td><i class="doc"> *<span class="command"> @IWM</span>_MAC_QOS_FLG_TXOP_TYPE: ?</i></td></tr>
<tr><th id="3614">3614</th><td><i class="doc"> *</i></td></tr>
<tr><th id="3615">3615</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3616">3616</th><td><b>enum</b> <dfn class="type def" id="iwm_mac_qos_flags" title='iwm_mac_qos_flags' data-ref="iwm_mac_qos_flags" data-ref-filename="iwm_mac_qos_flags">iwm_mac_qos_flags</dfn> {</td></tr>
<tr><th id="3617">3617</th><td>	<dfn class="enum" id="IWM_MAC_QOS_FLG_UPDATE_EDCA" title='IWM_MAC_QOS_FLG_UPDATE_EDCA' data-ref="IWM_MAC_QOS_FLG_UPDATE_EDCA" data-ref-filename="IWM_MAC_QOS_FLG_UPDATE_EDCA">IWM_MAC_QOS_FLG_UPDATE_EDCA</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="3618">3618</th><td>	<dfn class="enum" id="IWM_MAC_QOS_FLG_TGN" title='IWM_MAC_QOS_FLG_TGN' data-ref="IWM_MAC_QOS_FLG_TGN" data-ref-filename="IWM_MAC_QOS_FLG_TGN">IWM_MAC_QOS_FLG_TGN</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="3619">3619</th><td>	<dfn class="enum" id="IWM_MAC_QOS_FLG_TXOP_TYPE" title='IWM_MAC_QOS_FLG_TXOP_TYPE' data-ref="IWM_MAC_QOS_FLG_TXOP_TYPE" data-ref-filename="IWM_MAC_QOS_FLG_TXOP_TYPE">IWM_MAC_QOS_FLG_TXOP_TYPE</dfn>	= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="3620">3620</th><td>};</td></tr>
<tr><th id="3621">3621</th><td></td></tr>
<tr><th id="3622">3622</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3623">3623</th><td><i class="doc"> * struct iwm_ac_qos - QOS timing params for IWM_MAC_CONTEXT_CMD</i></td></tr>
<tr><th id="3624">3624</th><td><i class="doc"> *<span class="command"> @cw</span><span class="arg">_min:</span> Contention window, start value in numbers of slots.</i></td></tr>
<tr><th id="3625">3625</th><td><i class="doc"> *	Should be a power-of-2, minus 1.  Device's default is 0x0f.</i></td></tr>
<tr><th id="3626">3626</th><td><i class="doc"> *<span class="command"> @cw</span><span class="arg">_max:</span> Contention window, max value in numbers of slots.</i></td></tr>
<tr><th id="3627">3627</th><td><i class="doc"> *	Should be a power-of-2, minus 1.  Device's default is 0x3f.</i></td></tr>
<tr><th id="3628">3628</th><td><i class="doc"> *<span class="command"> @aifsn</span>:  Number of slots in Arbitration Interframe Space (before</i></td></tr>
<tr><th id="3629">3629</th><td><i class="doc"> *	performing random backoff timing prior to Tx).  Device default 1.</i></td></tr>
<tr><th id="3630">3630</th><td><i class="doc"> *<span class="command"> @fifos</span>_mask: FIFOs used by this MAC for this AC</i></td></tr>
<tr><th id="3631">3631</th><td><i class="doc"> *<span class="command"> @edca</span>_txop:  Length of Tx opportunity, in uSecs.  Device default is 0.</i></td></tr>
<tr><th id="3632">3632</th><td><i class="doc"> *</i></td></tr>
<tr><th id="3633">3633</th><td><i class="doc"> * One instance of this config struct for each of 4 EDCA access categories</i></td></tr>
<tr><th id="3634">3634</th><td><i class="doc"> * in struct iwm_qosparam_cmd.</i></td></tr>
<tr><th id="3635">3635</th><td><i class="doc"> *</i></td></tr>
<tr><th id="3636">3636</th><td><i class="doc"> * Device will automatically increase contention window by (2*CW) + 1 for each</i></td></tr>
<tr><th id="3637">3637</th><td><i class="doc"> * transmission retry.  Device uses cw_max as a bit mask, ANDed with new CW</i></td></tr>
<tr><th id="3638">3638</th><td><i class="doc"> * value, to cap the CW value.</i></td></tr>
<tr><th id="3639">3639</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3640">3640</th><td><b>struct</b> <dfn class="type def" id="iwm_ac_qos" title='iwm_ac_qos' data-ref="iwm_ac_qos" data-ref-filename="iwm_ac_qos">iwm_ac_qos</dfn> {</td></tr>
<tr><th id="3641">3641</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ac_qos::cw_min" title='iwm_ac_qos::cw_min' data-ref="iwm_ac_qos::cw_min" data-ref-filename="iwm_ac_qos..cw_min">cw_min</dfn>;</td></tr>
<tr><th id="3642">3642</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ac_qos::cw_max" title='iwm_ac_qos::cw_max' data-ref="iwm_ac_qos::cw_max" data-ref-filename="iwm_ac_qos..cw_max">cw_max</dfn>;</td></tr>
<tr><th id="3643">3643</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ac_qos::aifsn" title='iwm_ac_qos::aifsn' data-ref="iwm_ac_qos::aifsn" data-ref-filename="iwm_ac_qos..aifsn">aifsn</dfn>;</td></tr>
<tr><th id="3644">3644</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ac_qos::fifos_mask" title='iwm_ac_qos::fifos_mask' data-ref="iwm_ac_qos::fifos_mask" data-ref-filename="iwm_ac_qos..fifos_mask">fifos_mask</dfn>;</td></tr>
<tr><th id="3645">3645</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ac_qos::edca_txop" title='iwm_ac_qos::edca_txop' data-ref="iwm_ac_qos::edca_txop" data-ref-filename="iwm_ac_qos..edca_txop">edca_txop</dfn>;</td></tr>
<tr><th id="3646">3646</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_AC_QOS_API_S_VER_2 */</i></td></tr>
<tr><th id="3647">3647</th><td></td></tr>
<tr><th id="3648">3648</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3649">3649</th><td><i class="doc"> * struct iwm_mac_ctx_cmd - command structure to configure MAC contexts</i></td></tr>
<tr><th id="3650">3650</th><td><i class="doc"> * ( IWM_MAC_CONTEXT_CMD = 0x28 )</i></td></tr>
<tr><th id="3651">3651</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: ID and color of the MAC</i></td></tr>
<tr><th id="3652">3652</th><td><i class="doc"> *<span class="command"> @action</span>: action to perform, one of IWM_FW_CTXT_ACTION_*</i></td></tr>
<tr><th id="3653">3653</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_type: one of IWM_FW_MAC_TYPE_*</span></i></td></tr>
<tr><th id="3654">3654</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @tsf_id: TSF HW timer, one of IWM_TSF_ID_*</span></i></td></tr>
<tr><th id="3655">3655</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @node_addr: MAC address</span></i></td></tr>
<tr><th id="3656">3656</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @bssid_addr: BSSID</span></i></td></tr>
<tr><th id="3657">3657</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @cck_rates: basic rates available for CCK</span></i></td></tr>
<tr><th id="3658">3658</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @ofdm_rates: basic rates available for OFDM</span></i></td></tr>
<tr><th id="3659">3659</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @protection_flags: combination of IWM_MAC_PROT_FLG_FLAG_*</span></i></td></tr>
<tr><th id="3660">3660</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @cck_short_preamble: 0x20 for enabling short preamble, 0 otherwise</span></i></td></tr>
<tr><th id="3661">3661</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @short_slot: 0x10 for enabling short slots, 0 otherwise</span></i></td></tr>
<tr><th id="3662">3662</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @filter_flags: combination of IWM_MAC_FILTER_*</span></i></td></tr>
<tr><th id="3663">3663</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @qos_flags: from IWM_MAC_QOS_FLG_*</span></i></td></tr>
<tr><th id="3664">3664</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @ac: one iwm_mac_qos configuration for each AC</span></i></td></tr>
<tr><th id="3665">3665</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @mac_specific: one of struct iwm_mac_data_*, according to mac_type</span></i></td></tr>
<tr><th id="3666">3666</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="3667">3667</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mac_ctx_cmd" title='iwm_mac_ctx_cmd' data-ref="iwm_mac_ctx_cmd" data-ref-filename="iwm_mac_ctx_cmd">iwm_mac_ctx_cmd</dfn> {</td></tr>
<tr><th id="3668">3668</th><td>	<i>/* COMMON_INDEX_HDR_API_S_VER_1 */</i></td></tr>
<tr><th id="3669">3669</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::id_and_color" title='iwm_mac_ctx_cmd::id_and_color' data-ref="iwm_mac_ctx_cmd::id_and_color" data-ref-filename="iwm_mac_ctx_cmd..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="3670">3670</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::action" title='iwm_mac_ctx_cmd::action' data-ref="iwm_mac_ctx_cmd::action" data-ref-filename="iwm_mac_ctx_cmd..action">action</dfn>;</td></tr>
<tr><th id="3671">3671</th><td>	<i>/* IWM_MAC_CONTEXT_COMMON_DATA_API_S_VER_1 */</i></td></tr>
<tr><th id="3672">3672</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::mac_type" title='iwm_mac_ctx_cmd::mac_type' data-ref="iwm_mac_ctx_cmd::mac_type" data-ref-filename="iwm_mac_ctx_cmd..mac_type">mac_type</dfn>;</td></tr>
<tr><th id="3673">3673</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::tsf_id" title='iwm_mac_ctx_cmd::tsf_id' data-ref="iwm_mac_ctx_cmd::tsf_id" data-ref-filename="iwm_mac_ctx_cmd..tsf_id">tsf_id</dfn>;</td></tr>
<tr><th id="3674">3674</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::node_addr" title='iwm_mac_ctx_cmd::node_addr' data-ref="iwm_mac_ctx_cmd::node_addr" data-ref-filename="iwm_mac_ctx_cmd..node_addr">node_addr</dfn>[<var>6</var>];</td></tr>
<tr><th id="3675">3675</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::reserved_for_node_addr" title='iwm_mac_ctx_cmd::reserved_for_node_addr' data-ref="iwm_mac_ctx_cmd::reserved_for_node_addr" data-ref-filename="iwm_mac_ctx_cmd..reserved_for_node_addr">reserved_for_node_addr</dfn>;</td></tr>
<tr><th id="3676">3676</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::bssid_addr" title='iwm_mac_ctx_cmd::bssid_addr' data-ref="iwm_mac_ctx_cmd::bssid_addr" data-ref-filename="iwm_mac_ctx_cmd..bssid_addr">bssid_addr</dfn>[<var>6</var>];</td></tr>
<tr><th id="3677">3677</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::reserved_for_bssid_addr" title='iwm_mac_ctx_cmd::reserved_for_bssid_addr' data-ref="iwm_mac_ctx_cmd::reserved_for_bssid_addr" data-ref-filename="iwm_mac_ctx_cmd..reserved_for_bssid_addr">reserved_for_bssid_addr</dfn>;</td></tr>
<tr><th id="3678">3678</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::cck_rates" title='iwm_mac_ctx_cmd::cck_rates' data-ref="iwm_mac_ctx_cmd::cck_rates" data-ref-filename="iwm_mac_ctx_cmd..cck_rates">cck_rates</dfn>;</td></tr>
<tr><th id="3679">3679</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::ofdm_rates" title='iwm_mac_ctx_cmd::ofdm_rates' data-ref="iwm_mac_ctx_cmd::ofdm_rates" data-ref-filename="iwm_mac_ctx_cmd..ofdm_rates">ofdm_rates</dfn>;</td></tr>
<tr><th id="3680">3680</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::protection_flags" title='iwm_mac_ctx_cmd::protection_flags' data-ref="iwm_mac_ctx_cmd::protection_flags" data-ref-filename="iwm_mac_ctx_cmd..protection_flags">protection_flags</dfn>;</td></tr>
<tr><th id="3681">3681</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::cck_short_preamble" title='iwm_mac_ctx_cmd::cck_short_preamble' data-ref="iwm_mac_ctx_cmd::cck_short_preamble" data-ref-filename="iwm_mac_ctx_cmd..cck_short_preamble">cck_short_preamble</dfn>;</td></tr>
<tr><th id="3682">3682</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::short_slot" title='iwm_mac_ctx_cmd::short_slot' data-ref="iwm_mac_ctx_cmd::short_slot" data-ref-filename="iwm_mac_ctx_cmd..short_slot">short_slot</dfn>;</td></tr>
<tr><th id="3683">3683</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::filter_flags" title='iwm_mac_ctx_cmd::filter_flags' data-ref="iwm_mac_ctx_cmd::filter_flags" data-ref-filename="iwm_mac_ctx_cmd..filter_flags">filter_flags</dfn>;</td></tr>
<tr><th id="3684">3684</th><td>	<i>/* IWM_MAC_QOS_PARAM_API_S_VER_1 */</i></td></tr>
<tr><th id="3685">3685</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::qos_flags" title='iwm_mac_ctx_cmd::qos_flags' data-ref="iwm_mac_ctx_cmd::qos_flags" data-ref-filename="iwm_mac_ctx_cmd..qos_flags">qos_flags</dfn>;</td></tr>
<tr><th id="3686">3686</th><td>	<b>struct</b> <a class="type" href="#iwm_ac_qos" title='iwm_ac_qos' data-ref="iwm_ac_qos" data-ref-filename="iwm_ac_qos">iwm_ac_qos</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::ac" title='iwm_mac_ctx_cmd::ac' data-ref="iwm_mac_ctx_cmd::ac" data-ref-filename="iwm_mac_ctx_cmd..ac">ac</dfn>[<a class="enum" href="#IWM_AC_NUM" title='IWM_AC_NUM' data-ref="IWM_AC_NUM" data-ref-filename="IWM_AC_NUM">IWM_AC_NUM</a>+<var>1</var>];</td></tr>
<tr><th id="3687">3687</th><td>	<i>/* IWM_MAC_CONTEXT_COMMON_DATA_API_S */</i></td></tr>
<tr><th id="3688">3688</th><td>	<b>union</b> {</td></tr>
<tr><th id="3689">3689</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_ap" title='iwm_mac_data_ap' data-ref="iwm_mac_data_ap" data-ref-filename="iwm_mac_data_ap">iwm_mac_data_ap</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::ap" title='iwm_mac_ctx_cmd::(anonymous union)::ap' data-ref="iwm_mac_ctx_cmd::(anonymous)::ap" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..ap">ap</dfn>;</td></tr>
<tr><th id="3690">3690</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_go" title='iwm_mac_data_go' data-ref="iwm_mac_data_go" data-ref-filename="iwm_mac_data_go">iwm_mac_data_go</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::go" title='iwm_mac_ctx_cmd::(anonymous union)::go' data-ref="iwm_mac_ctx_cmd::(anonymous)::go" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..go">go</dfn>;</td></tr>
<tr><th id="3691">3691</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_sta" title='iwm_mac_data_sta' data-ref="iwm_mac_data_sta" data-ref-filename="iwm_mac_data_sta">iwm_mac_data_sta</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::sta" title='iwm_mac_ctx_cmd::(anonymous union)::sta' data-ref="iwm_mac_ctx_cmd::(anonymous)::sta" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..sta">sta</dfn>;</td></tr>
<tr><th id="3692">3692</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_p2p_sta" title='iwm_mac_data_p2p_sta' data-ref="iwm_mac_data_p2p_sta" data-ref-filename="iwm_mac_data_p2p_sta">iwm_mac_data_p2p_sta</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::p2p_sta" title='iwm_mac_ctx_cmd::(anonymous union)::p2p_sta' data-ref="iwm_mac_ctx_cmd::(anonymous)::p2p_sta" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..p2p_sta">p2p_sta</dfn>;</td></tr>
<tr><th id="3693">3693</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_p2p_dev" title='iwm_mac_data_p2p_dev' data-ref="iwm_mac_data_p2p_dev" data-ref-filename="iwm_mac_data_p2p_dev">iwm_mac_data_p2p_dev</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::p2p_dev" title='iwm_mac_ctx_cmd::(anonymous union)::p2p_dev' data-ref="iwm_mac_ctx_cmd::(anonymous)::p2p_dev" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..p2p_dev">p2p_dev</dfn>;</td></tr>
<tr><th id="3694">3694</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_pibss" title='iwm_mac_data_pibss' data-ref="iwm_mac_data_pibss" data-ref-filename="iwm_mac_data_pibss">iwm_mac_data_pibss</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::pibss" title='iwm_mac_ctx_cmd::(anonymous union)::pibss' data-ref="iwm_mac_ctx_cmd::(anonymous)::pibss" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..pibss">pibss</dfn>;</td></tr>
<tr><th id="3695">3695</th><td>		<b>struct</b> <a class="type" href="#iwm_mac_data_ibss" title='iwm_mac_data_ibss' data-ref="iwm_mac_data_ibss" data-ref-filename="iwm_mac_data_ibss">iwm_mac_data_ibss</a> <dfn class="decl field" id="iwm_mac_ctx_cmd::(anonymous)::ibss" title='iwm_mac_ctx_cmd::(anonymous union)::ibss' data-ref="iwm_mac_ctx_cmd::(anonymous)::ibss" data-ref-filename="iwm_mac_ctx_cmd..(anonymous)..ibss">ibss</dfn>;</td></tr>
<tr><th id="3696">3696</th><td>	};</td></tr>
<tr><th id="3697">3697</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_MAC_CONTEXT_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="3698">3698</th><td></td></tr>
<tr><th id="3699">3699</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl def fn" id="iwm_reciprocal" title='iwm_reciprocal' data-ref="iwm_reciprocal" data-ref-filename="iwm_reciprocal">iwm_reciprocal</dfn>(<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="6v" title='v' data-type='uint32_t' data-ref="6v" data-ref-filename="6v">v</dfn>)</td></tr>
<tr><th id="3700">3700</th><td>{</td></tr>
<tr><th id="3701">3701</th><td>	<b>if</b> (!<a class="local col6 ref" href="#6v" title='v' data-ref="6v" data-ref-filename="6v">v</a>)</td></tr>
<tr><th id="3702">3702</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3703">3703</th><td>	<b>return</b> <var>0xFFFFFFFF</var> / <a class="local col6 ref" href="#6v" title='v' data-ref="6v" data-ref-filename="6v">v</a>;</td></tr>
<tr><th id="3704">3704</th><td>}</td></tr>
<tr><th id="3705">3705</th><td></td></tr>
<tr><th id="3706">3706</th><td><u>#define <dfn class="macro" id="_M/IWM_NONQOS_SEQ_GET" data-ref="_M/IWM_NONQOS_SEQ_GET">IWM_NONQOS_SEQ_GET</dfn>	0x1</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define <dfn class="macro" id="_M/IWM_NONQOS_SEQ_SET" data-ref="_M/IWM_NONQOS_SEQ_SET">IWM_NONQOS_SEQ_SET</dfn>	0x2</u></td></tr>
<tr><th id="3708">3708</th><td><b>struct</b> <dfn class="type def" id="iwm_nonqos_seq_query_cmd" title='iwm_nonqos_seq_query_cmd' data-ref="iwm_nonqos_seq_query_cmd" data-ref-filename="iwm_nonqos_seq_query_cmd">iwm_nonqos_seq_query_cmd</dfn> {</td></tr>
<tr><th id="3709">3709</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_nonqos_seq_query_cmd::get_set_flag" title='iwm_nonqos_seq_query_cmd::get_set_flag' data-ref="iwm_nonqos_seq_query_cmd::get_set_flag" data-ref-filename="iwm_nonqos_seq_query_cmd..get_set_flag">get_set_flag</dfn>;</td></tr>
<tr><th id="3710">3710</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_nonqos_seq_query_cmd::mac_id_n_color" title='iwm_nonqos_seq_query_cmd::mac_id_n_color' data-ref="iwm_nonqos_seq_query_cmd::mac_id_n_color" data-ref-filename="iwm_nonqos_seq_query_cmd..mac_id_n_color">mac_id_n_color</dfn>;</td></tr>
<tr><th id="3711">3711</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nonqos_seq_query_cmd::value" title='iwm_nonqos_seq_query_cmd::value' data-ref="iwm_nonqos_seq_query_cmd::value" data-ref-filename="iwm_nonqos_seq_query_cmd..value">value</dfn>;</td></tr>
<tr><th id="3712">3712</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_nonqos_seq_query_cmd::reserved" title='iwm_nonqos_seq_query_cmd::reserved' data-ref="iwm_nonqos_seq_query_cmd::reserved" data-ref-filename="iwm_nonqos_seq_query_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="3713">3713</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_NON_QOS_TX_COUNTER_GET_SET_API_S_VER_1 */</i></td></tr>
<tr><th id="3714">3714</th><td></td></tr>
<tr><th id="3715">3715</th><td><i>/* Power Management Commands, Responses, Notifications */</i></td></tr>
<tr><th id="3716">3716</th><td></td></tr>
<tr><th id="3717">3717</th><td><i>/* Radio LP RX Energy Threshold measured in dBm */</i></td></tr>
<tr><th id="3718">3718</th><td><u>#define <dfn class="macro" id="_M/IWM_POWER_LPRX_RSSI_THRESHOLD" data-ref="_M/IWM_POWER_LPRX_RSSI_THRESHOLD">IWM_POWER_LPRX_RSSI_THRESHOLD</dfn>	75</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define <dfn class="macro" id="_M/IWM_POWER_LPRX_RSSI_THRESHOLD_MAX" data-ref="_M/IWM_POWER_LPRX_RSSI_THRESHOLD_MAX">IWM_POWER_LPRX_RSSI_THRESHOLD_MAX</dfn>	94</u></td></tr>
<tr><th id="3720">3720</th><td><u>#define <dfn class="macro" id="_M/IWM_POWER_LPRX_RSSI_THRESHOLD_MIN" data-ref="_M/IWM_POWER_LPRX_RSSI_THRESHOLD_MIN">IWM_POWER_LPRX_RSSI_THRESHOLD_MIN</dfn>	30</u></td></tr>
<tr><th id="3721">3721</th><td></td></tr>
<tr><th id="3722">3722</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3723">3723</th><td><i class="doc"> * enum iwm_scan_flags - masks for iwm_mac_power_cmd command flags</i></td></tr>
<tr><th id="3724">3724</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_POWER_SAVE_ENA_MSK: '1' Allow to save power by turning off</i></td></tr>
<tr><th id="3725">3725</th><td><i class="doc"> *		receiver and transmitter. '0' - does not allow.</i></td></tr>
<tr><th id="3726">3726</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK: '0' Driver disables power management,</i></td></tr>
<tr><th id="3727">3727</th><td><i class="doc"> *		'1' Driver enables PM (use rest of parameters)</i></td></tr>
<tr><th id="3728">3728</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_SKIP_OVER_DTIM_MSK: '0' PM have to walk up every DTIM,</i></td></tr>
<tr><th id="3729">3729</th><td><i class="doc"> *		'1' PM could sleep over DTIM till listen Interval.</i></td></tr>
<tr><th id="3730">3730</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_SNOOZE_ENA_MSK: Enable snoozing only if uAPSD is enabled and all</i></td></tr>
<tr><th id="3731">3731</th><td><i class="doc"> *		access categories are both delivery and trigger enabled.</i></td></tr>
<tr><th id="3732">3732</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_BT_SCO_ENA: Enable BT SCO coex only if uAPSD and</i></td></tr>
<tr><th id="3733">3733</th><td><i class="doc"> *		PBW Snoozing enabled</i></td></tr>
<tr><th id="3734">3734</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_ADVANCE_PM_ENA_MSK: Advanced PM (uAPSD) enable mask</i></td></tr>
<tr><th id="3735">3735</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_LPRX_ENA_MSK: Low Power RX enable.</i></td></tr>
<tr><th id="3736">3736</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_FLAGS_AP_UAPSD_MISBEHAVING_ENA_MSK: AP/GO's uAPSD misbehaving</i></td></tr>
<tr><th id="3737">3737</th><td><i class="doc"> *		detection enablement</i></td></tr>
<tr><th id="3738">3738</th><td><i class="doc">*/</i></td></tr>
<tr><th id="3739">3739</th><td><b>enum</b> <dfn class="type def" id="iwm_power_flags" title='iwm_power_flags' data-ref="iwm_power_flags" data-ref-filename="iwm_power_flags">iwm_power_flags</dfn> {</td></tr>
<tr><th id="3740">3740</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_POWER_SAVE_ENA_MSK" title='IWM_POWER_FLAGS_POWER_SAVE_ENA_MSK' data-ref="IWM_POWER_FLAGS_POWER_SAVE_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_POWER_SAVE_ENA_MSK">IWM_POWER_FLAGS_POWER_SAVE_ENA_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="3741">3741</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK" title='IWM_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK' data-ref="IWM_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK">IWM_POWER_FLAGS_POWER_MANAGEMENT_ENA_MSK</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="3742">3742</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_SKIP_OVER_DTIM_MSK" title='IWM_POWER_FLAGS_SKIP_OVER_DTIM_MSK' data-ref="IWM_POWER_FLAGS_SKIP_OVER_DTIM_MSK" data-ref-filename="IWM_POWER_FLAGS_SKIP_OVER_DTIM_MSK">IWM_POWER_FLAGS_SKIP_OVER_DTIM_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="3743">3743</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_SNOOZE_ENA_MSK" title='IWM_POWER_FLAGS_SNOOZE_ENA_MSK' data-ref="IWM_POWER_FLAGS_SNOOZE_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_SNOOZE_ENA_MSK">IWM_POWER_FLAGS_SNOOZE_ENA_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="3744">3744</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_BT_SCO_ENA" title='IWM_POWER_FLAGS_BT_SCO_ENA' data-ref="IWM_POWER_FLAGS_BT_SCO_ENA" data-ref-filename="IWM_POWER_FLAGS_BT_SCO_ENA">IWM_POWER_FLAGS_BT_SCO_ENA</dfn>			= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="3745">3745</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_ADVANCE_PM_ENA_MSK" title='IWM_POWER_FLAGS_ADVANCE_PM_ENA_MSK' data-ref="IWM_POWER_FLAGS_ADVANCE_PM_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_ADVANCE_PM_ENA_MSK">IWM_POWER_FLAGS_ADVANCE_PM_ENA_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="3746">3746</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_LPRX_ENA_MSK" title='IWM_POWER_FLAGS_LPRX_ENA_MSK' data-ref="IWM_POWER_FLAGS_LPRX_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_LPRX_ENA_MSK">IWM_POWER_FLAGS_LPRX_ENA_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="3747">3747</th><td>	<dfn class="enum" id="IWM_POWER_FLAGS_UAPSD_MISBEHAVING_ENA_MSK" title='IWM_POWER_FLAGS_UAPSD_MISBEHAVING_ENA_MSK' data-ref="IWM_POWER_FLAGS_UAPSD_MISBEHAVING_ENA_MSK" data-ref-filename="IWM_POWER_FLAGS_UAPSD_MISBEHAVING_ENA_MSK">IWM_POWER_FLAGS_UAPSD_MISBEHAVING_ENA_MSK</dfn>	= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="3748">3748</th><td>};</td></tr>
<tr><th id="3749">3749</th><td></td></tr>
<tr><th id="3750">3750</th><td><u>#define <dfn class="macro" id="_M/IWM_POWER_VEC_SIZE" data-ref="_M/IWM_POWER_VEC_SIZE">IWM_POWER_VEC_SIZE</dfn> 5</u></td></tr>
<tr><th id="3751">3751</th><td></td></tr>
<tr><th id="3752">3752</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3753">3753</th><td><i class="doc"> * enum iwm_device_power_flags - masks for device power command flags</i></td></tr>
<tr><th id="3754">3754</th><td><i class="doc"> *<span class="command"> @IWM</span>_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK:</i></td></tr>
<tr><th id="3755">3755</th><td><i class="doc"> *   '1' Allow to save power by turning off receiver and transmitter.</i></td></tr>
<tr><th id="3756">3756</th><td><i class="doc"> *   '0' Do not allow. This flag should be always set to '1' unless</i></td></tr>
<tr><th id="3757">3757</th><td><i class="doc"> *       one needs to disable actual power down for debug purposes.</i></td></tr>
<tr><th id="3758">3758</th><td><i class="doc"> *<span class="command"> @IWM</span>_DEVICE_POWER_FLAGS_CAM_MSK:</i></td></tr>
<tr><th id="3759">3759</th><td><i class="doc"> *   '1' CAM (Continuous Active Mode) is set, power management is disabled.</i></td></tr>
<tr><th id="3760">3760</th><td><i class="doc"> *   '0' Power management is enabled, one of the power schemes is applied.</i></td></tr>
<tr><th id="3761">3761</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3762">3762</th><td><b>enum</b> <dfn class="type def" id="iwm_device_power_flags" title='iwm_device_power_flags' data-ref="iwm_device_power_flags" data-ref-filename="iwm_device_power_flags">iwm_device_power_flags</dfn> {</td></tr>
<tr><th id="3763">3763</th><td>	<dfn class="enum" id="IWM_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK" title='IWM_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK' data-ref="IWM_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK" data-ref-filename="IWM_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK">IWM_DEVICE_POWER_FLAGS_POWER_SAVE_ENA_MSK</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="3764">3764</th><td>	<dfn class="enum" id="IWM_DEVICE_POWER_FLAGS_CAM_MSK" title='IWM_DEVICE_POWER_FLAGS_CAM_MSK' data-ref="IWM_DEVICE_POWER_FLAGS_CAM_MSK" data-ref-filename="IWM_DEVICE_POWER_FLAGS_CAM_MSK">IWM_DEVICE_POWER_FLAGS_CAM_MSK</dfn>		= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="3765">3765</th><td>};</td></tr>
<tr><th id="3766">3766</th><td></td></tr>
<tr><th id="3767">3767</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3768">3768</th><td><i class="doc"> * struct iwm_device_power_cmd - device wide power command.</i></td></tr>
<tr><th id="3769">3769</th><td><i class="doc"> * IWM_POWER_TABLE_CMD = 0x77 (command, has simple generic response)</i></td></tr>
<tr><th id="3770">3770</th><td><i class="doc"> *</i></td></tr>
<tr><th id="3771">3771</th><td><i class="doc"> *<span class="command"> @flags</span>:	Power table command flags from IWM_DEVICE_POWER_FLAGS_*</i></td></tr>
<tr><th id="3772">3772</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3773">3773</th><td><b>struct</b> <dfn class="type def" id="iwm_device_power_cmd" title='iwm_device_power_cmd' data-ref="iwm_device_power_cmd" data-ref-filename="iwm_device_power_cmd">iwm_device_power_cmd</dfn> {</td></tr>
<tr><th id="3774">3774</th><td>	<i>/* PM_POWER_TABLE_CMD_API_S_VER_6 */</i></td></tr>
<tr><th id="3775">3775</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_device_power_cmd::flags" title='iwm_device_power_cmd::flags' data-ref="iwm_device_power_cmd::flags" data-ref-filename="iwm_device_power_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="3776">3776</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_device_power_cmd::reserved" title='iwm_device_power_cmd::reserved' data-ref="iwm_device_power_cmd::reserved" data-ref-filename="iwm_device_power_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="3777">3777</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="3778">3778</th><td></td></tr>
<tr><th id="3779">3779</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3780">3780</th><td><i class="doc"> * struct iwm_mac_power_cmd - New power command containing uAPSD support</i></td></tr>
<tr><th id="3781">3781</th><td><i class="doc"> * IWM_MAC_PM_POWER_TABLE = 0xA9 (command, has simple generic response)</i></td></tr>
<tr><th id="3782">3782</th><td><i class="doc"> *<span class="command"> @id</span>_and_color:	MAC contex identifier</i></td></tr>
<tr><th id="3783">3783</th><td><i class="doc"> *<span class="command"> @flags</span>:		Power table command flags from POWER_FLAGS_*</i></td></tr>
<tr><th id="3784">3784</th><td><i class="doc"> *<span class="command"> @keep</span>_alive_seconds:	Keep alive period in seconds. Default - 25 sec.</i></td></tr>
<tr><th id="3785">3785</th><td><i class="doc"> *			Minimum allowed:- 3 * DTIM. Keep alive period must be</i></td></tr>
<tr><th id="3786">3786</th><td><i class="doc"> *			set regardless of power scheme or current power state.</i></td></tr>
<tr><th id="3787">3787</th><td><i class="doc"> *			FW use this value also when PM is disabled.</i></td></tr>
<tr><th id="3788">3788</th><td><i class="doc"> *<span class="command"> @rx</span>_data_timeout:    Minimum time (usec) from last Rx packet for AM to</i></td></tr>
<tr><th id="3789">3789</th><td><i class="doc"> *			PSM transition - legacy PM</i></td></tr>
<tr><th id="3790">3790</th><td><i class="doc"> *<span class="command"> @tx</span>_data_timeout:    Minimum time (usec) from last Tx packet for AM to</i></td></tr>
<tr><th id="3791">3791</th><td><i class="doc"> *			PSM transition - legacy PM</i></td></tr>
<tr><th id="3792">3792</th><td><i class="doc"> *<span class="command"> @sleep</span>_interval:	not in use</i></td></tr>
<tr><th id="3793">3793</th><td><i class="doc"> *<span class="command"> @skip</span>_dtim_periods:	Number of DTIM periods to skip if Skip over DTIM flag</i></td></tr>
<tr><th id="3794">3794</th><td><i class="doc"> *			is set. For example, if it is required to skip over</i></td></tr>
<tr><th id="3795">3795</th><td><i class="doc"> *			one DTIM, this value need to be set to 2 (DTIM periods).</i></td></tr>
<tr><th id="3796">3796</th><td><i class="doc"> *<span class="command"> @rx</span>_data_timeout_uapsd: Minimum time (usec) from last Rx packet for AM to</i></td></tr>
<tr><th id="3797">3797</th><td><i class="doc"> *			PSM transition - uAPSD</i></td></tr>
<tr><th id="3798">3798</th><td><i class="doc"> *<span class="command"> @tx</span>_data_timeout_uapsd: Minimum time (usec) from last Tx packet for AM to</i></td></tr>
<tr><th id="3799">3799</th><td><i class="doc"> *			PSM transition - uAPSD</i></td></tr>
<tr><th id="3800">3800</th><td><i class="doc"> *<span class="command"> @lprx</span>_rssi_threshold: Signal strength up to which LP RX can be enabled.</i></td></tr>
<tr><th id="3801">3801</th><td><i class="doc"> *			Default: 80dbm</i></td></tr>
<tr><th id="3802">3802</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">skip_dtim:	Number of DTIMs to skip if Skip over DTIM flag is set</span></i></td></tr>
<tr><th id="3803">3803</th><td><i class="doc"> *<span class="command"> @snooze</span>_interval:	Maximum time between attempts to retrieve buffered data</i></td></tr>
<tr><th id="3804">3804</th><td><i class="doc"> *			from the AP [msec]</i></td></tr>
<tr><th id="3805">3805</th><td><i class="doc"> *<span class="command"> @snooze</span>_window:	A window of time in which PBW snoozing insures that all</i></td></tr>
<tr><th id="3806">3806</th><td><i class="doc"> *			packets received. It is also the minimum time from last</i></td></tr>
<tr><th id="3807">3807</th><td><i class="doc"> *			received unicast RX packet, before client stops snoozing</i></td></tr>
<tr><th id="3808">3808</th><td><i class="doc"> *			for data. [msec]</i></td></tr>
<tr><th id="3809">3809</th><td><i class="doc"> *<span class="command"> @snooze</span>_step:	TBD</i></td></tr>
<tr><th id="3810">3810</th><td><i class="doc"> *<span class="command"> @qndp</span>_tid:		TID client shall use for uAPSD QNDP triggers</i></td></tr>
<tr><th id="3811">3811</th><td><i class="doc"> *<span class="command"> @uapsd</span>_ac_flags:	Set trigger-enabled and delivery-enabled indication for</i></td></tr>
<tr><th id="3812">3812</th><td><i class="doc"> *			each corresponding AC.</i></td></tr>
<tr><th id="3813">3813</th><td><i class="doc"> *			Use IEEE80211_WMM_IE_STA_QOSINFO_AC* for correct values.</i></td></tr>
<tr><th id="3814">3814</th><td><i class="doc"> *<span class="command"> @uapsd</span>_max_sp:	Use IEEE80211_WMM_IE_STA_QOSINFO_SP_* for correct</i></td></tr>
<tr><th id="3815">3815</th><td><i class="doc"> *			values.</i></td></tr>
<tr><th id="3816">3816</th><td><i class="doc"> *<span class="command"> @heavy</span>_tx_thld_packets:	TX threshold measured in number of packets</i></td></tr>
<tr><th id="3817">3817</th><td><i class="doc"> *<span class="command"> @heavy</span>_rx_thld_packets:	RX threshold measured in number of packets</i></td></tr>
<tr><th id="3818">3818</th><td><i class="doc"> *<span class="command"> @heavy</span>_tx_thld_percentage:	TX threshold measured in load's percentage</i></td></tr>
<tr><th id="3819">3819</th><td><i class="doc"> *<span class="command"> @heavy</span>_rx_thld_percentage:	RX threshold measured in load's percentage</i></td></tr>
<tr><th id="3820">3820</th><td><i class="doc"> *<span class="command"> @limited</span>_ps_threshold:</i></td></tr>
<tr><th id="3821">3821</th><td><i class="doc">*/</i></td></tr>
<tr><th id="3822">3822</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_power_cmd" title='iwm_mac_power_cmd' data-ref="iwm_mac_power_cmd" data-ref-filename="iwm_mac_power_cmd">iwm_mac_power_cmd</dfn> {</td></tr>
<tr><th id="3823">3823</th><td>	<i>/* CONTEXT_DESC_API_T_VER_1 */</i></td></tr>
<tr><th id="3824">3824</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::id_and_color" title='iwm_mac_power_cmd::id_and_color' data-ref="iwm_mac_power_cmd::id_and_color" data-ref-filename="iwm_mac_power_cmd..id_and_color">id_and_color</dfn>;</td></tr>
<tr><th id="3825">3825</th><td></td></tr>
<tr><th id="3826">3826</th><td>	<i>/* CLIENT_PM_POWER_TABLE_S_VER_1 */</i></td></tr>
<tr><th id="3827">3827</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::flags" title='iwm_mac_power_cmd::flags' data-ref="iwm_mac_power_cmd::flags" data-ref-filename="iwm_mac_power_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="3828">3828</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::keep_alive_seconds" title='iwm_mac_power_cmd::keep_alive_seconds' data-ref="iwm_mac_power_cmd::keep_alive_seconds" data-ref-filename="iwm_mac_power_cmd..keep_alive_seconds">keep_alive_seconds</dfn>;</td></tr>
<tr><th id="3829">3829</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::rx_data_timeout" title='iwm_mac_power_cmd::rx_data_timeout' data-ref="iwm_mac_power_cmd::rx_data_timeout" data-ref-filename="iwm_mac_power_cmd..rx_data_timeout">rx_data_timeout</dfn>;</td></tr>
<tr><th id="3830">3830</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::tx_data_timeout" title='iwm_mac_power_cmd::tx_data_timeout' data-ref="iwm_mac_power_cmd::tx_data_timeout" data-ref-filename="iwm_mac_power_cmd..tx_data_timeout">tx_data_timeout</dfn>;</td></tr>
<tr><th id="3831">3831</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::rx_data_timeout_uapsd" title='iwm_mac_power_cmd::rx_data_timeout_uapsd' data-ref="iwm_mac_power_cmd::rx_data_timeout_uapsd" data-ref-filename="iwm_mac_power_cmd..rx_data_timeout_uapsd">rx_data_timeout_uapsd</dfn>;</td></tr>
<tr><th id="3832">3832</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::tx_data_timeout_uapsd" title='iwm_mac_power_cmd::tx_data_timeout_uapsd' data-ref="iwm_mac_power_cmd::tx_data_timeout_uapsd" data-ref-filename="iwm_mac_power_cmd..tx_data_timeout_uapsd">tx_data_timeout_uapsd</dfn>;</td></tr>
<tr><th id="3833">3833</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::lprx_rssi_threshold" title='iwm_mac_power_cmd::lprx_rssi_threshold' data-ref="iwm_mac_power_cmd::lprx_rssi_threshold" data-ref-filename="iwm_mac_power_cmd..lprx_rssi_threshold">lprx_rssi_threshold</dfn>;</td></tr>
<tr><th id="3834">3834</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::skip_dtim_periods" title='iwm_mac_power_cmd::skip_dtim_periods' data-ref="iwm_mac_power_cmd::skip_dtim_periods" data-ref-filename="iwm_mac_power_cmd..skip_dtim_periods">skip_dtim_periods</dfn>;</td></tr>
<tr><th id="3835">3835</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::snooze_interval" title='iwm_mac_power_cmd::snooze_interval' data-ref="iwm_mac_power_cmd::snooze_interval" data-ref-filename="iwm_mac_power_cmd..snooze_interval">snooze_interval</dfn>;</td></tr>
<tr><th id="3836">3836</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::snooze_window" title='iwm_mac_power_cmd::snooze_window' data-ref="iwm_mac_power_cmd::snooze_window" data-ref-filename="iwm_mac_power_cmd..snooze_window">snooze_window</dfn>;</td></tr>
<tr><th id="3837">3837</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::snooze_step" title='iwm_mac_power_cmd::snooze_step' data-ref="iwm_mac_power_cmd::snooze_step" data-ref-filename="iwm_mac_power_cmd..snooze_step">snooze_step</dfn>;</td></tr>
<tr><th id="3838">3838</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::qndp_tid" title='iwm_mac_power_cmd::qndp_tid' data-ref="iwm_mac_power_cmd::qndp_tid" data-ref-filename="iwm_mac_power_cmd..qndp_tid">qndp_tid</dfn>;</td></tr>
<tr><th id="3839">3839</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::uapsd_ac_flags" title='iwm_mac_power_cmd::uapsd_ac_flags' data-ref="iwm_mac_power_cmd::uapsd_ac_flags" data-ref-filename="iwm_mac_power_cmd..uapsd_ac_flags">uapsd_ac_flags</dfn>;</td></tr>
<tr><th id="3840">3840</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::uapsd_max_sp" title='iwm_mac_power_cmd::uapsd_max_sp' data-ref="iwm_mac_power_cmd::uapsd_max_sp" data-ref-filename="iwm_mac_power_cmd..uapsd_max_sp">uapsd_max_sp</dfn>;</td></tr>
<tr><th id="3841">3841</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::heavy_tx_thld_packets" title='iwm_mac_power_cmd::heavy_tx_thld_packets' data-ref="iwm_mac_power_cmd::heavy_tx_thld_packets" data-ref-filename="iwm_mac_power_cmd..heavy_tx_thld_packets">heavy_tx_thld_packets</dfn>;</td></tr>
<tr><th id="3842">3842</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::heavy_rx_thld_packets" title='iwm_mac_power_cmd::heavy_rx_thld_packets' data-ref="iwm_mac_power_cmd::heavy_rx_thld_packets" data-ref-filename="iwm_mac_power_cmd..heavy_rx_thld_packets">heavy_rx_thld_packets</dfn>;</td></tr>
<tr><th id="3843">3843</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::heavy_tx_thld_percentage" title='iwm_mac_power_cmd::heavy_tx_thld_percentage' data-ref="iwm_mac_power_cmd::heavy_tx_thld_percentage" data-ref-filename="iwm_mac_power_cmd..heavy_tx_thld_percentage">heavy_tx_thld_percentage</dfn>;</td></tr>
<tr><th id="3844">3844</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::heavy_rx_thld_percentage" title='iwm_mac_power_cmd::heavy_rx_thld_percentage' data-ref="iwm_mac_power_cmd::heavy_rx_thld_percentage" data-ref-filename="iwm_mac_power_cmd..heavy_rx_thld_percentage">heavy_rx_thld_percentage</dfn>;</td></tr>
<tr><th id="3845">3845</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::limited_ps_threshold" title='iwm_mac_power_cmd::limited_ps_threshold' data-ref="iwm_mac_power_cmd::limited_ps_threshold" data-ref-filename="iwm_mac_power_cmd..limited_ps_threshold">limited_ps_threshold</dfn>;</td></tr>
<tr><th id="3846">3846</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mac_power_cmd::reserved" title='iwm_mac_power_cmd::reserved' data-ref="iwm_mac_power_cmd::reserved" data-ref-filename="iwm_mac_power_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="3847">3847</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="3848">3848</th><td></td></tr>
<tr><th id="3849">3849</th><td><u>#define <dfn class="macro" id="_M/IWM_DEFAULT_PS_TX_DATA_TIMEOUT" data-ref="_M/IWM_DEFAULT_PS_TX_DATA_TIMEOUT">IWM_DEFAULT_PS_TX_DATA_TIMEOUT</dfn>      (100 * 1000)</u></td></tr>
<tr><th id="3850">3850</th><td><u>#define <dfn class="macro" id="_M/IWM_DEFAULT_PS_RX_DATA_TIMEOUT" data-ref="_M/IWM_DEFAULT_PS_RX_DATA_TIMEOUT">IWM_DEFAULT_PS_RX_DATA_TIMEOUT</dfn>      (100 * 1000)</u></td></tr>
<tr><th id="3851">3851</th><td></td></tr>
<tr><th id="3852">3852</th><td><i>/*</i></td></tr>
<tr><th id="3853">3853</th><td><i> * struct iwm_uapsd_misbehaving_ap_notif - FW sends this notification when</i></td></tr>
<tr><th id="3854">3854</th><td><i> * associated AP is identified as improperly implementing uAPSD protocol.</i></td></tr>
<tr><th id="3855">3855</th><td><i> * IWM_PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78</i></td></tr>
<tr><th id="3856">3856</th><td><i> * @sta_id: index of station in uCode's station table - associated AP ID in</i></td></tr>
<tr><th id="3857">3857</th><td><i> *	    this context.</i></td></tr>
<tr><th id="3858">3858</th><td><i> */</i></td></tr>
<tr><th id="3859">3859</th><td><b>struct</b> <dfn class="type def" id="iwm_uapsd_misbehaving_ap_notif" title='iwm_uapsd_misbehaving_ap_notif' data-ref="iwm_uapsd_misbehaving_ap_notif" data-ref-filename="iwm_uapsd_misbehaving_ap_notif">iwm_uapsd_misbehaving_ap_notif</dfn> {</td></tr>
<tr><th id="3860">3860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_uapsd_misbehaving_ap_notif::sta_id" title='iwm_uapsd_misbehaving_ap_notif::sta_id' data-ref="iwm_uapsd_misbehaving_ap_notif::sta_id" data-ref-filename="iwm_uapsd_misbehaving_ap_notif..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="3861">3861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_uapsd_misbehaving_ap_notif::mac_id" title='iwm_uapsd_misbehaving_ap_notif::mac_id' data-ref="iwm_uapsd_misbehaving_ap_notif::mac_id" data-ref-filename="iwm_uapsd_misbehaving_ap_notif..mac_id">mac_id</dfn>;</td></tr>
<tr><th id="3862">3862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_uapsd_misbehaving_ap_notif::reserved" title='iwm_uapsd_misbehaving_ap_notif::reserved' data-ref="iwm_uapsd_misbehaving_ap_notif::reserved" data-ref-filename="iwm_uapsd_misbehaving_ap_notif..reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="3863">3863</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="3864">3864</th><td></td></tr>
<tr><th id="3865">3865</th><td><i class="doc">/**</i></td></tr>
<tr><th id="3866">3866</th><td><i class="doc"> * struct iwm_beacon_filter_cmd</i></td></tr>
<tr><th id="3867">3867</th><td><i class="doc"> * IWM_REPLY_BEACON_FILTERING_CMD = 0xd2 (command)</i></td></tr>
<tr><th id="3868">3868</th><td><i class="doc"> *<span class="command"> @id</span>_and_color: MAC contex identifier</i></td></tr>
<tr><th id="3869">3869</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_energy_delta:</span> Used for RSSI filtering, if in 'normal' state. Send beacon</i></td></tr>
<tr><th id="3870">3870</th><td><i class="doc"> *      to driver if delta in Energy values calculated for this and last</i></td></tr>
<tr><th id="3871">3871</th><td><i class="doc"> *      passed beacon is greater than this threshold. Zero value means that</i></td></tr>
<tr><th id="3872">3872</th><td><i class="doc"> *      the Energy change is ignored for beacon filtering, and beacon will</i></td></tr>
<tr><th id="3873">3873</th><td><i class="doc"> *      not be forced to be sent to driver regardless of this delta. Typical</i></td></tr>
<tr><th id="3874">3874</th><td><i class="doc"> *      energy delta 5dB.</i></td></tr>
<tr><th id="3875">3875</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_roaming_energy_delta:</span> Used for RSSI filtering, if in 'roaming' state.</i></td></tr>
<tr><th id="3876">3876</th><td><i class="doc"> *      Send beacon to driver if delta in Energy values calculated for this</i></td></tr>
<tr><th id="3877">3877</th><td><i class="doc"> *      and last passed beacon is greater than this threshold. Zero value</i></td></tr>
<tr><th id="3878">3878</th><td><i class="doc"> *      means that the Energy change is ignored for beacon filtering while in</i></td></tr>
<tr><th id="3879">3879</th><td><i class="doc"> *      Roaming state, typical energy delta 1dB.</i></td></tr>
<tr><th id="3880">3880</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_roaming_state:</span> Used for RSSI filtering. If absolute Energy values</i></td></tr>
<tr><th id="3881">3881</th><td><i class="doc"> *      calculated for current beacon is less than the threshold, use</i></td></tr>
<tr><th id="3882">3882</th><td><i class="doc"> *      Roaming Energy Delta Threshold, otherwise use normal Energy Delta</i></td></tr>
<tr><th id="3883">3883</th><td><i class="doc"> *      Threshold. Typical energy threshold is -72dBm.</i></td></tr>
<tr><th id="3884">3884</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_temp_threshold:</span> This threshold determines the type of temperature</i></td></tr>
<tr><th id="3885">3885</th><td><i class="doc"> *	filtering (Slow or Fast) that is selected (Units are in Celsuis):</i></td></tr>
<tr><th id="3886">3886</th><td><i class="doc"> *      If the current temperature is above this threshold - Fast filter</i></td></tr>
<tr><th id="3887">3887</th><td><i class="doc"> *	will be used, If the current temperature is below this threshold -</i></td></tr>
<tr><th id="3888">3888</th><td><i class="doc"> *	Slow filter will be used.</i></td></tr>
<tr><th id="3889">3889</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_temp_fast_filter:</span> Send Beacon to driver if delta in temperature values</i></td></tr>
<tr><th id="3890">3890</th><td><i class="doc"> *      calculated for this and the last passed beacon is greater than this</i></td></tr>
<tr><th id="3891">3891</th><td><i class="doc"> *      threshold. Zero value means that the temperature change is ignored for</i></td></tr>
<tr><th id="3892">3892</th><td><i class="doc"> *      beacon filtering; beacons will not be  forced to be sent to driver</i></td></tr>
<tr><th id="3893">3893</th><td><i class="doc"> *      regardless of whether its temerature has been changed.</i></td></tr>
<tr><th id="3894">3894</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_temp_slow_filter:</span> Send Beacon to driver if delta in temperature values</i></td></tr>
<tr><th id="3895">3895</th><td><i class="doc"> *      calculated for this and the last passed beacon is greater than this</i></td></tr>
<tr><th id="3896">3896</th><td><i class="doc"> *      threshold. Zero value means that the temperature change is ignored for</i></td></tr>
<tr><th id="3897">3897</th><td><i class="doc"> *      beacon filtering; beacons will not be forced to be sent to driver</i></td></tr>
<tr><th id="3898">3898</th><td><i class="doc"> *      regardless of whether its temerature has been changed.</i></td></tr>
<tr><th id="3899">3899</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_enable_beacon_filter:</span> 1, beacon filtering is enabled; 0, disabled.</i></td></tr>
<tr><th id="3900">3900</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_escape_timer:</span> Send beacons to driver if no beacons were passed</i></td></tr>
<tr><th id="3901">3901</th><td><i class="doc"> *      for a specific period of time. Units: Beacons.</i></td></tr>
<tr><th id="3902">3902</th><td><i class="doc"> *<span class="command"> @ba</span>_escape_timer: Fully receive and parse beacon if no beacons were passed</i></td></tr>
<tr><th id="3903">3903</th><td><i class="doc"> *      for a longer period of time then this escape-timeout. Units: Beacons.</i></td></tr>
<tr><th id="3904">3904</th><td><i class="doc"> *<span class="command"> @ba</span>_enable_beacon_abort: 1, beacon abort is enabled; 0, disabled.</i></td></tr>
<tr><th id="3905">3905</th><td><i class="doc"> */</i></td></tr>
<tr><th id="3906">3906</th><td><b>struct</b> <dfn class="type def" id="iwm_beacon_filter_cmd" title='iwm_beacon_filter_cmd' data-ref="iwm_beacon_filter_cmd" data-ref-filename="iwm_beacon_filter_cmd">iwm_beacon_filter_cmd</dfn> {</td></tr>
<tr><th id="3907">3907</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_energy_delta" title='iwm_beacon_filter_cmd::bf_energy_delta' data-ref="iwm_beacon_filter_cmd::bf_energy_delta" data-ref-filename="iwm_beacon_filter_cmd..bf_energy_delta">bf_energy_delta</dfn>;</td></tr>
<tr><th id="3908">3908</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_roaming_energy_delta" title='iwm_beacon_filter_cmd::bf_roaming_energy_delta' data-ref="iwm_beacon_filter_cmd::bf_roaming_energy_delta" data-ref-filename="iwm_beacon_filter_cmd..bf_roaming_energy_delta">bf_roaming_energy_delta</dfn>;</td></tr>
<tr><th id="3909">3909</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_roaming_state" title='iwm_beacon_filter_cmd::bf_roaming_state' data-ref="iwm_beacon_filter_cmd::bf_roaming_state" data-ref-filename="iwm_beacon_filter_cmd..bf_roaming_state">bf_roaming_state</dfn>;</td></tr>
<tr><th id="3910">3910</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_temp_threshold" title='iwm_beacon_filter_cmd::bf_temp_threshold' data-ref="iwm_beacon_filter_cmd::bf_temp_threshold" data-ref-filename="iwm_beacon_filter_cmd..bf_temp_threshold">bf_temp_threshold</dfn>;</td></tr>
<tr><th id="3911">3911</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_temp_fast_filter" title='iwm_beacon_filter_cmd::bf_temp_fast_filter' data-ref="iwm_beacon_filter_cmd::bf_temp_fast_filter" data-ref-filename="iwm_beacon_filter_cmd..bf_temp_fast_filter">bf_temp_fast_filter</dfn>;</td></tr>
<tr><th id="3912">3912</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_temp_slow_filter" title='iwm_beacon_filter_cmd::bf_temp_slow_filter' data-ref="iwm_beacon_filter_cmd::bf_temp_slow_filter" data-ref-filename="iwm_beacon_filter_cmd..bf_temp_slow_filter">bf_temp_slow_filter</dfn>;</td></tr>
<tr><th id="3913">3913</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_enable_beacon_filter" title='iwm_beacon_filter_cmd::bf_enable_beacon_filter' data-ref="iwm_beacon_filter_cmd::bf_enable_beacon_filter" data-ref-filename="iwm_beacon_filter_cmd..bf_enable_beacon_filter">bf_enable_beacon_filter</dfn>;</td></tr>
<tr><th id="3914">3914</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_debug_flag" title='iwm_beacon_filter_cmd::bf_debug_flag' data-ref="iwm_beacon_filter_cmd::bf_debug_flag" data-ref-filename="iwm_beacon_filter_cmd..bf_debug_flag">bf_debug_flag</dfn>;</td></tr>
<tr><th id="3915">3915</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::bf_escape_timer" title='iwm_beacon_filter_cmd::bf_escape_timer' data-ref="iwm_beacon_filter_cmd::bf_escape_timer" data-ref-filename="iwm_beacon_filter_cmd..bf_escape_timer">bf_escape_timer</dfn>;</td></tr>
<tr><th id="3916">3916</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::ba_escape_timer" title='iwm_beacon_filter_cmd::ba_escape_timer' data-ref="iwm_beacon_filter_cmd::ba_escape_timer" data-ref-filename="iwm_beacon_filter_cmd..ba_escape_timer">ba_escape_timer</dfn>;</td></tr>
<tr><th id="3917">3917</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_filter_cmd::ba_enable_beacon_abort" title='iwm_beacon_filter_cmd::ba_enable_beacon_abort' data-ref="iwm_beacon_filter_cmd::ba_enable_beacon_abort" data-ref-filename="iwm_beacon_filter_cmd..ba_enable_beacon_abort">ba_enable_beacon_abort</dfn>;</td></tr>
<tr><th id="3918">3918</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="3919">3919</th><td></td></tr>
<tr><th id="3920">3920</th><td><i>/* Beacon filtering and beacon abort */</i></td></tr>
<tr><th id="3921">3921</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ENERGY_DELTA_DEFAULT" data-ref="_M/IWM_BF_ENERGY_DELTA_DEFAULT">IWM_BF_ENERGY_DELTA_DEFAULT</dfn> 5</u></td></tr>
<tr><th id="3922">3922</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ENERGY_DELTA_MAX" data-ref="_M/IWM_BF_ENERGY_DELTA_MAX">IWM_BF_ENERGY_DELTA_MAX</dfn> 255</u></td></tr>
<tr><th id="3923">3923</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ENERGY_DELTA_MIN" data-ref="_M/IWM_BF_ENERGY_DELTA_MIN">IWM_BF_ENERGY_DELTA_MIN</dfn> 0</u></td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_ENERGY_DELTA_DEFAULT" data-ref="_M/IWM_BF_ROAMING_ENERGY_DELTA_DEFAULT">IWM_BF_ROAMING_ENERGY_DELTA_DEFAULT</dfn> 1</u></td></tr>
<tr><th id="3926">3926</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_ENERGY_DELTA_MAX" data-ref="_M/IWM_BF_ROAMING_ENERGY_DELTA_MAX">IWM_BF_ROAMING_ENERGY_DELTA_MAX</dfn> 255</u></td></tr>
<tr><th id="3927">3927</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_ENERGY_DELTA_MIN" data-ref="_M/IWM_BF_ROAMING_ENERGY_DELTA_MIN">IWM_BF_ROAMING_ENERGY_DELTA_MIN</dfn> 0</u></td></tr>
<tr><th id="3928">3928</th><td></td></tr>
<tr><th id="3929">3929</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_STATE_DEFAULT" data-ref="_M/IWM_BF_ROAMING_STATE_DEFAULT">IWM_BF_ROAMING_STATE_DEFAULT</dfn> 72</u></td></tr>
<tr><th id="3930">3930</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_STATE_MAX" data-ref="_M/IWM_BF_ROAMING_STATE_MAX">IWM_BF_ROAMING_STATE_MAX</dfn> 255</u></td></tr>
<tr><th id="3931">3931</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ROAMING_STATE_MIN" data-ref="_M/IWM_BF_ROAMING_STATE_MIN">IWM_BF_ROAMING_STATE_MIN</dfn> 0</u></td></tr>
<tr><th id="3932">3932</th><td></td></tr>
<tr><th id="3933">3933</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_THRESHOLD_DEFAULT" data-ref="_M/IWM_BF_TEMP_THRESHOLD_DEFAULT">IWM_BF_TEMP_THRESHOLD_DEFAULT</dfn> 112</u></td></tr>
<tr><th id="3934">3934</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_THRESHOLD_MAX" data-ref="_M/IWM_BF_TEMP_THRESHOLD_MAX">IWM_BF_TEMP_THRESHOLD_MAX</dfn> 255</u></td></tr>
<tr><th id="3935">3935</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_THRESHOLD_MIN" data-ref="_M/IWM_BF_TEMP_THRESHOLD_MIN">IWM_BF_TEMP_THRESHOLD_MIN</dfn> 0</u></td></tr>
<tr><th id="3936">3936</th><td></td></tr>
<tr><th id="3937">3937</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_FAST_FILTER_DEFAULT" data-ref="_M/IWM_BF_TEMP_FAST_FILTER_DEFAULT">IWM_BF_TEMP_FAST_FILTER_DEFAULT</dfn> 1</u></td></tr>
<tr><th id="3938">3938</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_FAST_FILTER_MAX" data-ref="_M/IWM_BF_TEMP_FAST_FILTER_MAX">IWM_BF_TEMP_FAST_FILTER_MAX</dfn> 255</u></td></tr>
<tr><th id="3939">3939</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_FAST_FILTER_MIN" data-ref="_M/IWM_BF_TEMP_FAST_FILTER_MIN">IWM_BF_TEMP_FAST_FILTER_MIN</dfn> 0</u></td></tr>
<tr><th id="3940">3940</th><td></td></tr>
<tr><th id="3941">3941</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_SLOW_FILTER_DEFAULT" data-ref="_M/IWM_BF_TEMP_SLOW_FILTER_DEFAULT">IWM_BF_TEMP_SLOW_FILTER_DEFAULT</dfn> 5</u></td></tr>
<tr><th id="3942">3942</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_SLOW_FILTER_MAX" data-ref="_M/IWM_BF_TEMP_SLOW_FILTER_MAX">IWM_BF_TEMP_SLOW_FILTER_MAX</dfn> 255</u></td></tr>
<tr><th id="3943">3943</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_TEMP_SLOW_FILTER_MIN" data-ref="_M/IWM_BF_TEMP_SLOW_FILTER_MIN">IWM_BF_TEMP_SLOW_FILTER_MIN</dfn> 0</u></td></tr>
<tr><th id="3944">3944</th><td></td></tr>
<tr><th id="3945">3945</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ENABLE_BEACON_FILTER_DEFAULT" data-ref="_M/IWM_BF_ENABLE_BEACON_FILTER_DEFAULT">IWM_BF_ENABLE_BEACON_FILTER_DEFAULT</dfn> 1</u></td></tr>
<tr><th id="3946">3946</th><td></td></tr>
<tr><th id="3947">3947</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_DEBUG_FLAG_DEFAULT" data-ref="_M/IWM_BF_DEBUG_FLAG_DEFAULT">IWM_BF_DEBUG_FLAG_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="3948">3948</th><td></td></tr>
<tr><th id="3949">3949</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ESCAPE_TIMER_DEFAULT" data-ref="_M/IWM_BF_ESCAPE_TIMER_DEFAULT">IWM_BF_ESCAPE_TIMER_DEFAULT</dfn> 50</u></td></tr>
<tr><th id="3950">3950</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ESCAPE_TIMER_MAX" data-ref="_M/IWM_BF_ESCAPE_TIMER_MAX">IWM_BF_ESCAPE_TIMER_MAX</dfn> 1024</u></td></tr>
<tr><th id="3951">3951</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_ESCAPE_TIMER_MIN" data-ref="_M/IWM_BF_ESCAPE_TIMER_MIN">IWM_BF_ESCAPE_TIMER_MIN</dfn> 0</u></td></tr>
<tr><th id="3952">3952</th><td></td></tr>
<tr><th id="3953">3953</th><td><u>#define <dfn class="macro" id="_M/IWM_BA_ESCAPE_TIMER_DEFAULT" data-ref="_M/IWM_BA_ESCAPE_TIMER_DEFAULT">IWM_BA_ESCAPE_TIMER_DEFAULT</dfn> 6</u></td></tr>
<tr><th id="3954">3954</th><td><u>#define <dfn class="macro" id="_M/IWM_BA_ESCAPE_TIMER_D3" data-ref="_M/IWM_BA_ESCAPE_TIMER_D3">IWM_BA_ESCAPE_TIMER_D3</dfn> 9</u></td></tr>
<tr><th id="3955">3955</th><td><u>#define <dfn class="macro" id="_M/IWM_BA_ESCAPE_TIMER_MAX" data-ref="_M/IWM_BA_ESCAPE_TIMER_MAX">IWM_BA_ESCAPE_TIMER_MAX</dfn> 1024</u></td></tr>
<tr><th id="3956">3956</th><td><u>#define <dfn class="macro" id="_M/IWM_BA_ESCAPE_TIMER_MIN" data-ref="_M/IWM_BA_ESCAPE_TIMER_MIN">IWM_BA_ESCAPE_TIMER_MIN</dfn> 0</u></td></tr>
<tr><th id="3957">3957</th><td></td></tr>
<tr><th id="3958">3958</th><td><u>#define <dfn class="macro" id="_M/IWM_BA_ENABLE_BEACON_ABORT_DEFAULT" data-ref="_M/IWM_BA_ENABLE_BEACON_ABORT_DEFAULT">IWM_BA_ENABLE_BEACON_ABORT_DEFAULT</dfn> 1</u></td></tr>
<tr><th id="3959">3959</th><td></td></tr>
<tr><th id="3960">3960</th><td><u>#define <dfn class="macro" id="_M/IWM_BF_CMD_CONFIG_DEFAULTS" data-ref="_M/IWM_BF_CMD_CONFIG_DEFAULTS">IWM_BF_CMD_CONFIG_DEFAULTS</dfn>					     \</u></td></tr>
<tr><th id="3961">3961</th><td><u>	.bf_energy_delta = htole32(IWM_BF_ENERGY_DELTA_DEFAULT),	     \</u></td></tr>
<tr><th id="3962">3962</th><td><u>	.bf_roaming_energy_delta =					     \</u></td></tr>
<tr><th id="3963">3963</th><td><u>		htole32(IWM_BF_ROAMING_ENERGY_DELTA_DEFAULT),	     \</u></td></tr>
<tr><th id="3964">3964</th><td><u>	.bf_roaming_state = htole32(IWM_BF_ROAMING_STATE_DEFAULT),	     \</u></td></tr>
<tr><th id="3965">3965</th><td><u>	.bf_temp_threshold = htole32(IWM_BF_TEMP_THRESHOLD_DEFAULT),     \</u></td></tr>
<tr><th id="3966">3966</th><td><u>	.bf_temp_fast_filter = htole32(IWM_BF_TEMP_FAST_FILTER_DEFAULT), \</u></td></tr>
<tr><th id="3967">3967</th><td><u>	.bf_temp_slow_filter = htole32(IWM_BF_TEMP_SLOW_FILTER_DEFAULT), \</u></td></tr>
<tr><th id="3968">3968</th><td><u>	.bf_debug_flag = htole32(IWM_BF_DEBUG_FLAG_DEFAULT),	     \</u></td></tr>
<tr><th id="3969">3969</th><td><u>	.bf_escape_timer = htole32(IWM_BF_ESCAPE_TIMER_DEFAULT),	     \</u></td></tr>
<tr><th id="3970">3970</th><td><u>	.ba_escape_timer = htole32(IWM_BA_ESCAPE_TIMER_DEFAULT)</u></td></tr>
<tr><th id="3971">3971</th><td></td></tr>
<tr><th id="3972">3972</th><td><i>/* uCode API values for HT/VHT bit rates */</i></td></tr>
<tr><th id="3973">3973</th><td><b>enum</b> {</td></tr>
<tr><th id="3974">3974</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_0_PLCP" title='IWM_RATE_HT_SISO_MCS_0_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_0_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_0_PLCP">IWM_RATE_HT_SISO_MCS_0_PLCP</dfn> = <var>0</var>,</td></tr>
<tr><th id="3975">3975</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_1_PLCP" title='IWM_RATE_HT_SISO_MCS_1_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_1_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_1_PLCP">IWM_RATE_HT_SISO_MCS_1_PLCP</dfn> = <var>1</var>,</td></tr>
<tr><th id="3976">3976</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_2_PLCP" title='IWM_RATE_HT_SISO_MCS_2_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_2_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_2_PLCP">IWM_RATE_HT_SISO_MCS_2_PLCP</dfn> = <var>2</var>,</td></tr>
<tr><th id="3977">3977</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_3_PLCP" title='IWM_RATE_HT_SISO_MCS_3_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_3_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_3_PLCP">IWM_RATE_HT_SISO_MCS_3_PLCP</dfn> = <var>3</var>,</td></tr>
<tr><th id="3978">3978</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_4_PLCP" title='IWM_RATE_HT_SISO_MCS_4_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_4_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_4_PLCP">IWM_RATE_HT_SISO_MCS_4_PLCP</dfn> = <var>4</var>,</td></tr>
<tr><th id="3979">3979</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_5_PLCP" title='IWM_RATE_HT_SISO_MCS_5_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_5_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_5_PLCP">IWM_RATE_HT_SISO_MCS_5_PLCP</dfn> = <var>5</var>,</td></tr>
<tr><th id="3980">3980</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_6_PLCP" title='IWM_RATE_HT_SISO_MCS_6_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_6_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_6_PLCP">IWM_RATE_HT_SISO_MCS_6_PLCP</dfn> = <var>6</var>,</td></tr>
<tr><th id="3981">3981</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_7_PLCP" title='IWM_RATE_HT_SISO_MCS_7_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_7_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_7_PLCP">IWM_RATE_HT_SISO_MCS_7_PLCP</dfn> = <var>7</var>,</td></tr>
<tr><th id="3982">3982</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_0_PLCP" title='IWM_RATE_HT_MIMO2_MCS_0_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_0_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_0_PLCP">IWM_RATE_HT_MIMO2_MCS_0_PLCP</dfn> = <var>0x8</var>,</td></tr>
<tr><th id="3983">3983</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_1_PLCP" title='IWM_RATE_HT_MIMO2_MCS_1_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_1_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_1_PLCP">IWM_RATE_HT_MIMO2_MCS_1_PLCP</dfn> = <var>0x9</var>,</td></tr>
<tr><th id="3984">3984</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_2_PLCP" title='IWM_RATE_HT_MIMO2_MCS_2_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_2_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_2_PLCP">IWM_RATE_HT_MIMO2_MCS_2_PLCP</dfn> = <var>0xA</var>,</td></tr>
<tr><th id="3985">3985</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_3_PLCP" title='IWM_RATE_HT_MIMO2_MCS_3_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_3_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_3_PLCP">IWM_RATE_HT_MIMO2_MCS_3_PLCP</dfn> = <var>0xB</var>,</td></tr>
<tr><th id="3986">3986</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_4_PLCP" title='IWM_RATE_HT_MIMO2_MCS_4_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_4_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_4_PLCP">IWM_RATE_HT_MIMO2_MCS_4_PLCP</dfn> = <var>0xC</var>,</td></tr>
<tr><th id="3987">3987</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_5_PLCP" title='IWM_RATE_HT_MIMO2_MCS_5_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_5_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_5_PLCP">IWM_RATE_HT_MIMO2_MCS_5_PLCP</dfn> = <var>0xD</var>,</td></tr>
<tr><th id="3988">3988</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_6_PLCP" title='IWM_RATE_HT_MIMO2_MCS_6_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_6_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_6_PLCP">IWM_RATE_HT_MIMO2_MCS_6_PLCP</dfn> = <var>0xE</var>,</td></tr>
<tr><th id="3989">3989</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_7_PLCP" title='IWM_RATE_HT_MIMO2_MCS_7_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_7_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_7_PLCP">IWM_RATE_HT_MIMO2_MCS_7_PLCP</dfn> = <var>0xF</var>,</td></tr>
<tr><th id="3990">3990</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_0_PLCP" title='IWM_RATE_VHT_SISO_MCS_0_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_0_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_0_PLCP">IWM_RATE_VHT_SISO_MCS_0_PLCP</dfn> = <var>0</var>,</td></tr>
<tr><th id="3991">3991</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_1_PLCP" title='IWM_RATE_VHT_SISO_MCS_1_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_1_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_1_PLCP">IWM_RATE_VHT_SISO_MCS_1_PLCP</dfn> = <var>1</var>,</td></tr>
<tr><th id="3992">3992</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_2_PLCP" title='IWM_RATE_VHT_SISO_MCS_2_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_2_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_2_PLCP">IWM_RATE_VHT_SISO_MCS_2_PLCP</dfn> = <var>2</var>,</td></tr>
<tr><th id="3993">3993</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_3_PLCP" title='IWM_RATE_VHT_SISO_MCS_3_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_3_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_3_PLCP">IWM_RATE_VHT_SISO_MCS_3_PLCP</dfn> = <var>3</var>,</td></tr>
<tr><th id="3994">3994</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_4_PLCP" title='IWM_RATE_VHT_SISO_MCS_4_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_4_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_4_PLCP">IWM_RATE_VHT_SISO_MCS_4_PLCP</dfn> = <var>4</var>,</td></tr>
<tr><th id="3995">3995</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_5_PLCP" title='IWM_RATE_VHT_SISO_MCS_5_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_5_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_5_PLCP">IWM_RATE_VHT_SISO_MCS_5_PLCP</dfn> = <var>5</var>,</td></tr>
<tr><th id="3996">3996</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_6_PLCP" title='IWM_RATE_VHT_SISO_MCS_6_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_6_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_6_PLCP">IWM_RATE_VHT_SISO_MCS_6_PLCP</dfn> = <var>6</var>,</td></tr>
<tr><th id="3997">3997</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_7_PLCP" title='IWM_RATE_VHT_SISO_MCS_7_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_7_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_7_PLCP">IWM_RATE_VHT_SISO_MCS_7_PLCP</dfn> = <var>7</var>,</td></tr>
<tr><th id="3998">3998</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_8_PLCP" title='IWM_RATE_VHT_SISO_MCS_8_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_8_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_8_PLCP">IWM_RATE_VHT_SISO_MCS_8_PLCP</dfn> = <var>8</var>,</td></tr>
<tr><th id="3999">3999</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_9_PLCP" title='IWM_RATE_VHT_SISO_MCS_9_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_9_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_9_PLCP">IWM_RATE_VHT_SISO_MCS_9_PLCP</dfn> = <var>9</var>,</td></tr>
<tr><th id="4000">4000</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_0_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_0_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_0_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_0_PLCP">IWM_RATE_VHT_MIMO2_MCS_0_PLCP</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="4001">4001</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_1_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_1_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_1_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_1_PLCP">IWM_RATE_VHT_MIMO2_MCS_1_PLCP</dfn> = <var>0x11</var>,</td></tr>
<tr><th id="4002">4002</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_2_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_2_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_2_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_2_PLCP">IWM_RATE_VHT_MIMO2_MCS_2_PLCP</dfn> = <var>0x12</var>,</td></tr>
<tr><th id="4003">4003</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_3_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_3_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_3_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_3_PLCP">IWM_RATE_VHT_MIMO2_MCS_3_PLCP</dfn> = <var>0x13</var>,</td></tr>
<tr><th id="4004">4004</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_4_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_4_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_4_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_4_PLCP">IWM_RATE_VHT_MIMO2_MCS_4_PLCP</dfn> = <var>0x14</var>,</td></tr>
<tr><th id="4005">4005</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_5_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_5_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_5_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_5_PLCP">IWM_RATE_VHT_MIMO2_MCS_5_PLCP</dfn> = <var>0x15</var>,</td></tr>
<tr><th id="4006">4006</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_6_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_6_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_6_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_6_PLCP">IWM_RATE_VHT_MIMO2_MCS_6_PLCP</dfn> = <var>0x16</var>,</td></tr>
<tr><th id="4007">4007</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_7_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_7_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_7_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_7_PLCP">IWM_RATE_VHT_MIMO2_MCS_7_PLCP</dfn> = <var>0x17</var>,</td></tr>
<tr><th id="4008">4008</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_8_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_8_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_8_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_8_PLCP">IWM_RATE_VHT_MIMO2_MCS_8_PLCP</dfn> = <var>0x18</var>,</td></tr>
<tr><th id="4009">4009</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_9_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_9_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_9_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_9_PLCP">IWM_RATE_VHT_MIMO2_MCS_9_PLCP</dfn> = <var>0x19</var>,</td></tr>
<tr><th id="4010">4010</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</dfn>,</td></tr>
<tr><th id="4011">4011</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_INV_PLCP" title='IWM_RATE_HT_MIMO2_MCS_INV_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_INV_PLCP">IWM_RATE_HT_MIMO2_MCS_INV_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4012">4012</th><td>	<dfn class="enum" id="IWM_RATE_VHT_SISO_MCS_INV_PLCP" title='IWM_RATE_VHT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_VHT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_VHT_SISO_MCS_INV_PLCP">IWM_RATE_VHT_SISO_MCS_INV_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4013">4013</th><td>	<dfn class="enum" id="IWM_RATE_VHT_MIMO2_MCS_INV_PLCP" title='IWM_RATE_VHT_MIMO2_MCS_INV_PLCP' data-ref="IWM_RATE_VHT_MIMO2_MCS_INV_PLCP" data-ref-filename="IWM_RATE_VHT_MIMO2_MCS_INV_PLCP">IWM_RATE_VHT_MIMO2_MCS_INV_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4014">4014</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_8_PLCP" title='IWM_RATE_HT_SISO_MCS_8_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_8_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_8_PLCP">IWM_RATE_HT_SISO_MCS_8_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4015">4015</th><td>	<dfn class="enum" id="IWM_RATE_HT_SISO_MCS_9_PLCP" title='IWM_RATE_HT_SISO_MCS_9_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_9_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_9_PLCP">IWM_RATE_HT_SISO_MCS_9_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4016">4016</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_8_PLCP" title='IWM_RATE_HT_MIMO2_MCS_8_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_8_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_8_PLCP">IWM_RATE_HT_MIMO2_MCS_8_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4017">4017</th><td>	<dfn class="enum" id="IWM_RATE_HT_MIMO2_MCS_9_PLCP" title='IWM_RATE_HT_MIMO2_MCS_9_PLCP' data-ref="IWM_RATE_HT_MIMO2_MCS_9_PLCP" data-ref-filename="IWM_RATE_HT_MIMO2_MCS_9_PLCP">IWM_RATE_HT_MIMO2_MCS_9_PLCP</dfn> = <a class="enum" href="#IWM_RATE_HT_SISO_MCS_INV_PLCP" title='IWM_RATE_HT_SISO_MCS_INV_PLCP' data-ref="IWM_RATE_HT_SISO_MCS_INV_PLCP" data-ref-filename="IWM_RATE_HT_SISO_MCS_INV_PLCP">IWM_RATE_HT_SISO_MCS_INV_PLCP</a>,</td></tr>
<tr><th id="4018">4018</th><td>};</td></tr>
<tr><th id="4019">4019</th><td></td></tr>
<tr><th id="4020">4020</th><td><i>/*</i></td></tr>
<tr><th id="4021">4021</th><td><i> * These serve as indexes into struct iwm_rate iwm_rates[IWM_RIDX_MAX].</i></td></tr>
<tr><th id="4022">4022</th><td><i> */</i></td></tr>
<tr><th id="4023">4023</th><td><b>enum</b> {</td></tr>
<tr><th id="4024">4024</th><td>	<dfn class="enum" id="IWM_RATE_1M_INDEX" title='IWM_RATE_1M_INDEX' data-ref="IWM_RATE_1M_INDEX" data-ref-filename="IWM_RATE_1M_INDEX">IWM_RATE_1M_INDEX</dfn> = <var>0</var>,</td></tr>
<tr><th id="4025">4025</th><td>	<dfn class="enum" id="IWM_FIRST_CCK_RATE" title='IWM_FIRST_CCK_RATE' data-ref="IWM_FIRST_CCK_RATE" data-ref-filename="IWM_FIRST_CCK_RATE">IWM_FIRST_CCK_RATE</dfn> = <a class="enum" href="#IWM_RATE_1M_INDEX" title='IWM_RATE_1M_INDEX' data-ref="IWM_RATE_1M_INDEX" data-ref-filename="IWM_RATE_1M_INDEX">IWM_RATE_1M_INDEX</a>,</td></tr>
<tr><th id="4026">4026</th><td>	<dfn class="enum" id="IWM_RATE_2M_INDEX" title='IWM_RATE_2M_INDEX' data-ref="IWM_RATE_2M_INDEX" data-ref-filename="IWM_RATE_2M_INDEX">IWM_RATE_2M_INDEX</dfn>,</td></tr>
<tr><th id="4027">4027</th><td>	<dfn class="enum" id="IWM_RATE_5M_INDEX" title='IWM_RATE_5M_INDEX' data-ref="IWM_RATE_5M_INDEX" data-ref-filename="IWM_RATE_5M_INDEX">IWM_RATE_5M_INDEX</dfn>,</td></tr>
<tr><th id="4028">4028</th><td>	<dfn class="enum" id="IWM_RATE_11M_INDEX" title='IWM_RATE_11M_INDEX' data-ref="IWM_RATE_11M_INDEX" data-ref-filename="IWM_RATE_11M_INDEX">IWM_RATE_11M_INDEX</dfn>,</td></tr>
<tr><th id="4029">4029</th><td>	<dfn class="enum" id="IWM_LAST_CCK_RATE" title='IWM_LAST_CCK_RATE' data-ref="IWM_LAST_CCK_RATE" data-ref-filename="IWM_LAST_CCK_RATE">IWM_LAST_CCK_RATE</dfn> = <a class="enum" href="#IWM_RATE_11M_INDEX" title='IWM_RATE_11M_INDEX' data-ref="IWM_RATE_11M_INDEX" data-ref-filename="IWM_RATE_11M_INDEX">IWM_RATE_11M_INDEX</a>,</td></tr>
<tr><th id="4030">4030</th><td>	<dfn class="enum" id="IWM_RATE_6M_INDEX" title='IWM_RATE_6M_INDEX' data-ref="IWM_RATE_6M_INDEX" data-ref-filename="IWM_RATE_6M_INDEX">IWM_RATE_6M_INDEX</dfn>,</td></tr>
<tr><th id="4031">4031</th><td>	<dfn class="enum" id="IWM_FIRST_OFDM_RATE" title='IWM_FIRST_OFDM_RATE' data-ref="IWM_FIRST_OFDM_RATE" data-ref-filename="IWM_FIRST_OFDM_RATE">IWM_FIRST_OFDM_RATE</dfn> = <a class="enum" href="#IWM_RATE_6M_INDEX" title='IWM_RATE_6M_INDEX' data-ref="IWM_RATE_6M_INDEX" data-ref-filename="IWM_RATE_6M_INDEX">IWM_RATE_6M_INDEX</a>,</td></tr>
<tr><th id="4032">4032</th><td>	<dfn class="enum" id="IWM_RATE_MCS_0_INDEX" title='IWM_RATE_MCS_0_INDEX' data-ref="IWM_RATE_MCS_0_INDEX" data-ref-filename="IWM_RATE_MCS_0_INDEX">IWM_RATE_MCS_0_INDEX</dfn> = <a class="enum" href="#IWM_RATE_6M_INDEX" title='IWM_RATE_6M_INDEX' data-ref="IWM_RATE_6M_INDEX" data-ref-filename="IWM_RATE_6M_INDEX">IWM_RATE_6M_INDEX</a>,</td></tr>
<tr><th id="4033">4033</th><td>	<dfn class="enum" id="IWM_FIRST_HT_RATE" title='IWM_FIRST_HT_RATE' data-ref="IWM_FIRST_HT_RATE" data-ref-filename="IWM_FIRST_HT_RATE">IWM_FIRST_HT_RATE</dfn> = <a class="enum" href="#IWM_RATE_MCS_0_INDEX" title='IWM_RATE_MCS_0_INDEX' data-ref="IWM_RATE_MCS_0_INDEX" data-ref-filename="IWM_RATE_MCS_0_INDEX">IWM_RATE_MCS_0_INDEX</a>,</td></tr>
<tr><th id="4034">4034</th><td>	<dfn class="enum" id="IWM_FIRST_VHT_RATE" title='IWM_FIRST_VHT_RATE' data-ref="IWM_FIRST_VHT_RATE" data-ref-filename="IWM_FIRST_VHT_RATE">IWM_FIRST_VHT_RATE</dfn> = <a class="enum" href="#IWM_RATE_MCS_0_INDEX" title='IWM_RATE_MCS_0_INDEX' data-ref="IWM_RATE_MCS_0_INDEX" data-ref-filename="IWM_RATE_MCS_0_INDEX">IWM_RATE_MCS_0_INDEX</a>,</td></tr>
<tr><th id="4035">4035</th><td>	<dfn class="enum" id="IWM_RATE_9M_INDEX" title='IWM_RATE_9M_INDEX' data-ref="IWM_RATE_9M_INDEX" data-ref-filename="IWM_RATE_9M_INDEX">IWM_RATE_9M_INDEX</dfn>,</td></tr>
<tr><th id="4036">4036</th><td>	<dfn class="enum" id="IWM_RATE_12M_INDEX" title='IWM_RATE_12M_INDEX' data-ref="IWM_RATE_12M_INDEX" data-ref-filename="IWM_RATE_12M_INDEX">IWM_RATE_12M_INDEX</dfn>,</td></tr>
<tr><th id="4037">4037</th><td>	<dfn class="enum" id="IWM_RATE_MCS_1_INDEX" title='IWM_RATE_MCS_1_INDEX' data-ref="IWM_RATE_MCS_1_INDEX" data-ref-filename="IWM_RATE_MCS_1_INDEX">IWM_RATE_MCS_1_INDEX</dfn> = <a class="enum" href="#IWM_RATE_12M_INDEX" title='IWM_RATE_12M_INDEX' data-ref="IWM_RATE_12M_INDEX" data-ref-filename="IWM_RATE_12M_INDEX">IWM_RATE_12M_INDEX</a>,</td></tr>
<tr><th id="4038">4038</th><td>	<dfn class="enum" id="IWM_RATE_18M_INDEX" title='IWM_RATE_18M_INDEX' data-ref="IWM_RATE_18M_INDEX" data-ref-filename="IWM_RATE_18M_INDEX">IWM_RATE_18M_INDEX</dfn>,</td></tr>
<tr><th id="4039">4039</th><td>	<dfn class="enum" id="IWM_RATE_MCS_2_INDEX" title='IWM_RATE_MCS_2_INDEX' data-ref="IWM_RATE_MCS_2_INDEX" data-ref-filename="IWM_RATE_MCS_2_INDEX">IWM_RATE_MCS_2_INDEX</dfn> = <a class="enum" href="#IWM_RATE_18M_INDEX" title='IWM_RATE_18M_INDEX' data-ref="IWM_RATE_18M_INDEX" data-ref-filename="IWM_RATE_18M_INDEX">IWM_RATE_18M_INDEX</a>,</td></tr>
<tr><th id="4040">4040</th><td>	<dfn class="enum" id="IWM_RATE_24M_INDEX" title='IWM_RATE_24M_INDEX' data-ref="IWM_RATE_24M_INDEX" data-ref-filename="IWM_RATE_24M_INDEX">IWM_RATE_24M_INDEX</dfn>,</td></tr>
<tr><th id="4041">4041</th><td>	<dfn class="enum" id="IWM_RATE_MCS_3_INDEX" title='IWM_RATE_MCS_3_INDEX' data-ref="IWM_RATE_MCS_3_INDEX" data-ref-filename="IWM_RATE_MCS_3_INDEX">IWM_RATE_MCS_3_INDEX</dfn> = <a class="enum" href="#IWM_RATE_24M_INDEX" title='IWM_RATE_24M_INDEX' data-ref="IWM_RATE_24M_INDEX" data-ref-filename="IWM_RATE_24M_INDEX">IWM_RATE_24M_INDEX</a>,</td></tr>
<tr><th id="4042">4042</th><td>	<dfn class="enum" id="IWM_RATE_36M_INDEX" title='IWM_RATE_36M_INDEX' data-ref="IWM_RATE_36M_INDEX" data-ref-filename="IWM_RATE_36M_INDEX">IWM_RATE_36M_INDEX</dfn>,</td></tr>
<tr><th id="4043">4043</th><td>	<dfn class="enum" id="IWM_RATE_MCS_4_INDEX" title='IWM_RATE_MCS_4_INDEX' data-ref="IWM_RATE_MCS_4_INDEX" data-ref-filename="IWM_RATE_MCS_4_INDEX">IWM_RATE_MCS_4_INDEX</dfn> = <a class="enum" href="#IWM_RATE_36M_INDEX" title='IWM_RATE_36M_INDEX' data-ref="IWM_RATE_36M_INDEX" data-ref-filename="IWM_RATE_36M_INDEX">IWM_RATE_36M_INDEX</a>,</td></tr>
<tr><th id="4044">4044</th><td>	<dfn class="enum" id="IWM_RATE_48M_INDEX" title='IWM_RATE_48M_INDEX' data-ref="IWM_RATE_48M_INDEX" data-ref-filename="IWM_RATE_48M_INDEX">IWM_RATE_48M_INDEX</dfn>,</td></tr>
<tr><th id="4045">4045</th><td>	<dfn class="enum" id="IWM_RATE_MCS_5_INDEX" title='IWM_RATE_MCS_5_INDEX' data-ref="IWM_RATE_MCS_5_INDEX" data-ref-filename="IWM_RATE_MCS_5_INDEX">IWM_RATE_MCS_5_INDEX</dfn> = <a class="enum" href="#IWM_RATE_48M_INDEX" title='IWM_RATE_48M_INDEX' data-ref="IWM_RATE_48M_INDEX" data-ref-filename="IWM_RATE_48M_INDEX">IWM_RATE_48M_INDEX</a>,</td></tr>
<tr><th id="4046">4046</th><td>	<dfn class="enum" id="IWM_RATE_54M_INDEX" title='IWM_RATE_54M_INDEX' data-ref="IWM_RATE_54M_INDEX" data-ref-filename="IWM_RATE_54M_INDEX">IWM_RATE_54M_INDEX</dfn>,</td></tr>
<tr><th id="4047">4047</th><td>	<dfn class="enum" id="IWM_RATE_MCS_6_INDEX" title='IWM_RATE_MCS_6_INDEX' data-ref="IWM_RATE_MCS_6_INDEX" data-ref-filename="IWM_RATE_MCS_6_INDEX">IWM_RATE_MCS_6_INDEX</dfn> = <a class="enum" href="#IWM_RATE_54M_INDEX" title='IWM_RATE_54M_INDEX' data-ref="IWM_RATE_54M_INDEX" data-ref-filename="IWM_RATE_54M_INDEX">IWM_RATE_54M_INDEX</a>,</td></tr>
<tr><th id="4048">4048</th><td>	<dfn class="enum" id="IWM_LAST_NON_HT_RATE" title='IWM_LAST_NON_HT_RATE' data-ref="IWM_LAST_NON_HT_RATE" data-ref-filename="IWM_LAST_NON_HT_RATE">IWM_LAST_NON_HT_RATE</dfn> = <a class="enum" href="#IWM_RATE_54M_INDEX" title='IWM_RATE_54M_INDEX' data-ref="IWM_RATE_54M_INDEX" data-ref-filename="IWM_RATE_54M_INDEX">IWM_RATE_54M_INDEX</a>,</td></tr>
<tr><th id="4049">4049</th><td>	<dfn class="enum" id="IWM_RATE_60M_INDEX" title='IWM_RATE_60M_INDEX' data-ref="IWM_RATE_60M_INDEX" data-ref-filename="IWM_RATE_60M_INDEX">IWM_RATE_60M_INDEX</dfn>,</td></tr>
<tr><th id="4050">4050</th><td>	<dfn class="enum" id="IWM_RATE_MCS_7_INDEX" title='IWM_RATE_MCS_7_INDEX' data-ref="IWM_RATE_MCS_7_INDEX" data-ref-filename="IWM_RATE_MCS_7_INDEX">IWM_RATE_MCS_7_INDEX</dfn> = <a class="enum" href="#IWM_RATE_60M_INDEX" title='IWM_RATE_60M_INDEX' data-ref="IWM_RATE_60M_INDEX" data-ref-filename="IWM_RATE_60M_INDEX">IWM_RATE_60M_INDEX</a>,</td></tr>
<tr><th id="4051">4051</th><td>	<dfn class="enum" id="IWM_LAST_HT_RATE" title='IWM_LAST_HT_RATE' data-ref="IWM_LAST_HT_RATE" data-ref-filename="IWM_LAST_HT_RATE">IWM_LAST_HT_RATE</dfn> = <a class="enum" href="#IWM_RATE_MCS_7_INDEX" title='IWM_RATE_MCS_7_INDEX' data-ref="IWM_RATE_MCS_7_INDEX" data-ref-filename="IWM_RATE_MCS_7_INDEX">IWM_RATE_MCS_7_INDEX</a>,</td></tr>
<tr><th id="4052">4052</th><td>	<dfn class="enum" id="IWM_RATE_MCS_8_INDEX" title='IWM_RATE_MCS_8_INDEX' data-ref="IWM_RATE_MCS_8_INDEX" data-ref-filename="IWM_RATE_MCS_8_INDEX">IWM_RATE_MCS_8_INDEX</dfn>,</td></tr>
<tr><th id="4053">4053</th><td>	<dfn class="enum" id="IWM_RATE_MCS_9_INDEX" title='IWM_RATE_MCS_9_INDEX' data-ref="IWM_RATE_MCS_9_INDEX" data-ref-filename="IWM_RATE_MCS_9_INDEX">IWM_RATE_MCS_9_INDEX</dfn>,</td></tr>
<tr><th id="4054">4054</th><td>	<dfn class="enum" id="IWM_LAST_VHT_RATE" title='IWM_LAST_VHT_RATE' data-ref="IWM_LAST_VHT_RATE" data-ref-filename="IWM_LAST_VHT_RATE">IWM_LAST_VHT_RATE</dfn> = <a class="enum" href="#IWM_RATE_MCS_9_INDEX" title='IWM_RATE_MCS_9_INDEX' data-ref="IWM_RATE_MCS_9_INDEX" data-ref-filename="IWM_RATE_MCS_9_INDEX">IWM_RATE_MCS_9_INDEX</a>,</td></tr>
<tr><th id="4055">4055</th><td>	<dfn class="enum" id="IWM_RATE_COUNT_LEGACY" title='IWM_RATE_COUNT_LEGACY' data-ref="IWM_RATE_COUNT_LEGACY" data-ref-filename="IWM_RATE_COUNT_LEGACY">IWM_RATE_COUNT_LEGACY</dfn> = <a class="enum" href="#IWM_LAST_NON_HT_RATE" title='IWM_LAST_NON_HT_RATE' data-ref="IWM_LAST_NON_HT_RATE" data-ref-filename="IWM_LAST_NON_HT_RATE">IWM_LAST_NON_HT_RATE</a> + <var>1</var>,</td></tr>
<tr><th id="4056">4056</th><td>	<dfn class="enum" id="IWM_RATE_COUNT" title='IWM_RATE_COUNT' data-ref="IWM_RATE_COUNT" data-ref-filename="IWM_RATE_COUNT">IWM_RATE_COUNT</dfn> = <a class="enum" href="#IWM_LAST_VHT_RATE" title='IWM_LAST_VHT_RATE' data-ref="IWM_LAST_VHT_RATE" data-ref-filename="IWM_LAST_VHT_RATE">IWM_LAST_VHT_RATE</a> + <var>1</var>,</td></tr>
<tr><th id="4057">4057</th><td>};</td></tr>
<tr><th id="4058">4058</th><td></td></tr>
<tr><th id="4059">4059</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_BIT_MSK" data-ref="_M/IWM_RATE_BIT_MSK">IWM_RATE_BIT_MSK</dfn>(r) (1 &lt;&lt; (IWM_RATE_##r##M_INDEX))</u></td></tr>
<tr><th id="4060">4060</th><td></td></tr>
<tr><th id="4061">4061</th><td><i>/* fw API values for legacy bit rates, both OFDM and CCK */</i></td></tr>
<tr><th id="4062">4062</th><td><b>enum</b> {</td></tr>
<tr><th id="4063">4063</th><td>	<dfn class="enum" id="IWM_RATE_6M_PLCP" title='IWM_RATE_6M_PLCP' data-ref="IWM_RATE_6M_PLCP" data-ref-filename="IWM_RATE_6M_PLCP">IWM_RATE_6M_PLCP</dfn>  = <var>13</var>,</td></tr>
<tr><th id="4064">4064</th><td>	<dfn class="enum" id="IWM_RATE_9M_PLCP" title='IWM_RATE_9M_PLCP' data-ref="IWM_RATE_9M_PLCP" data-ref-filename="IWM_RATE_9M_PLCP">IWM_RATE_9M_PLCP</dfn>  = <var>15</var>,</td></tr>
<tr><th id="4065">4065</th><td>	<dfn class="enum" id="IWM_RATE_12M_PLCP" title='IWM_RATE_12M_PLCP' data-ref="IWM_RATE_12M_PLCP" data-ref-filename="IWM_RATE_12M_PLCP">IWM_RATE_12M_PLCP</dfn> = <var>5</var>,</td></tr>
<tr><th id="4066">4066</th><td>	<dfn class="enum" id="IWM_RATE_18M_PLCP" title='IWM_RATE_18M_PLCP' data-ref="IWM_RATE_18M_PLCP" data-ref-filename="IWM_RATE_18M_PLCP">IWM_RATE_18M_PLCP</dfn> = <var>7</var>,</td></tr>
<tr><th id="4067">4067</th><td>	<dfn class="enum" id="IWM_RATE_24M_PLCP" title='IWM_RATE_24M_PLCP' data-ref="IWM_RATE_24M_PLCP" data-ref-filename="IWM_RATE_24M_PLCP">IWM_RATE_24M_PLCP</dfn> = <var>9</var>,</td></tr>
<tr><th id="4068">4068</th><td>	<dfn class="enum" id="IWM_RATE_36M_PLCP" title='IWM_RATE_36M_PLCP' data-ref="IWM_RATE_36M_PLCP" data-ref-filename="IWM_RATE_36M_PLCP">IWM_RATE_36M_PLCP</dfn> = <var>11</var>,</td></tr>
<tr><th id="4069">4069</th><td>	<dfn class="enum" id="IWM_RATE_48M_PLCP" title='IWM_RATE_48M_PLCP' data-ref="IWM_RATE_48M_PLCP" data-ref-filename="IWM_RATE_48M_PLCP">IWM_RATE_48M_PLCP</dfn> = <var>1</var>,</td></tr>
<tr><th id="4070">4070</th><td>	<dfn class="enum" id="IWM_RATE_54M_PLCP" title='IWM_RATE_54M_PLCP' data-ref="IWM_RATE_54M_PLCP" data-ref-filename="IWM_RATE_54M_PLCP">IWM_RATE_54M_PLCP</dfn> = <var>3</var>,</td></tr>
<tr><th id="4071">4071</th><td>	<dfn class="enum" id="IWM_RATE_1M_PLCP" title='IWM_RATE_1M_PLCP' data-ref="IWM_RATE_1M_PLCP" data-ref-filename="IWM_RATE_1M_PLCP">IWM_RATE_1M_PLCP</dfn>  = <var>10</var>,</td></tr>
<tr><th id="4072">4072</th><td>	<dfn class="enum" id="IWM_RATE_2M_PLCP" title='IWM_RATE_2M_PLCP' data-ref="IWM_RATE_2M_PLCP" data-ref-filename="IWM_RATE_2M_PLCP">IWM_RATE_2M_PLCP</dfn>  = <var>20</var>,</td></tr>
<tr><th id="4073">4073</th><td>	<dfn class="enum" id="IWM_RATE_5M_PLCP" title='IWM_RATE_5M_PLCP' data-ref="IWM_RATE_5M_PLCP" data-ref-filename="IWM_RATE_5M_PLCP">IWM_RATE_5M_PLCP</dfn>  = <var>55</var>,</td></tr>
<tr><th id="4074">4074</th><td>	<dfn class="enum" id="IWM_RATE_11M_PLCP" title='IWM_RATE_11M_PLCP' data-ref="IWM_RATE_11M_PLCP" data-ref-filename="IWM_RATE_11M_PLCP">IWM_RATE_11M_PLCP</dfn> = <var>110</var>,</td></tr>
<tr><th id="4075">4075</th><td>	<dfn class="enum" id="IWM_RATE_INVM_PLCP" title='IWM_RATE_INVM_PLCP' data-ref="IWM_RATE_INVM_PLCP" data-ref-filename="IWM_RATE_INVM_PLCP">IWM_RATE_INVM_PLCP</dfn> = <var>0xff</var>,</td></tr>
<tr><th id="4076">4076</th><td>};</td></tr>
<tr><th id="4077">4077</th><td></td></tr>
<tr><th id="4078">4078</th><td><i>/*</i></td></tr>
<tr><th id="4079">4079</th><td><i> * rate_n_flags bit fields</i></td></tr>
<tr><th id="4080">4080</th><td><i> *</i></td></tr>
<tr><th id="4081">4081</th><td><i> * The 32-bit value has different layouts in the low 8 bites depending on the</i></td></tr>
<tr><th id="4082">4082</th><td><i> * format. There are three formats, HT, VHT and legacy (11abg, with subformats</i></td></tr>
<tr><th id="4083">4083</th><td><i> * for CCK and OFDM).</i></td></tr>
<tr><th id="4084">4084</th><td><i> *</i></td></tr>
<tr><th id="4085">4085</th><td><i> * High-throughput (HT) rate format</i></td></tr>
<tr><th id="4086">4086</th><td><i> *	bit 8 is 1, bit 26 is 0, bit 9 is 0 (OFDM)</i></td></tr>
<tr><th id="4087">4087</th><td><i> * Very High-throughput (VHT) rate format</i></td></tr>
<tr><th id="4088">4088</th><td><i> *	bit 8 is 0, bit 26 is 1, bit 9 is 0 (OFDM)</i></td></tr>
<tr><th id="4089">4089</th><td><i> * Legacy OFDM rate format for bits 7:0</i></td></tr>
<tr><th id="4090">4090</th><td><i> *	bit 8 is 0, bit 26 is 0, bit 9 is 0 (OFDM)</i></td></tr>
<tr><th id="4091">4091</th><td><i> * Legacy CCK rate format for bits 7:0:</i></td></tr>
<tr><th id="4092">4092</th><td><i> *	bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK)</i></td></tr>
<tr><th id="4093">4093</th><td><i> */</i></td></tr>
<tr><th id="4094">4094</th><td></td></tr>
<tr><th id="4095">4095</th><td><i>/* Bit 8: (1) HT format, (0) legacy or VHT format */</i></td></tr>
<tr><th id="4096">4096</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_HT_POS" data-ref="_M/IWM_RATE_MCS_HT_POS">IWM_RATE_MCS_HT_POS</dfn> 8</u></td></tr>
<tr><th id="4097">4097</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_HT_MSK" data-ref="_M/IWM_RATE_MCS_HT_MSK">IWM_RATE_MCS_HT_MSK</dfn> (1 &lt;&lt; IWM_RATE_MCS_HT_POS)</u></td></tr>
<tr><th id="4098">4098</th><td></td></tr>
<tr><th id="4099">4099</th><td><i>/* Bit 9: (1) CCK, (0) OFDM.  HT (bit 8) must be "0" for this bit to be valid */</i></td></tr>
<tr><th id="4100">4100</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CCK_POS" data-ref="_M/IWM_RATE_MCS_CCK_POS">IWM_RATE_MCS_CCK_POS</dfn> 9</u></td></tr>
<tr><th id="4101">4101</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CCK_MSK" data-ref="_M/IWM_RATE_MCS_CCK_MSK">IWM_RATE_MCS_CCK_MSK</dfn> (1 &lt;&lt; IWM_RATE_MCS_CCK_POS)</u></td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td><i>/* Bit 26: (1) VHT format, (0) legacy format in bits 8:0 */</i></td></tr>
<tr><th id="4104">4104</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_VHT_POS" data-ref="_M/IWM_RATE_MCS_VHT_POS">IWM_RATE_MCS_VHT_POS</dfn> 26</u></td></tr>
<tr><th id="4105">4105</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_VHT_MSK" data-ref="_M/IWM_RATE_MCS_VHT_MSK">IWM_RATE_MCS_VHT_MSK</dfn> (1 &lt;&lt; IWM_RATE_MCS_VHT_POS)</u></td></tr>
<tr><th id="4106">4106</th><td></td></tr>
<tr><th id="4107">4107</th><td></td></tr>
<tr><th id="4108">4108</th><td><i>/*</i></td></tr>
<tr><th id="4109">4109</th><td><i> * High-throughput (HT) rate format for bits 7:0</i></td></tr>
<tr><th id="4110">4110</th><td><i> *</i></td></tr>
<tr><th id="4111">4111</th><td><i> *  2-0:  MCS rate base</i></td></tr>
<tr><th id="4112">4112</th><td><i> *        0)   6 Mbps</i></td></tr>
<tr><th id="4113">4113</th><td><i> *        1)  12 Mbps</i></td></tr>
<tr><th id="4114">4114</th><td><i> *        2)  18 Mbps</i></td></tr>
<tr><th id="4115">4115</th><td><i> *        3)  24 Mbps</i></td></tr>
<tr><th id="4116">4116</th><td><i> *        4)  36 Mbps</i></td></tr>
<tr><th id="4117">4117</th><td><i> *        5)  48 Mbps</i></td></tr>
<tr><th id="4118">4118</th><td><i> *        6)  54 Mbps</i></td></tr>
<tr><th id="4119">4119</th><td><i> *        7)  60 Mbps</i></td></tr>
<tr><th id="4120">4120</th><td><i> *  4-3:  0)  Single stream (SISO)</i></td></tr>
<tr><th id="4121">4121</th><td><i> *        1)  Dual stream (MIMO)</i></td></tr>
<tr><th id="4122">4122</th><td><i> *        2)  Triple stream (MIMO)</i></td></tr>
<tr><th id="4123">4123</th><td><i> *    5:  Value of 0x20 in bits 7:0 indicates 6 Mbps HT40 duplicate data</i></td></tr>
<tr><th id="4124">4124</th><td><i> *  (bits 7-6 are zero)</i></td></tr>
<tr><th id="4125">4125</th><td><i> *</i></td></tr>
<tr><th id="4126">4126</th><td><i> * Together the low 5 bits work out to the MCS index because we don't</i></td></tr>
<tr><th id="4127">4127</th><td><i> * support MCSes above 15/23, and 0-7 have one stream, 8-15 have two</i></td></tr>
<tr><th id="4128">4128</th><td><i> * streams and 16-23 have three streams. We could also support MCS 32</i></td></tr>
<tr><th id="4129">4129</th><td><i> * which is the duplicate 20 MHz MCS (bit 5 set, all others zero.)</i></td></tr>
<tr><th id="4130">4130</th><td><i> */</i></td></tr>
<tr><th id="4131">4131</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_RATE_CODE_MSK" data-ref="_M/IWM_RATE_HT_MCS_RATE_CODE_MSK">IWM_RATE_HT_MCS_RATE_CODE_MSK</dfn>	0x7</u></td></tr>
<tr><th id="4132">4132</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_NSS_POS" data-ref="_M/IWM_RATE_HT_MCS_NSS_POS">IWM_RATE_HT_MCS_NSS_POS</dfn>             3</u></td></tr>
<tr><th id="4133">4133</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_NSS_MSK" data-ref="_M/IWM_RATE_HT_MCS_NSS_MSK">IWM_RATE_HT_MCS_NSS_MSK</dfn>             (3 &lt;&lt; IWM_RATE_HT_MCS_NSS_POS)</u></td></tr>
<tr><th id="4134">4134</th><td></td></tr>
<tr><th id="4135">4135</th><td><i>/* Bit 10: (1) Use Green Field preamble */</i></td></tr>
<tr><th id="4136">4136</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_GF_POS" data-ref="_M/IWM_RATE_HT_MCS_GF_POS">IWM_RATE_HT_MCS_GF_POS</dfn>		10</u></td></tr>
<tr><th id="4137">4137</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_GF_MSK" data-ref="_M/IWM_RATE_HT_MCS_GF_MSK">IWM_RATE_HT_MCS_GF_MSK</dfn>		(1 &lt;&lt; IWM_RATE_HT_MCS_GF_POS)</u></td></tr>
<tr><th id="4138">4138</th><td></td></tr>
<tr><th id="4139">4139</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_HT_MCS_INDEX_MSK" data-ref="_M/IWM_RATE_HT_MCS_INDEX_MSK">IWM_RATE_HT_MCS_INDEX_MSK</dfn>		0x3f</u></td></tr>
<tr><th id="4140">4140</th><td></td></tr>
<tr><th id="4141">4141</th><td><i>/*</i></td></tr>
<tr><th id="4142">4142</th><td><i> * Very High-throughput (VHT) rate format for bits 7:0</i></td></tr>
<tr><th id="4143">4143</th><td><i> *</i></td></tr>
<tr><th id="4144">4144</th><td><i> *  3-0:  VHT MCS (0-9)</i></td></tr>
<tr><th id="4145">4145</th><td><i> *  5-4:  number of streams - 1:</i></td></tr>
<tr><th id="4146">4146</th><td><i> *        0)  Single stream (SISO)</i></td></tr>
<tr><th id="4147">4147</th><td><i> *        1)  Dual stream (MIMO)</i></td></tr>
<tr><th id="4148">4148</th><td><i> *        2)  Triple stream (MIMO)</i></td></tr>
<tr><th id="4149">4149</th><td><i> */</i></td></tr>
<tr><th id="4150">4150</th><td></td></tr>
<tr><th id="4151">4151</th><td><i>/* Bit 4-5: (0) SISO, (1) MIMO2 (2) MIMO3 */</i></td></tr>
<tr><th id="4152">4152</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_VHT_MCS_RATE_CODE_MSK" data-ref="_M/IWM_RATE_VHT_MCS_RATE_CODE_MSK">IWM_RATE_VHT_MCS_RATE_CODE_MSK</dfn>	0xf</u></td></tr>
<tr><th id="4153">4153</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_VHT_MCS_NSS_POS" data-ref="_M/IWM_RATE_VHT_MCS_NSS_POS">IWM_RATE_VHT_MCS_NSS_POS</dfn>		4</u></td></tr>
<tr><th id="4154">4154</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_VHT_MCS_NSS_MSK" data-ref="_M/IWM_RATE_VHT_MCS_NSS_MSK">IWM_RATE_VHT_MCS_NSS_MSK</dfn>		(3 &lt;&lt; IWM_RATE_VHT_MCS_NSS_POS)</u></td></tr>
<tr><th id="4155">4155</th><td></td></tr>
<tr><th id="4156">4156</th><td><i>/*</i></td></tr>
<tr><th id="4157">4157</th><td><i> * Legacy OFDM rate format for bits 7:0</i></td></tr>
<tr><th id="4158">4158</th><td><i> *</i></td></tr>
<tr><th id="4159">4159</th><td><i> *  3-0:  0xD)   6 Mbps</i></td></tr>
<tr><th id="4160">4160</th><td><i> *        0xF)   9 Mbps</i></td></tr>
<tr><th id="4161">4161</th><td><i> *        0x5)  12 Mbps</i></td></tr>
<tr><th id="4162">4162</th><td><i> *        0x7)  18 Mbps</i></td></tr>
<tr><th id="4163">4163</th><td><i> *        0x9)  24 Mbps</i></td></tr>
<tr><th id="4164">4164</th><td><i> *        0xB)  36 Mbps</i></td></tr>
<tr><th id="4165">4165</th><td><i> *        0x1)  48 Mbps</i></td></tr>
<tr><th id="4166">4166</th><td><i> *        0x3)  54 Mbps</i></td></tr>
<tr><th id="4167">4167</th><td><i> * (bits 7-4 are 0)</i></td></tr>
<tr><th id="4168">4168</th><td><i> *</i></td></tr>
<tr><th id="4169">4169</th><td><i> * Legacy CCK rate format for bits 7:0:</i></td></tr>
<tr><th id="4170">4170</th><td><i> * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK):</i></td></tr>
<tr><th id="4171">4171</th><td><i> *</i></td></tr>
<tr><th id="4172">4172</th><td><i> *  6-0:   10)  1 Mbps</i></td></tr>
<tr><th id="4173">4173</th><td><i> *         20)  2 Mbps</i></td></tr>
<tr><th id="4174">4174</th><td><i> *         55)  5.5 Mbps</i></td></tr>
<tr><th id="4175">4175</th><td><i> *        110)  11 Mbps</i></td></tr>
<tr><th id="4176">4176</th><td><i> * (bit 7 is 0)</i></td></tr>
<tr><th id="4177">4177</th><td><i> */</i></td></tr>
<tr><th id="4178">4178</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_LEGACY_RATE_MSK" data-ref="_M/IWM_RATE_LEGACY_RATE_MSK">IWM_RATE_LEGACY_RATE_MSK</dfn> 0xff</u></td></tr>
<tr><th id="4179">4179</th><td></td></tr>
<tr><th id="4180">4180</th><td></td></tr>
<tr><th id="4181">4181</th><td><i>/*</i></td></tr>
<tr><th id="4182">4182</th><td><i> * Bit 11-12: (0) 20MHz, (1) 40MHz, (2) 80MHz, (3) 160MHz</i></td></tr>
<tr><th id="4183">4183</th><td><i> * 0 and 1 are valid for HT and VHT, 2 and 3 only for VHT</i></td></tr>
<tr><th id="4184">4184</th><td><i> */</i></td></tr>
<tr><th id="4185">4185</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_POS" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_POS">IWM_RATE_MCS_CHAN_WIDTH_POS</dfn>		11</u></td></tr>
<tr><th id="4186">4186</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_MSK" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_MSK">IWM_RATE_MCS_CHAN_WIDTH_MSK</dfn>		(3 &lt;&lt; IWM_RATE_MCS_CHAN_WIDTH_POS)</u></td></tr>
<tr><th id="4187">4187</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_20" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_20">IWM_RATE_MCS_CHAN_WIDTH_20</dfn>		(0 &lt;&lt; IWM_RATE_MCS_CHAN_WIDTH_POS)</u></td></tr>
<tr><th id="4188">4188</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_40" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_40">IWM_RATE_MCS_CHAN_WIDTH_40</dfn>		(1 &lt;&lt; IWM_RATE_MCS_CHAN_WIDTH_POS)</u></td></tr>
<tr><th id="4189">4189</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_80" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_80">IWM_RATE_MCS_CHAN_WIDTH_80</dfn>		(2 &lt;&lt; IWM_RATE_MCS_CHAN_WIDTH_POS)</u></td></tr>
<tr><th id="4190">4190</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_CHAN_WIDTH_160" data-ref="_M/IWM_RATE_MCS_CHAN_WIDTH_160">IWM_RATE_MCS_CHAN_WIDTH_160</dfn>		(3 &lt;&lt; IWM_RATE_MCS_CHAN_WIDTH_POS)</u></td></tr>
<tr><th id="4191">4191</th><td></td></tr>
<tr><th id="4192">4192</th><td><i>/* Bit 13: (1) Short guard interval (0.4 usec), (0) normal GI (0.8 usec) */</i></td></tr>
<tr><th id="4193">4193</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_SGI_POS" data-ref="_M/IWM_RATE_MCS_SGI_POS">IWM_RATE_MCS_SGI_POS</dfn>		13</u></td></tr>
<tr><th id="4194">4194</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_SGI_MSK" data-ref="_M/IWM_RATE_MCS_SGI_MSK">IWM_RATE_MCS_SGI_MSK</dfn>		(1 &lt;&lt; IWM_RATE_MCS_SGI_POS)</u></td></tr>
<tr><th id="4195">4195</th><td></td></tr>
<tr><th id="4196">4196</th><td><i>/* Bit 14-16: Antenna selection (1) Ant A, (2) Ant B, (4) Ant C */</i></td></tr>
<tr><th id="4197">4197</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_POS" data-ref="_M/IWM_RATE_MCS_ANT_POS">IWM_RATE_MCS_ANT_POS</dfn>		14</u></td></tr>
<tr><th id="4198">4198</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_A_MSK" data-ref="_M/IWM_RATE_MCS_ANT_A_MSK">IWM_RATE_MCS_ANT_A_MSK</dfn>		(1 &lt;&lt; IWM_RATE_MCS_ANT_POS)</u></td></tr>
<tr><th id="4199">4199</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_B_MSK" data-ref="_M/IWM_RATE_MCS_ANT_B_MSK">IWM_RATE_MCS_ANT_B_MSK</dfn>		(2 &lt;&lt; IWM_RATE_MCS_ANT_POS)</u></td></tr>
<tr><th id="4200">4200</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_C_MSK" data-ref="_M/IWM_RATE_MCS_ANT_C_MSK">IWM_RATE_MCS_ANT_C_MSK</dfn>		(4 &lt;&lt; IWM_RATE_MCS_ANT_POS)</u></td></tr>
<tr><th id="4201">4201</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_AB_MSK" data-ref="_M/IWM_RATE_MCS_ANT_AB_MSK">IWM_RATE_MCS_ANT_AB_MSK</dfn>		(IWM_RATE_MCS_ANT_A_MSK | \</u></td></tr>
<tr><th id="4202">4202</th><td><u>					 IWM_RATE_MCS_ANT_B_MSK)</u></td></tr>
<tr><th id="4203">4203</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_ABC_MSK" data-ref="_M/IWM_RATE_MCS_ANT_ABC_MSK">IWM_RATE_MCS_ANT_ABC_MSK</dfn>		(IWM_RATE_MCS_ANT_AB_MSK | \</u></td></tr>
<tr><th id="4204">4204</th><td><u>					 IWM_RATE_MCS_ANT_C_MSK)</u></td></tr>
<tr><th id="4205">4205</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_MSK" data-ref="_M/IWM_RATE_MCS_ANT_MSK">IWM_RATE_MCS_ANT_MSK</dfn>		IWM_RATE_MCS_ANT_ABC_MSK</u></td></tr>
<tr><th id="4206">4206</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ANT_NUM" data-ref="_M/IWM_RATE_MCS_ANT_NUM">IWM_RATE_MCS_ANT_NUM</dfn> 3</u></td></tr>
<tr><th id="4207">4207</th><td></td></tr>
<tr><th id="4208">4208</th><td><i>/* Bit 17-18: (0) SS, (1) SS*2 */</i></td></tr>
<tr><th id="4209">4209</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_STBC_POS" data-ref="_M/IWM_RATE_MCS_STBC_POS">IWM_RATE_MCS_STBC_POS</dfn>		17</u></td></tr>
<tr><th id="4210">4210</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_STBC_MSK" data-ref="_M/IWM_RATE_MCS_STBC_MSK">IWM_RATE_MCS_STBC_MSK</dfn>		(1 &lt;&lt; IWM_RATE_MCS_STBC_POS)</u></td></tr>
<tr><th id="4211">4211</th><td></td></tr>
<tr><th id="4212">4212</th><td><i>/* Bit 19: (0) Beamforming is off, (1) Beamforming is on */</i></td></tr>
<tr><th id="4213">4213</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_BF_POS" data-ref="_M/IWM_RATE_MCS_BF_POS">IWM_RATE_MCS_BF_POS</dfn>			19</u></td></tr>
<tr><th id="4214">4214</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_BF_MSK" data-ref="_M/IWM_RATE_MCS_BF_MSK">IWM_RATE_MCS_BF_MSK</dfn>			(1 &lt;&lt; IWM_RATE_MCS_BF_POS)</u></td></tr>
<tr><th id="4215">4215</th><td></td></tr>
<tr><th id="4216">4216</th><td><i>/* Bit 20: (0) ZLF is off, (1) ZLF is on */</i></td></tr>
<tr><th id="4217">4217</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ZLF_POS" data-ref="_M/IWM_RATE_MCS_ZLF_POS">IWM_RATE_MCS_ZLF_POS</dfn>		20</u></td></tr>
<tr><th id="4218">4218</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_ZLF_MSK" data-ref="_M/IWM_RATE_MCS_ZLF_MSK">IWM_RATE_MCS_ZLF_MSK</dfn>		(1 &lt;&lt; IWM_RATE_MCS_ZLF_POS)</u></td></tr>
<tr><th id="4219">4219</th><td></td></tr>
<tr><th id="4220">4220</th><td><i>/* Bit 24-25: (0) 20MHz (no dup), (1) 2x20MHz, (2) 4x20MHz, 3 8x20MHz */</i></td></tr>
<tr><th id="4221">4221</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_DUP_POS" data-ref="_M/IWM_RATE_MCS_DUP_POS">IWM_RATE_MCS_DUP_POS</dfn>		24</u></td></tr>
<tr><th id="4222">4222</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_DUP_MSK" data-ref="_M/IWM_RATE_MCS_DUP_MSK">IWM_RATE_MCS_DUP_MSK</dfn>		(3 &lt;&lt; IWM_RATE_MCS_DUP_POS)</u></td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td><i>/* Bit 27: (1) LDPC enabled, (0) LDPC disabled */</i></td></tr>
<tr><th id="4225">4225</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_LDPC_POS" data-ref="_M/IWM_RATE_MCS_LDPC_POS">IWM_RATE_MCS_LDPC_POS</dfn>		27</u></td></tr>
<tr><th id="4226">4226</th><td><u>#define <dfn class="macro" id="_M/IWM_RATE_MCS_LDPC_MSK" data-ref="_M/IWM_RATE_MCS_LDPC_MSK">IWM_RATE_MCS_LDPC_MSK</dfn>		(1 &lt;&lt; IWM_RATE_MCS_LDPC_POS)</u></td></tr>
<tr><th id="4227">4227</th><td></td></tr>
<tr><th id="4228">4228</th><td></td></tr>
<tr><th id="4229">4229</th><td><i>/* Link Quality definitions */</i></td></tr>
<tr><th id="4230">4230</th><td></td></tr>
<tr><th id="4231">4231</th><td><i>/* # entries in rate scale table to support Tx retries */</i></td></tr>
<tr><th id="4232">4232</th><td><u>#define  <dfn class="macro" id="_M/IWM_LQ_MAX_RETRY_NUM" data-ref="_M/IWM_LQ_MAX_RETRY_NUM">IWM_LQ_MAX_RETRY_NUM</dfn> 16</u></td></tr>
<tr><th id="4233">4233</th><td></td></tr>
<tr><th id="4234">4234</th><td><i>/* Link quality command flags bit fields */</i></td></tr>
<tr><th id="4235">4235</th><td></td></tr>
<tr><th id="4236">4236</th><td><i>/* Bit 0: (0) Don't use RTS (1) Use RTS */</i></td></tr>
<tr><th id="4237">4237</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_USE_RTS_POS" data-ref="_M/IWM_LQ_FLAG_USE_RTS_POS">IWM_LQ_FLAG_USE_RTS_POS</dfn>             0</u></td></tr>
<tr><th id="4238">4238</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_USE_RTS_MSK" data-ref="_M/IWM_LQ_FLAG_USE_RTS_MSK">IWM_LQ_FLAG_USE_RTS_MSK</dfn>	        (1 &lt;&lt; IWM_LQ_FLAG_USE_RTS_POS)</u></td></tr>
<tr><th id="4239">4239</th><td></td></tr>
<tr><th id="4240">4240</th><td><i>/* Bit 1-3: LQ command color. Used to match responses to LQ commands */</i></td></tr>
<tr><th id="4241">4241</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_COLOR_POS" data-ref="_M/IWM_LQ_FLAG_COLOR_POS">IWM_LQ_FLAG_COLOR_POS</dfn>               1</u></td></tr>
<tr><th id="4242">4242</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_COLOR_MSK" data-ref="_M/IWM_LQ_FLAG_COLOR_MSK">IWM_LQ_FLAG_COLOR_MSK</dfn>               (7 &lt;&lt; IWM_LQ_FLAG_COLOR_POS)</u></td></tr>
<tr><th id="4243">4243</th><td></td></tr>
<tr><th id="4244">4244</th><td><i>/* Bit 4-5: Tx RTS BW Signalling</i></td></tr>
<tr><th id="4245">4245</th><td><i> * (0) No RTS BW signalling</i></td></tr>
<tr><th id="4246">4246</th><td><i> * (1) Static BW signalling</i></td></tr>
<tr><th id="4247">4247</th><td><i> * (2) Dynamic BW signalling</i></td></tr>
<tr><th id="4248">4248</th><td><i> */</i></td></tr>
<tr><th id="4249">4249</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_RTS_BW_SIG_POS" data-ref="_M/IWM_LQ_FLAG_RTS_BW_SIG_POS">IWM_LQ_FLAG_RTS_BW_SIG_POS</dfn>          4</u></td></tr>
<tr><th id="4250">4250</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_RTS_BW_SIG_NONE" data-ref="_M/IWM_LQ_FLAG_RTS_BW_SIG_NONE">IWM_LQ_FLAG_RTS_BW_SIG_NONE</dfn>         (0 &lt;&lt; IWM_LQ_FLAG_RTS_BW_SIG_POS)</u></td></tr>
<tr><th id="4251">4251</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_RTS_BW_SIG_STATIC" data-ref="_M/IWM_LQ_FLAG_RTS_BW_SIG_STATIC">IWM_LQ_FLAG_RTS_BW_SIG_STATIC</dfn>       (1 &lt;&lt; IWM_LQ_FLAG_RTS_BW_SIG_POS)</u></td></tr>
<tr><th id="4252">4252</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_RTS_BW_SIG_DYNAMIC" data-ref="_M/IWM_LQ_FLAG_RTS_BW_SIG_DYNAMIC">IWM_LQ_FLAG_RTS_BW_SIG_DYNAMIC</dfn>      (2 &lt;&lt; IWM_LQ_FLAG_RTS_BW_SIG_POS)</u></td></tr>
<tr><th id="4253">4253</th><td></td></tr>
<tr><th id="4254">4254</th><td><i>/* Bit 6: (0) No dynamic BW selection (1) Allow dynamic BW selection</i></td></tr>
<tr><th id="4255">4255</th><td><i> * Dyanmic BW selection allows Tx with narrower BW then requested in rates</i></td></tr>
<tr><th id="4256">4256</th><td><i> */</i></td></tr>
<tr><th id="4257">4257</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_DYNAMIC_BW_POS" data-ref="_M/IWM_LQ_FLAG_DYNAMIC_BW_POS">IWM_LQ_FLAG_DYNAMIC_BW_POS</dfn>          6</u></td></tr>
<tr><th id="4258">4258</th><td><u>#define <dfn class="macro" id="_M/IWM_LQ_FLAG_DYNAMIC_BW_MSK" data-ref="_M/IWM_LQ_FLAG_DYNAMIC_BW_MSK">IWM_LQ_FLAG_DYNAMIC_BW_MSK</dfn>          (1 &lt;&lt; IWM_LQ_FLAG_DYNAMIC_BW_POS)</u></td></tr>
<tr><th id="4259">4259</th><td></td></tr>
<tr><th id="4260">4260</th><td><i>/* Antenna flags. */</i></td></tr>
<tr><th id="4261">4261</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_A" data-ref="_M/IWM_ANT_A">IWM_ANT_A</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="4262">4262</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_B" data-ref="_M/IWM_ANT_B">IWM_ANT_B</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="4263">4263</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_C" data-ref="_M/IWM_ANT_C">IWM_ANT_C</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="4264">4264</th><td><i>/* Shortcuts. */</i></td></tr>
<tr><th id="4265">4265</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_AB" data-ref="_M/IWM_ANT_AB">IWM_ANT_AB</dfn>	(IWM_ANT_A | IWM_ANT_B)</u></td></tr>
<tr><th id="4266">4266</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_BC" data-ref="_M/IWM_ANT_BC">IWM_ANT_BC</dfn>	(IWM_ANT_B | IWM_ANT_C)</u></td></tr>
<tr><th id="4267">4267</th><td><u>#define <dfn class="macro" id="_M/IWM_ANT_ABC" data-ref="_M/IWM_ANT_ABC">IWM_ANT_ABC</dfn>	(IWM_ANT_A | IWM_ANT_B | IWM_ANT_C)</u></td></tr>
<tr><th id="4268">4268</th><td></td></tr>
<tr><th id="4269">4269</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4270">4270</th><td><i class="doc"> * struct iwm_lq_cmd - link quality command</i></td></tr>
<tr><th id="4271">4271</th><td><i class="doc"> * <span class="command">@st</span>a_id: station to update</i></td></tr>
<tr><th id="4272">4272</th><td><i class="doc"> *<span class="command"> @control</span>: not used</i></td></tr>
<tr><th id="4273">4273</th><td><i class="doc"> *<span class="command"> @flags</span>: combination of IWM_LQ_FLAG_*</i></td></tr>
<tr><th id="4274">4274</th><td><i class="doc"> *<span class="command"> @mimo</span>_delim: the first SISO index in rs_table, which separates MIMO</i></td></tr>
<tr><th id="4275">4275</th><td><i class="doc"> *	and SISO rates</i></td></tr>
<tr><th id="4276">4276</th><td><i class="doc"> *<span class="command"> @single</span>_stream_ant_msk: best antenna for SISO (can be dual in CDD).</i></td></tr>
<tr><th id="4277">4277</th><td><i class="doc"> *	Should be IWM_ANT_[ABC]</i></td></tr>
<tr><th id="4278">4278</th><td><i class="doc"> *<span class="command"> @dual</span>_stream_ant_msk: best antennas for MIMO, combination of IWM_ANT_[ABC]</i></td></tr>
<tr><th id="4279">4279</th><td><i class="doc"> *<span class="command"> @initial</span>_rate_index: first index from rs_table per AC category</i></td></tr>
<tr><th id="4280">4280</th><td><i class="doc"> * <span class="command">@agg</span>_time_limit: aggregation max time threshold in usec/100, meaning</i></td></tr>
<tr><th id="4281">4281</th><td><i class="doc"> *	value of 100 is one usec. Range is 100 to 8000</i></td></tr>
<tr><th id="4282">4282</th><td><i class="doc"> * <span class="command">@agg</span>_disable_start_th: try-count threshold for starting aggregation.</i></td></tr>
<tr><th id="4283">4283</th><td><i class="doc"> *	If a frame has higher try-count, it should not be selected for</i></td></tr>
<tr><th id="4284">4284</th><td><i class="doc"> *	starting an aggregation sequence.</i></td></tr>
<tr><th id="4285">4285</th><td><i class="doc"> * <span class="command">@agg</span>_frame_cnt_limit: max frame count in an aggregation.</i></td></tr>
<tr><th id="4286">4286</th><td><i class="doc"> *	0: no limit</i></td></tr>
<tr><th id="4287">4287</th><td><i class="doc"> *	1: no aggregation (one frame per aggregation)</i></td></tr>
<tr><th id="4288">4288</th><td><i class="doc"> *	2 - 0x3f: maximal number of frames (up to 3f == 63)</i></td></tr>
<tr><th id="4289">4289</th><td><i class="doc"> *<span class="command"> @rs</span>_table: array of rates for each TX try, each is rate_n_flags,</i></td></tr>
<tr><th id="4290">4290</th><td><i class="doc"> *	meaning it is a combination of IWM_RATE_MCS_* and IWM_RATE_*_PLCP</i></td></tr>
<tr><th id="4291">4291</th><td><i class="doc"> *<span class="command"> @bf</span><span class="arg">_params:</span> beam forming params, currently not used</i></td></tr>
<tr><th id="4292">4292</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4293">4293</th><td><b>struct</b> <dfn class="type def" id="iwm_lq_cmd" title='iwm_lq_cmd' data-ref="iwm_lq_cmd" data-ref-filename="iwm_lq_cmd">iwm_lq_cmd</dfn> {</td></tr>
<tr><th id="4294">4294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::sta_id" title='iwm_lq_cmd::sta_id' data-ref="iwm_lq_cmd::sta_id" data-ref-filename="iwm_lq_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="4295">4295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::reserved1" title='iwm_lq_cmd::reserved1' data-ref="iwm_lq_cmd::reserved1" data-ref-filename="iwm_lq_cmd..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="4296">4296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_lq_cmd::control" title='iwm_lq_cmd::control' data-ref="iwm_lq_cmd::control" data-ref-filename="iwm_lq_cmd..control">control</dfn>;</td></tr>
<tr><th id="4297">4297</th><td>	<i>/* LINK_QUAL_GENERAL_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="4298">4298</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::flags" title='iwm_lq_cmd::flags' data-ref="iwm_lq_cmd::flags" data-ref-filename="iwm_lq_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="4299">4299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::mimo_delim" title='iwm_lq_cmd::mimo_delim' data-ref="iwm_lq_cmd::mimo_delim" data-ref-filename="iwm_lq_cmd..mimo_delim">mimo_delim</dfn>;</td></tr>
<tr><th id="4300">4300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::single_stream_ant_msk" title='iwm_lq_cmd::single_stream_ant_msk' data-ref="iwm_lq_cmd::single_stream_ant_msk" data-ref-filename="iwm_lq_cmd..single_stream_ant_msk">single_stream_ant_msk</dfn>;</td></tr>
<tr><th id="4301">4301</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::dual_stream_ant_msk" title='iwm_lq_cmd::dual_stream_ant_msk' data-ref="iwm_lq_cmd::dual_stream_ant_msk" data-ref-filename="iwm_lq_cmd..dual_stream_ant_msk">dual_stream_ant_msk</dfn>;</td></tr>
<tr><th id="4302">4302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::initial_rate_index" title='iwm_lq_cmd::initial_rate_index' data-ref="iwm_lq_cmd::initial_rate_index" data-ref-filename="iwm_lq_cmd..initial_rate_index">initial_rate_index</dfn>[<a class="enum" href="#IWM_AC_NUM" title='IWM_AC_NUM' data-ref="IWM_AC_NUM" data-ref-filename="IWM_AC_NUM">IWM_AC_NUM</a>];</td></tr>
<tr><th id="4303">4303</th><td>	<i>/* LINK_QUAL_AGG_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="4304">4304</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_lq_cmd::agg_time_limit" title='iwm_lq_cmd::agg_time_limit' data-ref="iwm_lq_cmd::agg_time_limit" data-ref-filename="iwm_lq_cmd..agg_time_limit">agg_time_limit</dfn>;</td></tr>
<tr><th id="4305">4305</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::agg_disable_start_th" title='iwm_lq_cmd::agg_disable_start_th' data-ref="iwm_lq_cmd::agg_disable_start_th" data-ref-filename="iwm_lq_cmd..agg_disable_start_th">agg_disable_start_th</dfn>;</td></tr>
<tr><th id="4306">4306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lq_cmd::agg_frame_cnt_limit" title='iwm_lq_cmd::agg_frame_cnt_limit' data-ref="iwm_lq_cmd::agg_frame_cnt_limit" data-ref-filename="iwm_lq_cmd..agg_frame_cnt_limit">agg_frame_cnt_limit</dfn>;</td></tr>
<tr><th id="4307">4307</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_lq_cmd::reserved2" title='iwm_lq_cmd::reserved2' data-ref="iwm_lq_cmd::reserved2" data-ref-filename="iwm_lq_cmd..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="4308">4308</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_lq_cmd::rs_table" title='iwm_lq_cmd::rs_table' data-ref="iwm_lq_cmd::rs_table" data-ref-filename="iwm_lq_cmd..rs_table">rs_table</dfn>[<a class="macro" href="#4232" title="16" data-ref="_M/IWM_LQ_MAX_RETRY_NUM">IWM_LQ_MAX_RETRY_NUM</a>];</td></tr>
<tr><th id="4309">4309</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_lq_cmd::bf_params" title='iwm_lq_cmd::bf_params' data-ref="iwm_lq_cmd::bf_params" data-ref-filename="iwm_lq_cmd..bf_params">bf_params</dfn>;</td></tr>
<tr><th id="4310">4310</th><td>}; <i>/* LINK_QUALITY_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="4311">4311</th><td></td></tr>
<tr><th id="4312">4312</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4313">4313</th><td><i class="doc"> * enum iwm_tx_flags - bitmasks for tx_flags in TX command</i></td></tr>
<tr><th id="4314">4314</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_PROT_REQUIRE: use RTS or CTS-to-self to protect the frame</i></td></tr>
<tr><th id="4315">4315</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_ACK: expect ACK from receiving station</i></td></tr>
<tr><th id="4316">4316</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_STA_RATE: use RS table with initial index from the TX command.</i></td></tr>
<tr><th id="4317">4317</th><td><i class="doc"> *	Otherwise, use rate_n_flags from the TX command</i></td></tr>
<tr><th id="4318">4318</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_BA: this frame is a block ack</i></td></tr>
<tr><th id="4319">4319</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_BAR: this frame is a BA request, immediate BAR is expected</i></td></tr>
<tr><th id="4320">4320</th><td><i class="doc"> *	Must set IWM_TX_CMD_FLG_ACK with this flag.</i></td></tr>
<tr><th id="4321">4321</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_TXOP_PROT: protect frame with full TXOP protection</i></td></tr>
<tr><th id="4322">4322</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_VHT_NDPA: mark frame is NDPA for VHT beamformer sequence</i></td></tr>
<tr><th id="4323">4323</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_HT_NDPA: mark frame is NDPA for HT beamformer sequence</i></td></tr>
<tr><th id="4324">4324</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_CSI_FDBK2HOST: mark to send feedback to host (only if good CRC)</i></td></tr>
<tr><th id="4325">4325</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_BT_DIS: disable BT priority for this frame</i></td></tr>
<tr><th id="4326">4326</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_SEQ_CTL: set if FW should override the sequence control.</i></td></tr>
<tr><th id="4327">4327</th><td><i class="doc"> *	Should be set for mgmt, non-QOS data, mcast, bcast and in scan command</i></td></tr>
<tr><th id="4328">4328</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_MORE_FRAG: this frame is non-last MPDU</i></td></tr>
<tr><th id="4329">4329</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_NEXT_FRAME: this frame includes information of the next frame</i></td></tr>
<tr><th id="4330">4330</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_TSF: FW should calculate and insert TSF in the frame</i></td></tr>
<tr><th id="4331">4331</th><td><i class="doc"> *	Should be set for beacons and probe responses</i></td></tr>
<tr><th id="4332">4332</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_CALIB: activate PA TX power calibrations</i></td></tr>
<tr><th id="4333">4333</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_KEEP_SEQ_CTL: if seq_ctl is set, don't increase inner seq count</i></td></tr>
<tr><th id="4334">4334</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_AGG_START: allow this frame to start aggregation</i></td></tr>
<tr><th id="4335">4335</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_MH_PAD: driver inserted 2 byte padding after MAC header.</i></td></tr>
<tr><th id="4336">4336</th><td><i class="doc"> *	Should be set for 26/30 length MAC headers</i></td></tr>
<tr><th id="4337">4337</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_RESP_TO_DRV: zero this if the response should go only to FW</i></td></tr>
<tr><th id="4338">4338</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_CCMP_AGG: this frame uses CCMP for aggregation acceleration</i></td></tr>
<tr><th id="4339">4339</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_TKIP_MIC_DONE: FW already performed TKIP MIC calculation</i></td></tr>
<tr><th id="4340">4340</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_DUR: disable duration overwriting used in PS-Poll Assoc-id</i></td></tr>
<tr><th id="4341">4341</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_FW_DROP: FW should mark frame to be dropped</i></td></tr>
<tr><th id="4342">4342</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_EXEC_PAPD: execute PAPD</i></td></tr>
<tr><th id="4343">4343</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_PAPD_TYPE: 0 for reference power, 1 for nominal power</i></td></tr>
<tr><th id="4344">4344</th><td><i class="doc"> *<span class="command"> @IWM</span>_TX_CMD_FLG_HCCA_CHUNK: mark start of TSPEC chunk</i></td></tr>
<tr><th id="4345">4345</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4346">4346</th><td><b>enum</b> <dfn class="type def" id="iwm_tx_flags" title='iwm_tx_flags' data-ref="iwm_tx_flags" data-ref-filename="iwm_tx_flags">iwm_tx_flags</dfn> {</td></tr>
<tr><th id="4347">4347</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_PROT_REQUIRE" title='IWM_TX_CMD_FLG_PROT_REQUIRE' data-ref="IWM_TX_CMD_FLG_PROT_REQUIRE" data-ref-filename="IWM_TX_CMD_FLG_PROT_REQUIRE">IWM_TX_CMD_FLG_PROT_REQUIRE</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="4348">4348</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_ACK" title='IWM_TX_CMD_FLG_ACK' data-ref="IWM_TX_CMD_FLG_ACK" data-ref-filename="IWM_TX_CMD_FLG_ACK">IWM_TX_CMD_FLG_ACK</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="4349">4349</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_STA_RATE" title='IWM_TX_CMD_FLG_STA_RATE' data-ref="IWM_TX_CMD_FLG_STA_RATE" data-ref-filename="IWM_TX_CMD_FLG_STA_RATE">IWM_TX_CMD_FLG_STA_RATE</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="4350">4350</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_BA" title='IWM_TX_CMD_FLG_BA' data-ref="IWM_TX_CMD_FLG_BA" data-ref-filename="IWM_TX_CMD_FLG_BA">IWM_TX_CMD_FLG_BA</dfn>		= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="4351">4351</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_BAR" title='IWM_TX_CMD_FLG_BAR' data-ref="IWM_TX_CMD_FLG_BAR" data-ref-filename="IWM_TX_CMD_FLG_BAR">IWM_TX_CMD_FLG_BAR</dfn>		= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="4352">4352</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_TXOP_PROT" title='IWM_TX_CMD_FLG_TXOP_PROT' data-ref="IWM_TX_CMD_FLG_TXOP_PROT" data-ref-filename="IWM_TX_CMD_FLG_TXOP_PROT">IWM_TX_CMD_FLG_TXOP_PROT</dfn>	= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="4353">4353</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_VHT_NDPA" title='IWM_TX_CMD_FLG_VHT_NDPA' data-ref="IWM_TX_CMD_FLG_VHT_NDPA" data-ref-filename="IWM_TX_CMD_FLG_VHT_NDPA">IWM_TX_CMD_FLG_VHT_NDPA</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="4354">4354</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_HT_NDPA" title='IWM_TX_CMD_FLG_HT_NDPA' data-ref="IWM_TX_CMD_FLG_HT_NDPA" data-ref-filename="IWM_TX_CMD_FLG_HT_NDPA">IWM_TX_CMD_FLG_HT_NDPA</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="4355">4355</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_CSI_FDBK2HOST" title='IWM_TX_CMD_FLG_CSI_FDBK2HOST' data-ref="IWM_TX_CMD_FLG_CSI_FDBK2HOST" data-ref-filename="IWM_TX_CMD_FLG_CSI_FDBK2HOST">IWM_TX_CMD_FLG_CSI_FDBK2HOST</dfn>	= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="4356">4356</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_BT_DIS" title='IWM_TX_CMD_FLG_BT_DIS' data-ref="IWM_TX_CMD_FLG_BT_DIS" data-ref-filename="IWM_TX_CMD_FLG_BT_DIS">IWM_TX_CMD_FLG_BT_DIS</dfn>		= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="4357">4357</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_SEQ_CTL" title='IWM_TX_CMD_FLG_SEQ_CTL' data-ref="IWM_TX_CMD_FLG_SEQ_CTL" data-ref-filename="IWM_TX_CMD_FLG_SEQ_CTL">IWM_TX_CMD_FLG_SEQ_CTL</dfn>		= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="4358">4358</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_MORE_FRAG" title='IWM_TX_CMD_FLG_MORE_FRAG' data-ref="IWM_TX_CMD_FLG_MORE_FRAG" data-ref-filename="IWM_TX_CMD_FLG_MORE_FRAG">IWM_TX_CMD_FLG_MORE_FRAG</dfn>	= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="4359">4359</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_NEXT_FRAME" title='IWM_TX_CMD_FLG_NEXT_FRAME' data-ref="IWM_TX_CMD_FLG_NEXT_FRAME" data-ref-filename="IWM_TX_CMD_FLG_NEXT_FRAME">IWM_TX_CMD_FLG_NEXT_FRAME</dfn>	= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="4360">4360</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_TSF" title='IWM_TX_CMD_FLG_TSF' data-ref="IWM_TX_CMD_FLG_TSF" data-ref-filename="IWM_TX_CMD_FLG_TSF">IWM_TX_CMD_FLG_TSF</dfn>		= (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="4361">4361</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_CALIB" title='IWM_TX_CMD_FLG_CALIB' data-ref="IWM_TX_CMD_FLG_CALIB" data-ref-filename="IWM_TX_CMD_FLG_CALIB">IWM_TX_CMD_FLG_CALIB</dfn>		= (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="4362">4362</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_KEEP_SEQ_CTL" title='IWM_TX_CMD_FLG_KEEP_SEQ_CTL' data-ref="IWM_TX_CMD_FLG_KEEP_SEQ_CTL" data-ref-filename="IWM_TX_CMD_FLG_KEEP_SEQ_CTL">IWM_TX_CMD_FLG_KEEP_SEQ_CTL</dfn>	= (<var>1</var> &lt;&lt; <var>18</var>),</td></tr>
<tr><th id="4363">4363</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_AGG_START" title='IWM_TX_CMD_FLG_AGG_START' data-ref="IWM_TX_CMD_FLG_AGG_START" data-ref-filename="IWM_TX_CMD_FLG_AGG_START">IWM_TX_CMD_FLG_AGG_START</dfn>	= (<var>1</var> &lt;&lt; <var>19</var>),</td></tr>
<tr><th id="4364">4364</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_MH_PAD" title='IWM_TX_CMD_FLG_MH_PAD' data-ref="IWM_TX_CMD_FLG_MH_PAD" data-ref-filename="IWM_TX_CMD_FLG_MH_PAD">IWM_TX_CMD_FLG_MH_PAD</dfn>		= (<var>1</var> &lt;&lt; <var>20</var>),</td></tr>
<tr><th id="4365">4365</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_RESP_TO_DRV" title='IWM_TX_CMD_FLG_RESP_TO_DRV' data-ref="IWM_TX_CMD_FLG_RESP_TO_DRV" data-ref-filename="IWM_TX_CMD_FLG_RESP_TO_DRV">IWM_TX_CMD_FLG_RESP_TO_DRV</dfn>	= (<var>1</var> &lt;&lt; <var>21</var>),</td></tr>
<tr><th id="4366">4366</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_CCMP_AGG" title='IWM_TX_CMD_FLG_CCMP_AGG' data-ref="IWM_TX_CMD_FLG_CCMP_AGG" data-ref-filename="IWM_TX_CMD_FLG_CCMP_AGG">IWM_TX_CMD_FLG_CCMP_AGG</dfn>		= (<var>1</var> &lt;&lt; <var>22</var>),</td></tr>
<tr><th id="4367">4367</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_TKIP_MIC_DONE" title='IWM_TX_CMD_FLG_TKIP_MIC_DONE' data-ref="IWM_TX_CMD_FLG_TKIP_MIC_DONE" data-ref-filename="IWM_TX_CMD_FLG_TKIP_MIC_DONE">IWM_TX_CMD_FLG_TKIP_MIC_DONE</dfn>	= (<var>1</var> &lt;&lt; <var>23</var>),</td></tr>
<tr><th id="4368">4368</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_DUR" title='IWM_TX_CMD_FLG_DUR' data-ref="IWM_TX_CMD_FLG_DUR" data-ref-filename="IWM_TX_CMD_FLG_DUR">IWM_TX_CMD_FLG_DUR</dfn>		= (<var>1</var> &lt;&lt; <var>25</var>),</td></tr>
<tr><th id="4369">4369</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_FW_DROP" title='IWM_TX_CMD_FLG_FW_DROP' data-ref="IWM_TX_CMD_FLG_FW_DROP" data-ref-filename="IWM_TX_CMD_FLG_FW_DROP">IWM_TX_CMD_FLG_FW_DROP</dfn>		= (<var>1</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="4370">4370</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_EXEC_PAPD" title='IWM_TX_CMD_FLG_EXEC_PAPD' data-ref="IWM_TX_CMD_FLG_EXEC_PAPD" data-ref-filename="IWM_TX_CMD_FLG_EXEC_PAPD">IWM_TX_CMD_FLG_EXEC_PAPD</dfn>	= (<var>1</var> &lt;&lt; <var>27</var>),</td></tr>
<tr><th id="4371">4371</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_PAPD_TYPE" title='IWM_TX_CMD_FLG_PAPD_TYPE' data-ref="IWM_TX_CMD_FLG_PAPD_TYPE" data-ref-filename="IWM_TX_CMD_FLG_PAPD_TYPE">IWM_TX_CMD_FLG_PAPD_TYPE</dfn>	= (<var>1</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="4372">4372</th><td>	<dfn class="enum" id="IWM_TX_CMD_FLG_HCCA_CHUNK" title='IWM_TX_CMD_FLG_HCCA_CHUNK' data-ref="IWM_TX_CMD_FLG_HCCA_CHUNK" data-ref-filename="IWM_TX_CMD_FLG_HCCA_CHUNK">IWM_TX_CMD_FLG_HCCA_CHUNK</dfn>	= (<var>1</var> &lt;&lt; <var>31</var>)</td></tr>
<tr><th id="4373">4373</th><td>}; <i>/* IWM_TX_FLAGS_BITS_API_S_VER_1 */</i></td></tr>
<tr><th id="4374">4374</th><td></td></tr>
<tr><th id="4375">4375</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4376">4376</th><td><i class="doc"> * enum iwm_tx_pm_timeouts - pm timeout values in TX command</i></td></tr>
<tr><th id="4377">4377</th><td><i class="doc"> *<span class="command"> @IWM</span>_PM_FRAME_NONE: no need to suspend sleep mode</i></td></tr>
<tr><th id="4378">4378</th><td><i class="doc"> *<span class="command"> @IWM</span>_PM_FRAME_MGMT: fw suspend sleep mode for 100TU</i></td></tr>
<tr><th id="4379">4379</th><td><i class="doc"> *<span class="command"> @IWM</span>_PM_FRAME_ASSOC: fw suspend sleep mode for 10sec</i></td></tr>
<tr><th id="4380">4380</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4381">4381</th><td><b>enum</b> <dfn class="type def" id="iwm_tx_pm_timeouts" title='iwm_tx_pm_timeouts' data-ref="iwm_tx_pm_timeouts" data-ref-filename="iwm_tx_pm_timeouts">iwm_tx_pm_timeouts</dfn> {</td></tr>
<tr><th id="4382">4382</th><td>	<dfn class="enum" id="IWM_PM_FRAME_NONE" title='IWM_PM_FRAME_NONE' data-ref="IWM_PM_FRAME_NONE" data-ref-filename="IWM_PM_FRAME_NONE">IWM_PM_FRAME_NONE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="4383">4383</th><td>	<dfn class="enum" id="IWM_PM_FRAME_MGMT" title='IWM_PM_FRAME_MGMT' data-ref="IWM_PM_FRAME_MGMT" data-ref-filename="IWM_PM_FRAME_MGMT">IWM_PM_FRAME_MGMT</dfn>	= <var>2</var>,</td></tr>
<tr><th id="4384">4384</th><td>	<dfn class="enum" id="IWM_PM_FRAME_ASSOC" title='IWM_PM_FRAME_ASSOC' data-ref="IWM_PM_FRAME_ASSOC" data-ref-filename="IWM_PM_FRAME_ASSOC">IWM_PM_FRAME_ASSOC</dfn>	= <var>3</var>,</td></tr>
<tr><th id="4385">4385</th><td>};</td></tr>
<tr><th id="4386">4386</th><td></td></tr>
<tr><th id="4387">4387</th><td><i>/*</i></td></tr>
<tr><th id="4388">4388</th><td><i> * TX command security control</i></td></tr>
<tr><th id="4389">4389</th><td><i> */</i></td></tr>
<tr><th id="4390">4390</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_WEP" data-ref="_M/IWM_TX_CMD_SEC_WEP">IWM_TX_CMD_SEC_WEP</dfn>		0x01</u></td></tr>
<tr><th id="4391">4391</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_CCM" data-ref="_M/IWM_TX_CMD_SEC_CCM">IWM_TX_CMD_SEC_CCM</dfn>		0x02</u></td></tr>
<tr><th id="4392">4392</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_TKIP" data-ref="_M/IWM_TX_CMD_SEC_TKIP">IWM_TX_CMD_SEC_TKIP</dfn>		0x03</u></td></tr>
<tr><th id="4393">4393</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_EXT" data-ref="_M/IWM_TX_CMD_SEC_EXT">IWM_TX_CMD_SEC_EXT</dfn>		0x04</u></td></tr>
<tr><th id="4394">4394</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_MSK" data-ref="_M/IWM_TX_CMD_SEC_MSK">IWM_TX_CMD_SEC_MSK</dfn>		0x07</u></td></tr>
<tr><th id="4395">4395</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_WEP_KEY_IDX_POS" data-ref="_M/IWM_TX_CMD_SEC_WEP_KEY_IDX_POS">IWM_TX_CMD_SEC_WEP_KEY_IDX_POS</dfn>	6</u></td></tr>
<tr><th id="4396">4396</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_WEP_KEY_IDX_MSK" data-ref="_M/IWM_TX_CMD_SEC_WEP_KEY_IDX_MSK">IWM_TX_CMD_SEC_WEP_KEY_IDX_MSK</dfn>	0xc0</u></td></tr>
<tr><th id="4397">4397</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_SEC_KEY128" data-ref="_M/IWM_TX_CMD_SEC_KEY128">IWM_TX_CMD_SEC_KEY128</dfn>		0x08</u></td></tr>
<tr><th id="4398">4398</th><td></td></tr>
<tr><th id="4399">4399</th><td><i>/* TODO: how does these values are OK with only 16 bit variable??? */</i></td></tr>
<tr><th id="4400">4400</th><td><i>/*</i></td></tr>
<tr><th id="4401">4401</th><td><i> * TX command next frame info</i></td></tr>
<tr><th id="4402">4402</th><td><i> *</i></td></tr>
<tr><th id="4403">4403</th><td><i> * bits 0:2 - security control (IWM_TX_CMD_SEC_*)</i></td></tr>
<tr><th id="4404">4404</th><td><i> * bit 3 - immediate ACK required</i></td></tr>
<tr><th id="4405">4405</th><td><i> * bit 4 - rate is taken from STA table</i></td></tr>
<tr><th id="4406">4406</th><td><i> * bit 5 - frame belongs to BA stream</i></td></tr>
<tr><th id="4407">4407</th><td><i> * bit 6 - immediate BA response expected</i></td></tr>
<tr><th id="4408">4408</th><td><i> * bit 7 - unused</i></td></tr>
<tr><th id="4409">4409</th><td><i> * bits 8:15 - Station ID</i></td></tr>
<tr><th id="4410">4410</th><td><i> * bits 16:31 - rate</i></td></tr>
<tr><th id="4411">4411</th><td><i> */</i></td></tr>
<tr><th id="4412">4412</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_ACK_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_ACK_MSK">IWM_TX_CMD_NEXT_FRAME_ACK_MSK</dfn>		(0x8)</u></td></tr>
<tr><th id="4413">4413</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_STA_RATE_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_STA_RATE_MSK">IWM_TX_CMD_NEXT_FRAME_STA_RATE_MSK</dfn>	(0x10)</u></td></tr>
<tr><th id="4414">4414</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_BA_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_BA_MSK">IWM_TX_CMD_NEXT_FRAME_BA_MSK</dfn>		(0x20)</u></td></tr>
<tr><th id="4415">4415</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_IMM_BA_RSP_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_IMM_BA_RSP_MSK">IWM_TX_CMD_NEXT_FRAME_IMM_BA_RSP_MSK</dfn>	(0x40)</u></td></tr>
<tr><th id="4416">4416</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_FLAGS_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_FLAGS_MSK">IWM_TX_CMD_NEXT_FRAME_FLAGS_MSK</dfn>		(0xf8)</u></td></tr>
<tr><th id="4417">4417</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_STA_ID_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_STA_ID_MSK">IWM_TX_CMD_NEXT_FRAME_STA_ID_MSK</dfn>	(0xff00)</u></td></tr>
<tr><th id="4418">4418</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_STA_ID_POS" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_STA_ID_POS">IWM_TX_CMD_NEXT_FRAME_STA_ID_POS</dfn>	(8)</u></td></tr>
<tr><th id="4419">4419</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_RATE_MSK" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_RATE_MSK">IWM_TX_CMD_NEXT_FRAME_RATE_MSK</dfn>		(0xffff0000)</u></td></tr>
<tr><th id="4420">4420</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_NEXT_FRAME_RATE_POS" data-ref="_M/IWM_TX_CMD_NEXT_FRAME_RATE_POS">IWM_TX_CMD_NEXT_FRAME_RATE_POS</dfn>		(16)</u></td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td><i>/*</i></td></tr>
<tr><th id="4423">4423</th><td><i> * TX command Frame life time in us - to be written in pm_frame_timeout</i></td></tr>
<tr><th id="4424">4424</th><td><i> */</i></td></tr>
<tr><th id="4425">4425</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_LIFE_TIME_INFINITE" data-ref="_M/IWM_TX_CMD_LIFE_TIME_INFINITE">IWM_TX_CMD_LIFE_TIME_INFINITE</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="4426">4426</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_LIFE_TIME_DEFAULT" data-ref="_M/IWM_TX_CMD_LIFE_TIME_DEFAULT">IWM_TX_CMD_LIFE_TIME_DEFAULT</dfn>	2000000 /* 2000 ms*/</u></td></tr>
<tr><th id="4427">4427</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_LIFE_TIME_PROBE_RESP" data-ref="_M/IWM_TX_CMD_LIFE_TIME_PROBE_RESP">IWM_TX_CMD_LIFE_TIME_PROBE_RESP</dfn>	40000 /* 40 ms */</u></td></tr>
<tr><th id="4428">4428</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_CMD_LIFE_TIME_EXPIRED_FRAME" data-ref="_M/IWM_TX_CMD_LIFE_TIME_EXPIRED_FRAME">IWM_TX_CMD_LIFE_TIME_EXPIRED_FRAME</dfn>	0</u></td></tr>
<tr><th id="4429">4429</th><td></td></tr>
<tr><th id="4430">4430</th><td><i>/*</i></td></tr>
<tr><th id="4431">4431</th><td><i> * TID for non QoS frames - to be written in tid_tspec</i></td></tr>
<tr><th id="4432">4432</th><td><i> */</i></td></tr>
<tr><th id="4433">4433</th><td><u>#define <dfn class="macro" id="_M/IWM_TID_NON_QOS" data-ref="_M/IWM_TID_NON_QOS">IWM_TID_NON_QOS</dfn>	IWM_MAX_TID_COUNT</u></td></tr>
<tr><th id="4434">4434</th><td></td></tr>
<tr><th id="4435">4435</th><td><i>/*</i></td></tr>
<tr><th id="4436">4436</th><td><i> * Limits on the retransmissions - to be written in {data,rts}_retry_limit</i></td></tr>
<tr><th id="4437">4437</th><td><i> */</i></td></tr>
<tr><th id="4438">4438</th><td><u>#define <dfn class="macro" id="_M/IWM_DEFAULT_TX_RETRY" data-ref="_M/IWM_DEFAULT_TX_RETRY">IWM_DEFAULT_TX_RETRY</dfn>			15</u></td></tr>
<tr><th id="4439">4439</th><td><u>#define <dfn class="macro" id="_M/IWM_MGMT_DFAULT_RETRY_LIMIT" data-ref="_M/IWM_MGMT_DFAULT_RETRY_LIMIT">IWM_MGMT_DFAULT_RETRY_LIMIT</dfn>		3</u></td></tr>
<tr><th id="4440">4440</th><td><u>#define <dfn class="macro" id="_M/IWM_RTS_DFAULT_RETRY_LIMIT" data-ref="_M/IWM_RTS_DFAULT_RETRY_LIMIT">IWM_RTS_DFAULT_RETRY_LIMIT</dfn>		60</u></td></tr>
<tr><th id="4441">4441</th><td><u>#define <dfn class="macro" id="_M/IWM_BAR_DFAULT_RETRY_LIMIT" data-ref="_M/IWM_BAR_DFAULT_RETRY_LIMIT">IWM_BAR_DFAULT_RETRY_LIMIT</dfn>		60</u></td></tr>
<tr><th id="4442">4442</th><td><u>#define <dfn class="macro" id="_M/IWM_LOW_RETRY_LIMIT" data-ref="_M/IWM_LOW_RETRY_LIMIT">IWM_LOW_RETRY_LIMIT</dfn>			7</u></td></tr>
<tr><th id="4443">4443</th><td></td></tr>
<tr><th id="4444">4444</th><td><i>/* TODO: complete documentation for try_cnt and btkill_cnt */</i></td></tr>
<tr><th id="4445">4445</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4446">4446</th><td><i class="doc"> * struct iwm_tx_cmd - TX command struct to FW</i></td></tr>
<tr><th id="4447">4447</th><td><i class="doc"> * ( IWM_TX_CMD = 0x1c )</i></td></tr>
<tr><th id="4448">4448</th><td><i class="doc"> *<span class="command"> @len</span>: in bytes of the payload, see below for details</i></td></tr>
<tr><th id="4449">4449</th><td><i class="doc"> *<span class="command"> @next</span>_frame_len: same as len, but for next frame (0 if not applicable)</i></td></tr>
<tr><th id="4450">4450</th><td><i class="doc"> *	Used for fragmentation and bursting, but not in 11n aggregation.</i></td></tr>
<tr><th id="4451">4451</th><td><i class="doc"> *<span class="command"> @tx</span>_flags: combination of IWM_TX_CMD_FLG_*</i></td></tr>
<tr><th id="4452">4452</th><td><i class="doc"> * <span class="command">@rate</span>_n_flags: rate for *all* Tx attempts, if IWM_TX_CMD_FLG_STA_RATE_MSK is</i></td></tr>
<tr><th id="4453">4453</th><td><i class="doc"> *	cleared. Combination of IWM_RATE_MCS_*</i></td></tr>
<tr><th id="4454">4454</th><td><i class="doc"> * <span class="command">@st</span>a_id: index of destination station in FW station table</i></td></tr>
<tr><th id="4455">4455</th><td><i class="doc"> * <span class="command">@sec</span>_ctl: security control, IWM_TX_CMD_SEC_*</i></td></tr>
<tr><th id="4456">4456</th><td><i class="doc"> *<span class="command"> @initial</span>_rate_index: index into the rate table for initial TX attempt.</i></td></tr>
<tr><th id="4457">4457</th><td><i class="doc"> *	Applied if IWM_TX_CMD_FLG_STA_RATE_MSK is set, normally 0 for data frames.</i></td></tr>
<tr><th id="4458">4458</th><td><i class="doc"> *<span class="command"> @key</span>: security key</i></td></tr>
<tr><th id="4459">4459</th><td><i class="doc"> *<span class="command"> @next</span>_frame_flags: IWM_TX_CMD_SEC_* and IWM_TX_CMD_NEXT_FRAME_*</i></td></tr>
<tr><th id="4460">4460</th><td><i class="doc"> *<span class="command"> @life</span>_time: frame life time (usecs??)</i></td></tr>
<tr><th id="4461">4461</th><td><i class="doc"> *<span class="command"> @dram</span>_lsb_ptr: Physical address of scratch area in the command (try_cnt +</i></td></tr>
<tr><th id="4462">4462</th><td><i class="doc"> *	btkill_cnd + reserved), first 32 bits. "0" disables usage.</i></td></tr>
<tr><th id="4463">4463</th><td><i class="doc"> *<span class="command"> @dram</span>_msb_ptr: upper bits of the scratch physical address</i></td></tr>
<tr><th id="4464">4464</th><td><i class="doc"> *<span class="command"> @rts</span>_retry_limit: max attempts for RTS</i></td></tr>
<tr><th id="4465">4465</th><td><i class="doc"> * <span class="command">@data</span>_retry_limit: max attempts to send the data packet</i></td></tr>
<tr><th id="4466">4466</th><td><i class="doc"> *<span class="command"> @tid</span>_spec: TID/tspec</i></td></tr>
<tr><th id="4467">4467</th><td><i class="doc"> *<span class="command"> @pm</span>_frame_timeout: PM TX frame timeout</i></td></tr>
<tr><th id="4468">4468</th><td><i class="doc"> *<span class="command"> @driver</span>_txop: duration od EDCA TXOP, in 32-usec units. Set this if not</i></td></tr>
<tr><th id="4469">4469</th><td><i class="doc"> *	specified by HCCA protocol</i></td></tr>
<tr><th id="4470">4470</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4471">4471</th><td><i class="doc"> * The byte count (both len and next_frame_len) includes MAC header</i></td></tr>
<tr><th id="4472">4472</th><td><i class="doc"> * (24/26/30/32 bytes)</i></td></tr>
<tr><th id="4473">4473</th><td><i class="doc"> * + 2 bytes pad if 26/30 header size</i></td></tr>
<tr><th id="4474">4474</th><td><i class="doc"> * + 8 byte IV for CCM or TKIP (not used for WEP)</i></td></tr>
<tr><th id="4475">4475</th><td><i class="doc"> * + Data payload</i></td></tr>
<tr><th id="4476">4476</th><td><i class="doc"> * + 8-byte MIC (not used for CCM/WEP)</i></td></tr>
<tr><th id="4477">4477</th><td><i class="doc"> * It does not include post-MAC padding, i.e.,</i></td></tr>
<tr><th id="4478">4478</th><td><i class="doc"> * MIC (CCM) 8 bytes, ICV (WEP/TKIP/CKIP) 4 bytes, CRC 4 bytes.</i></td></tr>
<tr><th id="4479">4479</th><td><i class="doc"> * Range of len: 14-2342 bytes.</i></td></tr>
<tr><th id="4480">4480</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4481">4481</th><td><i class="doc"> * After the struct fields the MAC header is placed, plus any padding,</i></td></tr>
<tr><th id="4482">4482</th><td><i class="doc"> * and then the actial payload.</i></td></tr>
<tr><th id="4483">4483</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4484">4484</th><td><b>struct</b> <dfn class="type def" id="iwm_tx_cmd" title='iwm_tx_cmd' data-ref="iwm_tx_cmd" data-ref-filename="iwm_tx_cmd">iwm_tx_cmd</dfn> {</td></tr>
<tr><th id="4485">4485</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::len" title='iwm_tx_cmd::len' data-ref="iwm_tx_cmd::len" data-ref-filename="iwm_tx_cmd..len">len</dfn>;</td></tr>
<tr><th id="4486">4486</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::next_frame_len" title='iwm_tx_cmd::next_frame_len' data-ref="iwm_tx_cmd::next_frame_len" data-ref-filename="iwm_tx_cmd..next_frame_len">next_frame_len</dfn>;</td></tr>
<tr><th id="4487">4487</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_cmd::tx_flags" title='iwm_tx_cmd::tx_flags' data-ref="iwm_tx_cmd::tx_flags" data-ref-filename="iwm_tx_cmd..tx_flags">tx_flags</dfn>;</td></tr>
<tr><th id="4488">4488</th><td>	<b>struct</b> {</td></tr>
<tr><th id="4489">4489</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::(anonymous)::try_cnt" title='iwm_tx_cmd::(anonymous struct)::try_cnt' data-ref="iwm_tx_cmd::(anonymous)::try_cnt" data-ref-filename="iwm_tx_cmd..(anonymous)..try_cnt">try_cnt</dfn>;</td></tr>
<tr><th id="4490">4490</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::(anonymous)::btkill_cnt" title='iwm_tx_cmd::(anonymous struct)::btkill_cnt' data-ref="iwm_tx_cmd::(anonymous)::btkill_cnt" data-ref-filename="iwm_tx_cmd..(anonymous)..btkill_cnt">btkill_cnt</dfn>;</td></tr>
<tr><th id="4491">4491</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::(anonymous)::reserved" title='iwm_tx_cmd::(anonymous struct)::reserved' data-ref="iwm_tx_cmd::(anonymous)::reserved" data-ref-filename="iwm_tx_cmd..(anonymous)..reserved">reserved</dfn>;</td></tr>
<tr><th id="4492">4492</th><td>	} <dfn class="decl field" id="iwm_tx_cmd::scratch" title='iwm_tx_cmd::scratch' data-ref="iwm_tx_cmd::scratch" data-ref-filename="iwm_tx_cmd..scratch">scratch</dfn>; <i>/* DRAM_SCRATCH_API_U_VER_1 */</i></td></tr>
<tr><th id="4493">4493</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_cmd::rate_n_flags" title='iwm_tx_cmd::rate_n_flags' data-ref="iwm_tx_cmd::rate_n_flags" data-ref-filename="iwm_tx_cmd..rate_n_flags">rate_n_flags</dfn>;</td></tr>
<tr><th id="4494">4494</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::sta_id" title='iwm_tx_cmd::sta_id' data-ref="iwm_tx_cmd::sta_id" data-ref-filename="iwm_tx_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="4495">4495</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::sec_ctl" title='iwm_tx_cmd::sec_ctl' data-ref="iwm_tx_cmd::sec_ctl" data-ref-filename="iwm_tx_cmd..sec_ctl">sec_ctl</dfn>;</td></tr>
<tr><th id="4496">4496</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::initial_rate_index" title='iwm_tx_cmd::initial_rate_index' data-ref="iwm_tx_cmd::initial_rate_index" data-ref-filename="iwm_tx_cmd..initial_rate_index">initial_rate_index</dfn>;</td></tr>
<tr><th id="4497">4497</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::reserved2" title='iwm_tx_cmd::reserved2' data-ref="iwm_tx_cmd::reserved2" data-ref-filename="iwm_tx_cmd..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="4498">4498</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::key" title='iwm_tx_cmd::key' data-ref="iwm_tx_cmd::key" data-ref-filename="iwm_tx_cmd..key">key</dfn>[<var>16</var>];</td></tr>
<tr><th id="4499">4499</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::next_frame_flags" title='iwm_tx_cmd::next_frame_flags' data-ref="iwm_tx_cmd::next_frame_flags" data-ref-filename="iwm_tx_cmd..next_frame_flags">next_frame_flags</dfn>;</td></tr>
<tr><th id="4500">4500</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::reserved3" title='iwm_tx_cmd::reserved3' data-ref="iwm_tx_cmd::reserved3" data-ref-filename="iwm_tx_cmd..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="4501">4501</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_cmd::life_time" title='iwm_tx_cmd::life_time' data-ref="iwm_tx_cmd::life_time" data-ref-filename="iwm_tx_cmd..life_time">life_time</dfn>;</td></tr>
<tr><th id="4502">4502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_cmd::dram_lsb_ptr" title='iwm_tx_cmd::dram_lsb_ptr' data-ref="iwm_tx_cmd::dram_lsb_ptr" data-ref-filename="iwm_tx_cmd..dram_lsb_ptr">dram_lsb_ptr</dfn>;</td></tr>
<tr><th id="4503">4503</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::dram_msb_ptr" title='iwm_tx_cmd::dram_msb_ptr' data-ref="iwm_tx_cmd::dram_msb_ptr" data-ref-filename="iwm_tx_cmd..dram_msb_ptr">dram_msb_ptr</dfn>;</td></tr>
<tr><th id="4504">4504</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::rts_retry_limit" title='iwm_tx_cmd::rts_retry_limit' data-ref="iwm_tx_cmd::rts_retry_limit" data-ref-filename="iwm_tx_cmd..rts_retry_limit">rts_retry_limit</dfn>;</td></tr>
<tr><th id="4505">4505</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::data_retry_limit" title='iwm_tx_cmd::data_retry_limit' data-ref="iwm_tx_cmd::data_retry_limit" data-ref-filename="iwm_tx_cmd..data_retry_limit">data_retry_limit</dfn>;</td></tr>
<tr><th id="4506">4506</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::tid_tspec" title='iwm_tx_cmd::tid_tspec' data-ref="iwm_tx_cmd::tid_tspec" data-ref-filename="iwm_tx_cmd..tid_tspec">tid_tspec</dfn>;</td></tr>
<tr><th id="4507">4507</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::pm_frame_timeout" title='iwm_tx_cmd::pm_frame_timeout' data-ref="iwm_tx_cmd::pm_frame_timeout" data-ref-filename="iwm_tx_cmd..pm_frame_timeout">pm_frame_timeout</dfn>;</td></tr>
<tr><th id="4508">4508</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_cmd::driver_txop" title='iwm_tx_cmd::driver_txop' data-ref="iwm_tx_cmd::driver_txop" data-ref-filename="iwm_tx_cmd..driver_txop">driver_txop</dfn>;</td></tr>
<tr><th id="4509">4509</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_cmd::payload" title='iwm_tx_cmd::payload' data-ref="iwm_tx_cmd::payload" data-ref-filename="iwm_tx_cmd..payload">payload</dfn>[<var>0</var>];</td></tr>
<tr><th id="4510">4510</th><td>	<b>struct</b> <a class="type" href="../../net80211/ieee80211.h.html#ieee80211_frame" title='ieee80211_frame' data-ref="ieee80211_frame" data-ref-filename="ieee80211_frame">ieee80211_frame</a> <dfn class="decl field" id="iwm_tx_cmd::hdr" title='iwm_tx_cmd::hdr' data-ref="iwm_tx_cmd::hdr" data-ref-filename="iwm_tx_cmd..hdr">hdr</dfn>[<var>0</var>];</td></tr>
<tr><th id="4511">4511</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TX_CMD_API_S_VER_3 */</i></td></tr>
<tr><th id="4512">4512</th><td></td></tr>
<tr><th id="4513">4513</th><td><i>/*</i></td></tr>
<tr><th id="4514">4514</th><td><i> * TX response related data</i></td></tr>
<tr><th id="4515">4515</th><td><i> */</i></td></tr>
<tr><th id="4516">4516</th><td></td></tr>
<tr><th id="4517">4517</th><td><i>/*</i></td></tr>
<tr><th id="4518">4518</th><td><i> * enum iwm_tx_status - status that is returned by the fw after attempts to Tx</i></td></tr>
<tr><th id="4519">4519</th><td><i> * @IWM_TX_STATUS_SUCCESS:</i></td></tr>
<tr><th id="4520">4520</th><td><i> * @IWM_TX_STATUS_DIRECT_DONE:</i></td></tr>
<tr><th id="4521">4521</th><td><i> * @IWM_TX_STATUS_POSTPONE_DELAY:</i></td></tr>
<tr><th id="4522">4522</th><td><i> * @IWM_TX_STATUS_POSTPONE_FEW_BYTES:</i></td></tr>
<tr><th id="4523">4523</th><td><i> * @IWM_TX_STATUS_POSTPONE_BT_PRIO:</i></td></tr>
<tr><th id="4524">4524</th><td><i> * @IWM_TX_STATUS_POSTPONE_QUIET_PERIOD:</i></td></tr>
<tr><th id="4525">4525</th><td><i> * @IWM_TX_STATUS_POSTPONE_CALC_TTAK:</i></td></tr>
<tr><th id="4526">4526</th><td><i> * @IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY:</i></td></tr>
<tr><th id="4527">4527</th><td><i> * @IWM_TX_STATUS_FAIL_SHORT_LIMIT:</i></td></tr>
<tr><th id="4528">4528</th><td><i> * @IWM_TX_STATUS_FAIL_LONG_LIMIT:</i></td></tr>
<tr><th id="4529">4529</th><td><i> * @IWM_TX_STATUS_FAIL_UNDERRUN:</i></td></tr>
<tr><th id="4530">4530</th><td><i> * @IWM_TX_STATUS_FAIL_DRAIN_FLOW:</i></td></tr>
<tr><th id="4531">4531</th><td><i> * @IWM_TX_STATUS_FAIL_RFKILL_FLUSH:</i></td></tr>
<tr><th id="4532">4532</th><td><i> * @IWM_TX_STATUS_FAIL_LIFE_EXPIRE:</i></td></tr>
<tr><th id="4533">4533</th><td><i> * @IWM_TX_STATUS_FAIL_DEST_PS:</i></td></tr>
<tr><th id="4534">4534</th><td><i> * @IWM_TX_STATUS_FAIL_HOST_ABORTED:</i></td></tr>
<tr><th id="4535">4535</th><td><i> * @IWM_TX_STATUS_FAIL_BT_RETRY:</i></td></tr>
<tr><th id="4536">4536</th><td><i> * @IWM_TX_STATUS_FAIL_STA_INVALID:</i></td></tr>
<tr><th id="4537">4537</th><td><i> * @IWM_TX_TATUS_FAIL_FRAG_DROPPED:</i></td></tr>
<tr><th id="4538">4538</th><td><i> * @IWM_TX_STATUS_FAIL_TID_DISABLE:</i></td></tr>
<tr><th id="4539">4539</th><td><i> * @IWM_TX_STATUS_FAIL_FIFO_FLUSHED:</i></td></tr>
<tr><th id="4540">4540</th><td><i> * @IWM_TX_STATUS_FAIL_SMALL_CF_POLL:</i></td></tr>
<tr><th id="4541">4541</th><td><i> * @IWM_TX_STATUS_FAIL_FW_DROP:</i></td></tr>
<tr><th id="4542">4542</th><td><i> * @IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH: mismatch between color of Tx cmd and</i></td></tr>
<tr><th id="4543">4543</th><td><i> *	STA table</i></td></tr>
<tr><th id="4544">4544</th><td><i> * @IWM_TX_FRAME_STATUS_INTERNAL_ABORT:</i></td></tr>
<tr><th id="4545">4545</th><td><i> * @IWM_TX_MODE_MSK:</i></td></tr>
<tr><th id="4546">4546</th><td><i> * @IWM_TX_MODE_NO_BURST:</i></td></tr>
<tr><th id="4547">4547</th><td><i> * @IWM_TX_MODE_IN_BURST_SEQ:</i></td></tr>
<tr><th id="4548">4548</th><td><i> * @IWM_TX_MODE_FIRST_IN_BURST:</i></td></tr>
<tr><th id="4549">4549</th><td><i> * @IWM_TX_QUEUE_NUM_MSK:</i></td></tr>
<tr><th id="4550">4550</th><td><i> *</i></td></tr>
<tr><th id="4551">4551</th><td><i> * Valid only if frame_count =1</i></td></tr>
<tr><th id="4552">4552</th><td><i> * TODO: complete documentation</i></td></tr>
<tr><th id="4553">4553</th><td><i> */</i></td></tr>
<tr><th id="4554">4554</th><td><b>enum</b> <dfn class="type def" id="iwm_tx_status" title='iwm_tx_status' data-ref="iwm_tx_status" data-ref-filename="iwm_tx_status">iwm_tx_status</dfn> {</td></tr>
<tr><th id="4555">4555</th><td>	<dfn class="enum" id="IWM_TX_STATUS_MSK" title='IWM_TX_STATUS_MSK' data-ref="IWM_TX_STATUS_MSK" data-ref-filename="IWM_TX_STATUS_MSK">IWM_TX_STATUS_MSK</dfn> = <var>0x000000ff</var>,</td></tr>
<tr><th id="4556">4556</th><td>	<dfn class="enum" id="IWM_TX_STATUS_SUCCESS" title='IWM_TX_STATUS_SUCCESS' data-ref="IWM_TX_STATUS_SUCCESS" data-ref-filename="IWM_TX_STATUS_SUCCESS">IWM_TX_STATUS_SUCCESS</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="4557">4557</th><td>	<dfn class="enum" id="IWM_TX_STATUS_DIRECT_DONE" title='IWM_TX_STATUS_DIRECT_DONE' data-ref="IWM_TX_STATUS_DIRECT_DONE" data-ref-filename="IWM_TX_STATUS_DIRECT_DONE">IWM_TX_STATUS_DIRECT_DONE</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="4558">4558</th><td>	<i>/* postpone TX */</i></td></tr>
<tr><th id="4559">4559</th><td>	<dfn class="enum" id="IWM_TX_STATUS_POSTPONE_DELAY" title='IWM_TX_STATUS_POSTPONE_DELAY' data-ref="IWM_TX_STATUS_POSTPONE_DELAY" data-ref-filename="IWM_TX_STATUS_POSTPONE_DELAY">IWM_TX_STATUS_POSTPONE_DELAY</dfn> = <var>0x40</var>,</td></tr>
<tr><th id="4560">4560</th><td>	<dfn class="enum" id="IWM_TX_STATUS_POSTPONE_FEW_BYTES" title='IWM_TX_STATUS_POSTPONE_FEW_BYTES' data-ref="IWM_TX_STATUS_POSTPONE_FEW_BYTES" data-ref-filename="IWM_TX_STATUS_POSTPONE_FEW_BYTES">IWM_TX_STATUS_POSTPONE_FEW_BYTES</dfn> = <var>0x41</var>,</td></tr>
<tr><th id="4561">4561</th><td>	<dfn class="enum" id="IWM_TX_STATUS_POSTPONE_BT_PRIO" title='IWM_TX_STATUS_POSTPONE_BT_PRIO' data-ref="IWM_TX_STATUS_POSTPONE_BT_PRIO" data-ref-filename="IWM_TX_STATUS_POSTPONE_BT_PRIO">IWM_TX_STATUS_POSTPONE_BT_PRIO</dfn> = <var>0x42</var>,</td></tr>
<tr><th id="4562">4562</th><td>	<dfn class="enum" id="IWM_TX_STATUS_POSTPONE_QUIET_PERIOD" title='IWM_TX_STATUS_POSTPONE_QUIET_PERIOD' data-ref="IWM_TX_STATUS_POSTPONE_QUIET_PERIOD" data-ref-filename="IWM_TX_STATUS_POSTPONE_QUIET_PERIOD">IWM_TX_STATUS_POSTPONE_QUIET_PERIOD</dfn> = <var>0x43</var>,</td></tr>
<tr><th id="4563">4563</th><td>	<dfn class="enum" id="IWM_TX_STATUS_POSTPONE_CALC_TTAK" title='IWM_TX_STATUS_POSTPONE_CALC_TTAK' data-ref="IWM_TX_STATUS_POSTPONE_CALC_TTAK" data-ref-filename="IWM_TX_STATUS_POSTPONE_CALC_TTAK">IWM_TX_STATUS_POSTPONE_CALC_TTAK</dfn> = <var>0x44</var>,</td></tr>
<tr><th id="4564">4564</th><td>	<i>/* abort TX */</i></td></tr>
<tr><th id="4565">4565</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY" title='IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY' data-ref="IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY" data-ref-filename="IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY">IWM_TX_STATUS_FAIL_INTERNAL_CROSSED_RETRY</dfn> = <var>0x81</var>,</td></tr>
<tr><th id="4566">4566</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_SHORT_LIMIT" title='IWM_TX_STATUS_FAIL_SHORT_LIMIT' data-ref="IWM_TX_STATUS_FAIL_SHORT_LIMIT" data-ref-filename="IWM_TX_STATUS_FAIL_SHORT_LIMIT">IWM_TX_STATUS_FAIL_SHORT_LIMIT</dfn> = <var>0x82</var>,</td></tr>
<tr><th id="4567">4567</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_LONG_LIMIT" title='IWM_TX_STATUS_FAIL_LONG_LIMIT' data-ref="IWM_TX_STATUS_FAIL_LONG_LIMIT" data-ref-filename="IWM_TX_STATUS_FAIL_LONG_LIMIT">IWM_TX_STATUS_FAIL_LONG_LIMIT</dfn> = <var>0x83</var>,</td></tr>
<tr><th id="4568">4568</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_UNDERRUN" title='IWM_TX_STATUS_FAIL_UNDERRUN' data-ref="IWM_TX_STATUS_FAIL_UNDERRUN" data-ref-filename="IWM_TX_STATUS_FAIL_UNDERRUN">IWM_TX_STATUS_FAIL_UNDERRUN</dfn> = <var>0x84</var>,</td></tr>
<tr><th id="4569">4569</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_DRAIN_FLOW" title='IWM_TX_STATUS_FAIL_DRAIN_FLOW' data-ref="IWM_TX_STATUS_FAIL_DRAIN_FLOW" data-ref-filename="IWM_TX_STATUS_FAIL_DRAIN_FLOW">IWM_TX_STATUS_FAIL_DRAIN_FLOW</dfn> = <var>0x85</var>,</td></tr>
<tr><th id="4570">4570</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_RFKILL_FLUSH" title='IWM_TX_STATUS_FAIL_RFKILL_FLUSH' data-ref="IWM_TX_STATUS_FAIL_RFKILL_FLUSH" data-ref-filename="IWM_TX_STATUS_FAIL_RFKILL_FLUSH">IWM_TX_STATUS_FAIL_RFKILL_FLUSH</dfn> = <var>0x86</var>,</td></tr>
<tr><th id="4571">4571</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_LIFE_EXPIRE" title='IWM_TX_STATUS_FAIL_LIFE_EXPIRE' data-ref="IWM_TX_STATUS_FAIL_LIFE_EXPIRE" data-ref-filename="IWM_TX_STATUS_FAIL_LIFE_EXPIRE">IWM_TX_STATUS_FAIL_LIFE_EXPIRE</dfn> = <var>0x87</var>,</td></tr>
<tr><th id="4572">4572</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_DEST_PS" title='IWM_TX_STATUS_FAIL_DEST_PS' data-ref="IWM_TX_STATUS_FAIL_DEST_PS" data-ref-filename="IWM_TX_STATUS_FAIL_DEST_PS">IWM_TX_STATUS_FAIL_DEST_PS</dfn> = <var>0x88</var>,</td></tr>
<tr><th id="4573">4573</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_HOST_ABORTED" title='IWM_TX_STATUS_FAIL_HOST_ABORTED' data-ref="IWM_TX_STATUS_FAIL_HOST_ABORTED" data-ref-filename="IWM_TX_STATUS_FAIL_HOST_ABORTED">IWM_TX_STATUS_FAIL_HOST_ABORTED</dfn> = <var>0x89</var>,</td></tr>
<tr><th id="4574">4574</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_BT_RETRY" title='IWM_TX_STATUS_FAIL_BT_RETRY' data-ref="IWM_TX_STATUS_FAIL_BT_RETRY" data-ref-filename="IWM_TX_STATUS_FAIL_BT_RETRY">IWM_TX_STATUS_FAIL_BT_RETRY</dfn> = <var>0x8a</var>,</td></tr>
<tr><th id="4575">4575</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_STA_INVALID" title='IWM_TX_STATUS_FAIL_STA_INVALID' data-ref="IWM_TX_STATUS_FAIL_STA_INVALID" data-ref-filename="IWM_TX_STATUS_FAIL_STA_INVALID">IWM_TX_STATUS_FAIL_STA_INVALID</dfn> = <var>0x8b</var>,</td></tr>
<tr><th id="4576">4576</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_FRAG_DROPPED" title='IWM_TX_STATUS_FAIL_FRAG_DROPPED' data-ref="IWM_TX_STATUS_FAIL_FRAG_DROPPED" data-ref-filename="IWM_TX_STATUS_FAIL_FRAG_DROPPED">IWM_TX_STATUS_FAIL_FRAG_DROPPED</dfn> = <var>0x8c</var>,</td></tr>
<tr><th id="4577">4577</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_TID_DISABLE" title='IWM_TX_STATUS_FAIL_TID_DISABLE' data-ref="IWM_TX_STATUS_FAIL_TID_DISABLE" data-ref-filename="IWM_TX_STATUS_FAIL_TID_DISABLE">IWM_TX_STATUS_FAIL_TID_DISABLE</dfn> = <var>0x8d</var>,</td></tr>
<tr><th id="4578">4578</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_FIFO_FLUSHED" title='IWM_TX_STATUS_FAIL_FIFO_FLUSHED' data-ref="IWM_TX_STATUS_FAIL_FIFO_FLUSHED" data-ref-filename="IWM_TX_STATUS_FAIL_FIFO_FLUSHED">IWM_TX_STATUS_FAIL_FIFO_FLUSHED</dfn> = <var>0x8e</var>,</td></tr>
<tr><th id="4579">4579</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_SMALL_CF_POLL" title='IWM_TX_STATUS_FAIL_SMALL_CF_POLL' data-ref="IWM_TX_STATUS_FAIL_SMALL_CF_POLL" data-ref-filename="IWM_TX_STATUS_FAIL_SMALL_CF_POLL">IWM_TX_STATUS_FAIL_SMALL_CF_POLL</dfn> = <var>0x8f</var>,</td></tr>
<tr><th id="4580">4580</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_FW_DROP" title='IWM_TX_STATUS_FAIL_FW_DROP' data-ref="IWM_TX_STATUS_FAIL_FW_DROP" data-ref-filename="IWM_TX_STATUS_FAIL_FW_DROP">IWM_TX_STATUS_FAIL_FW_DROP</dfn> = <var>0x90</var>,</td></tr>
<tr><th id="4581">4581</th><td>	<dfn class="enum" id="IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH" title='IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH' data-ref="IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH" data-ref-filename="IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH">IWM_TX_STATUS_FAIL_STA_COLOR_MISMATCH</dfn> = <var>0x91</var>,</td></tr>
<tr><th id="4582">4582</th><td>	<dfn class="enum" id="IWM_TX_STATUS_INTERNAL_ABORT" title='IWM_TX_STATUS_INTERNAL_ABORT' data-ref="IWM_TX_STATUS_INTERNAL_ABORT" data-ref-filename="IWM_TX_STATUS_INTERNAL_ABORT">IWM_TX_STATUS_INTERNAL_ABORT</dfn> = <var>0x92</var>,</td></tr>
<tr><th id="4583">4583</th><td>	<dfn class="enum" id="IWM_TX_MODE_MSK" title='IWM_TX_MODE_MSK' data-ref="IWM_TX_MODE_MSK" data-ref-filename="IWM_TX_MODE_MSK">IWM_TX_MODE_MSK</dfn> = <var>0x00000f00</var>,</td></tr>
<tr><th id="4584">4584</th><td>	<dfn class="enum" id="IWM_TX_MODE_NO_BURST" title='IWM_TX_MODE_NO_BURST' data-ref="IWM_TX_MODE_NO_BURST" data-ref-filename="IWM_TX_MODE_NO_BURST">IWM_TX_MODE_NO_BURST</dfn> = <var>0x00000000</var>,</td></tr>
<tr><th id="4585">4585</th><td>	<dfn class="enum" id="IWM_TX_MODE_IN_BURST_SEQ" title='IWM_TX_MODE_IN_BURST_SEQ' data-ref="IWM_TX_MODE_IN_BURST_SEQ" data-ref-filename="IWM_TX_MODE_IN_BURST_SEQ">IWM_TX_MODE_IN_BURST_SEQ</dfn> = <var>0x00000100</var>,</td></tr>
<tr><th id="4586">4586</th><td>	<dfn class="enum" id="IWM_TX_MODE_FIRST_IN_BURST" title='IWM_TX_MODE_FIRST_IN_BURST' data-ref="IWM_TX_MODE_FIRST_IN_BURST" data-ref-filename="IWM_TX_MODE_FIRST_IN_BURST">IWM_TX_MODE_FIRST_IN_BURST</dfn> = <var>0x00000200</var>,</td></tr>
<tr><th id="4587">4587</th><td>	<dfn class="enum" id="IWM_TX_QUEUE_NUM_MSK" title='IWM_TX_QUEUE_NUM_MSK' data-ref="IWM_TX_QUEUE_NUM_MSK" data-ref-filename="IWM_TX_QUEUE_NUM_MSK">IWM_TX_QUEUE_NUM_MSK</dfn> = <var>0x0001f000</var>,</td></tr>
<tr><th id="4588">4588</th><td>	<dfn class="enum" id="IWM_TX_NARROW_BW_MSK" title='IWM_TX_NARROW_BW_MSK' data-ref="IWM_TX_NARROW_BW_MSK" data-ref-filename="IWM_TX_NARROW_BW_MSK">IWM_TX_NARROW_BW_MSK</dfn> = <var>0x00060000</var>,</td></tr>
<tr><th id="4589">4589</th><td>	<dfn class="enum" id="IWM_TX_NARROW_BW_1DIV2" title='IWM_TX_NARROW_BW_1DIV2' data-ref="IWM_TX_NARROW_BW_1DIV2" data-ref-filename="IWM_TX_NARROW_BW_1DIV2">IWM_TX_NARROW_BW_1DIV2</dfn> = <var>0x00020000</var>,</td></tr>
<tr><th id="4590">4590</th><td>	<dfn class="enum" id="IWM_TX_NARROW_BW_1DIV4" title='IWM_TX_NARROW_BW_1DIV4' data-ref="IWM_TX_NARROW_BW_1DIV4" data-ref-filename="IWM_TX_NARROW_BW_1DIV4">IWM_TX_NARROW_BW_1DIV4</dfn> = <var>0x00040000</var>,</td></tr>
<tr><th id="4591">4591</th><td>	<dfn class="enum" id="IWM_TX_NARROW_BW_1DIV8" title='IWM_TX_NARROW_BW_1DIV8' data-ref="IWM_TX_NARROW_BW_1DIV8" data-ref-filename="IWM_TX_NARROW_BW_1DIV8">IWM_TX_NARROW_BW_1DIV8</dfn> = <var>0x00060000</var>,</td></tr>
<tr><th id="4592">4592</th><td>};</td></tr>
<tr><th id="4593">4593</th><td></td></tr>
<tr><th id="4594">4594</th><td><i>/*</i></td></tr>
<tr><th id="4595">4595</th><td><i> * enum iwm_tx_agg_status - TX aggregation status</i></td></tr>
<tr><th id="4596">4596</th><td><i> * @IWM_AGG_TX_STATE_STATUS_MSK:</i></td></tr>
<tr><th id="4597">4597</th><td><i> * @IWM_AGG_TX_STATE_TRANSMITTED:</i></td></tr>
<tr><th id="4598">4598</th><td><i> * @IWM_AGG_TX_STATE_UNDERRUN:</i></td></tr>
<tr><th id="4599">4599</th><td><i> * @IWM_AGG_TX_STATE_BT_PRIO:</i></td></tr>
<tr><th id="4600">4600</th><td><i> * @IWM_AGG_TX_STATE_FEW_BYTES:</i></td></tr>
<tr><th id="4601">4601</th><td><i> * @IWM_AGG_TX_STATE_ABORT:</i></td></tr>
<tr><th id="4602">4602</th><td><i> * @IWM_AGG_TX_STATE_LAST_SENT_TTL:</i></td></tr>
<tr><th id="4603">4603</th><td><i> * @IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT:</i></td></tr>
<tr><th id="4604">4604</th><td><i> * @IWM_AGG_TX_STATE_LAST_SENT_BT_KILL:</i></td></tr>
<tr><th id="4605">4605</th><td><i> * @IWM_AGG_TX_STATE_SCD_QUERY:</i></td></tr>
<tr><th id="4606">4606</th><td><i> * @IWM_AGG_TX_STATE_TEST_BAD_CRC32:</i></td></tr>
<tr><th id="4607">4607</th><td><i> * @IWM_AGG_TX_STATE_RESPONSE:</i></td></tr>
<tr><th id="4608">4608</th><td><i> * @IWM_AGG_TX_STATE_DUMP_TX:</i></td></tr>
<tr><th id="4609">4609</th><td><i> * @IWM_AGG_TX_STATE_DELAY_TX:</i></td></tr>
<tr><th id="4610">4610</th><td><i> * @IWM_AGG_TX_STATE_TRY_CNT_MSK: Retry count for 1st frame in aggregation (retries</i></td></tr>
<tr><th id="4611">4611</th><td><i> *	occur if tx failed for this frame when it was a member of a previous</i></td></tr>
<tr><th id="4612">4612</th><td><i> *	aggregation block). If rate scaling is used, retry count indicates the</i></td></tr>
<tr><th id="4613">4613</th><td><i> *	rate table entry used for all frames in the new agg.</i></td></tr>
<tr><th id="4614">4614</th><td><i> *@ IWM_AGG_TX_STATE_SEQ_NUM_MSK: Command ID and sequence number of Tx command for</i></td></tr>
<tr><th id="4615">4615</th><td><i> *	this frame</i></td></tr>
<tr><th id="4616">4616</th><td><i> *</i></td></tr>
<tr><th id="4617">4617</th><td><i> * TODO: complete documentation</i></td></tr>
<tr><th id="4618">4618</th><td><i> */</i></td></tr>
<tr><th id="4619">4619</th><td><b>enum</b> <dfn class="type def" id="iwm_tx_agg_status" title='iwm_tx_agg_status' data-ref="iwm_tx_agg_status" data-ref-filename="iwm_tx_agg_status">iwm_tx_agg_status</dfn> {</td></tr>
<tr><th id="4620">4620</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_STATUS_MSK" title='IWM_AGG_TX_STATE_STATUS_MSK' data-ref="IWM_AGG_TX_STATE_STATUS_MSK" data-ref-filename="IWM_AGG_TX_STATE_STATUS_MSK">IWM_AGG_TX_STATE_STATUS_MSK</dfn> = <var>0x00fff</var>,</td></tr>
<tr><th id="4621">4621</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_TRANSMITTED" title='IWM_AGG_TX_STATE_TRANSMITTED' data-ref="IWM_AGG_TX_STATE_TRANSMITTED" data-ref-filename="IWM_AGG_TX_STATE_TRANSMITTED">IWM_AGG_TX_STATE_TRANSMITTED</dfn> = <var>0x000</var>,</td></tr>
<tr><th id="4622">4622</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_UNDERRUN" title='IWM_AGG_TX_STATE_UNDERRUN' data-ref="IWM_AGG_TX_STATE_UNDERRUN" data-ref-filename="IWM_AGG_TX_STATE_UNDERRUN">IWM_AGG_TX_STATE_UNDERRUN</dfn> = <var>0x001</var>,</td></tr>
<tr><th id="4623">4623</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_BT_PRIO" title='IWM_AGG_TX_STATE_BT_PRIO' data-ref="IWM_AGG_TX_STATE_BT_PRIO" data-ref-filename="IWM_AGG_TX_STATE_BT_PRIO">IWM_AGG_TX_STATE_BT_PRIO</dfn> = <var>0x002</var>,</td></tr>
<tr><th id="4624">4624</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_FEW_BYTES" title='IWM_AGG_TX_STATE_FEW_BYTES' data-ref="IWM_AGG_TX_STATE_FEW_BYTES" data-ref-filename="IWM_AGG_TX_STATE_FEW_BYTES">IWM_AGG_TX_STATE_FEW_BYTES</dfn> = <var>0x004</var>,</td></tr>
<tr><th id="4625">4625</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_ABORT" title='IWM_AGG_TX_STATE_ABORT' data-ref="IWM_AGG_TX_STATE_ABORT" data-ref-filename="IWM_AGG_TX_STATE_ABORT">IWM_AGG_TX_STATE_ABORT</dfn> = <var>0x008</var>,</td></tr>
<tr><th id="4626">4626</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_LAST_SENT_TTL" title='IWM_AGG_TX_STATE_LAST_SENT_TTL' data-ref="IWM_AGG_TX_STATE_LAST_SENT_TTL" data-ref-filename="IWM_AGG_TX_STATE_LAST_SENT_TTL">IWM_AGG_TX_STATE_LAST_SENT_TTL</dfn> = <var>0x010</var>,</td></tr>
<tr><th id="4627">4627</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT" title='IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT' data-ref="IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT" data-ref-filename="IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT">IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT</dfn> = <var>0x020</var>,</td></tr>
<tr><th id="4628">4628</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_LAST_SENT_BT_KILL" title='IWM_AGG_TX_STATE_LAST_SENT_BT_KILL' data-ref="IWM_AGG_TX_STATE_LAST_SENT_BT_KILL" data-ref-filename="IWM_AGG_TX_STATE_LAST_SENT_BT_KILL">IWM_AGG_TX_STATE_LAST_SENT_BT_KILL</dfn> = <var>0x040</var>,</td></tr>
<tr><th id="4629">4629</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_SCD_QUERY" title='IWM_AGG_TX_STATE_SCD_QUERY' data-ref="IWM_AGG_TX_STATE_SCD_QUERY" data-ref-filename="IWM_AGG_TX_STATE_SCD_QUERY">IWM_AGG_TX_STATE_SCD_QUERY</dfn> = <var>0x080</var>,</td></tr>
<tr><th id="4630">4630</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_TEST_BAD_CRC32" title='IWM_AGG_TX_STATE_TEST_BAD_CRC32' data-ref="IWM_AGG_TX_STATE_TEST_BAD_CRC32" data-ref-filename="IWM_AGG_TX_STATE_TEST_BAD_CRC32">IWM_AGG_TX_STATE_TEST_BAD_CRC32</dfn> = <var>0x0100</var>,</td></tr>
<tr><th id="4631">4631</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_RESPONSE" title='IWM_AGG_TX_STATE_RESPONSE' data-ref="IWM_AGG_TX_STATE_RESPONSE" data-ref-filename="IWM_AGG_TX_STATE_RESPONSE">IWM_AGG_TX_STATE_RESPONSE</dfn> = <var>0x1ff</var>,</td></tr>
<tr><th id="4632">4632</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_DUMP_TX" title='IWM_AGG_TX_STATE_DUMP_TX' data-ref="IWM_AGG_TX_STATE_DUMP_TX" data-ref-filename="IWM_AGG_TX_STATE_DUMP_TX">IWM_AGG_TX_STATE_DUMP_TX</dfn> = <var>0x200</var>,</td></tr>
<tr><th id="4633">4633</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_DELAY_TX" title='IWM_AGG_TX_STATE_DELAY_TX' data-ref="IWM_AGG_TX_STATE_DELAY_TX" data-ref-filename="IWM_AGG_TX_STATE_DELAY_TX">IWM_AGG_TX_STATE_DELAY_TX</dfn> = <var>0x400</var>,</td></tr>
<tr><th id="4634">4634</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_TRY_CNT_POS" title='IWM_AGG_TX_STATE_TRY_CNT_POS' data-ref="IWM_AGG_TX_STATE_TRY_CNT_POS" data-ref-filename="IWM_AGG_TX_STATE_TRY_CNT_POS">IWM_AGG_TX_STATE_TRY_CNT_POS</dfn> = <var>12</var>,</td></tr>
<tr><th id="4635">4635</th><td>	<dfn class="enum" id="IWM_AGG_TX_STATE_TRY_CNT_MSK" title='IWM_AGG_TX_STATE_TRY_CNT_MSK' data-ref="IWM_AGG_TX_STATE_TRY_CNT_MSK" data-ref-filename="IWM_AGG_TX_STATE_TRY_CNT_MSK">IWM_AGG_TX_STATE_TRY_CNT_MSK</dfn> = <var>0xf</var> &lt;&lt; <a class="enum" href="#IWM_AGG_TX_STATE_TRY_CNT_POS" title='IWM_AGG_TX_STATE_TRY_CNT_POS' data-ref="IWM_AGG_TX_STATE_TRY_CNT_POS" data-ref-filename="IWM_AGG_TX_STATE_TRY_CNT_POS">IWM_AGG_TX_STATE_TRY_CNT_POS</a>,</td></tr>
<tr><th id="4636">4636</th><td>};</td></tr>
<tr><th id="4637">4637</th><td></td></tr>
<tr><th id="4638">4638</th><td><u>#define <dfn class="macro" id="_M/IWM_AGG_TX_STATE_LAST_SENT_MSK" data-ref="_M/IWM_AGG_TX_STATE_LAST_SENT_MSK">IWM_AGG_TX_STATE_LAST_SENT_MSK</dfn>  (IWM_AGG_TX_STATE_LAST_SENT_TTL| \</u></td></tr>
<tr><th id="4639">4639</th><td><u>				     IWM_AGG_TX_STATE_LAST_SENT_TRY_CNT| \</u></td></tr>
<tr><th id="4640">4640</th><td><u>				     IWM_AGG_TX_STATE_LAST_SENT_BT_KILL)</u></td></tr>
<tr><th id="4641">4641</th><td></td></tr>
<tr><th id="4642">4642</th><td><i>/*</i></td></tr>
<tr><th id="4643">4643</th><td><i> * The mask below describes a status where we are absolutely sure that the MPDU</i></td></tr>
<tr><th id="4644">4644</th><td><i> * wasn't sent. For BA/Underrun we cannot be that sure. All we know that we've</i></td></tr>
<tr><th id="4645">4645</th><td><i> * written the bytes to the TXE, but we know nothing about what the DSP did.</i></td></tr>
<tr><th id="4646">4646</th><td><i> */</i></td></tr>
<tr><th id="4647">4647</th><td><u>#define <dfn class="macro" id="_M/IWM_AGG_TX_STAT_FRAME_NOT_SENT" data-ref="_M/IWM_AGG_TX_STAT_FRAME_NOT_SENT">IWM_AGG_TX_STAT_FRAME_NOT_SENT</dfn> (IWM_AGG_TX_STATE_FEW_BYTES | \</u></td></tr>
<tr><th id="4648">4648</th><td><u>				    IWM_AGG_TX_STATE_ABORT | \</u></td></tr>
<tr><th id="4649">4649</th><td><u>				    IWM_AGG_TX_STATE_SCD_QUERY)</u></td></tr>
<tr><th id="4650">4650</th><td></td></tr>
<tr><th id="4651">4651</th><td><i>/*</i></td></tr>
<tr><th id="4652">4652</th><td><i> * IWM_REPLY_TX = 0x1c (response)</i></td></tr>
<tr><th id="4653">4653</th><td><i> *</i></td></tr>
<tr><th id="4654">4654</th><td><i> * This response may be in one of two slightly different formats, indicated</i></td></tr>
<tr><th id="4655">4655</th><td><i> * by the frame_count field:</i></td></tr>
<tr><th id="4656">4656</th><td><i> *</i></td></tr>
<tr><th id="4657">4657</th><td><i> * 1)	No aggregation (frame_count == 1).  This reports Tx results for a single</i></td></tr>
<tr><th id="4658">4658</th><td><i> *	frame. Multiple attempts, at various bit rates, may have been made for</i></td></tr>
<tr><th id="4659">4659</th><td><i> *	this frame.</i></td></tr>
<tr><th id="4660">4660</th><td><i> *</i></td></tr>
<tr><th id="4661">4661</th><td><i> * 2)	Aggregation (frame_count &gt; 1).  This reports Tx results for two or more</i></td></tr>
<tr><th id="4662">4662</th><td><i> *	frames that used block-acknowledge.  All frames were transmitted at</i></td></tr>
<tr><th id="4663">4663</th><td><i> *	same rate. Rate scaling may have been used if first frame in this new</i></td></tr>
<tr><th id="4664">4664</th><td><i> *	agg block failed in previous agg block(s).</i></td></tr>
<tr><th id="4665">4665</th><td><i> *</i></td></tr>
<tr><th id="4666">4666</th><td><i> *	Note that, for aggregation, ACK (block-ack) status is not delivered</i></td></tr>
<tr><th id="4667">4667</th><td><i> *	here; block-ack has not been received by the time the device records</i></td></tr>
<tr><th id="4668">4668</th><td><i> *	this status.</i></td></tr>
<tr><th id="4669">4669</th><td><i> *	This status relates to reasons the tx might have been blocked or aborted</i></td></tr>
<tr><th id="4670">4670</th><td><i> *	within the device, rather than whether it was received successfully by</i></td></tr>
<tr><th id="4671">4671</th><td><i> *	the destination station.</i></td></tr>
<tr><th id="4672">4672</th><td><i> */</i></td></tr>
<tr><th id="4673">4673</th><td></td></tr>
<tr><th id="4674">4674</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4675">4675</th><td><i class="doc"> * struct iwm_agg_tx_status - per packet TX aggregation status</i></td></tr>
<tr><th id="4676">4676</th><td><i class="doc"> *<span class="command"> @status</span>: enum iwm_tx_agg_status</i></td></tr>
<tr><th id="4677">4677</th><td><i class="doc"> *<span class="command"> @sequence</span>: Sequence # for this frame's Tx cmd (not SSN!)</i></td></tr>
<tr><th id="4678">4678</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4679">4679</th><td><b>struct</b> <dfn class="type def" id="iwm_agg_tx_status" title='iwm_agg_tx_status' data-ref="iwm_agg_tx_status" data-ref-filename="iwm_agg_tx_status">iwm_agg_tx_status</dfn> {</td></tr>
<tr><th id="4680">4680</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_agg_tx_status::status" title='iwm_agg_tx_status::status' data-ref="iwm_agg_tx_status::status" data-ref-filename="iwm_agg_tx_status..status">status</dfn>;</td></tr>
<tr><th id="4681">4681</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_agg_tx_status::sequence" title='iwm_agg_tx_status::sequence' data-ref="iwm_agg_tx_status::sequence" data-ref-filename="iwm_agg_tx_status..sequence">sequence</dfn>;</td></tr>
<tr><th id="4682">4682</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="4683">4683</th><td></td></tr>
<tr><th id="4684">4684</th><td><i>/*</i></td></tr>
<tr><th id="4685">4685</th><td><i> * definitions for initial rate index field</i></td></tr>
<tr><th id="4686">4686</th><td><i> * bits [3:0] initial rate index</i></td></tr>
<tr><th id="4687">4687</th><td><i> * bits [6:4] rate table color, used for the initial rate</i></td></tr>
<tr><th id="4688">4688</th><td><i> * bit-7 invalid rate indication</i></td></tr>
<tr><th id="4689">4689</th><td><i> */</i></td></tr>
<tr><th id="4690">4690</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_RES_INIT_RATE_INDEX_MSK" data-ref="_M/IWM_TX_RES_INIT_RATE_INDEX_MSK">IWM_TX_RES_INIT_RATE_INDEX_MSK</dfn> 0x0f</u></td></tr>
<tr><th id="4691">4691</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_RES_RATE_TABLE_COLOR_MSK" data-ref="_M/IWM_TX_RES_RATE_TABLE_COLOR_MSK">IWM_TX_RES_RATE_TABLE_COLOR_MSK</dfn> 0x70</u></td></tr>
<tr><th id="4692">4692</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_RES_INV_RATE_INDEX_MSK" data-ref="_M/IWM_TX_RES_INV_RATE_INDEX_MSK">IWM_TX_RES_INV_RATE_INDEX_MSK</dfn> 0x80</u></td></tr>
<tr><th id="4693">4693</th><td></td></tr>
<tr><th id="4694">4694</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_RES_GET_TID" data-ref="_M/IWM_TX_RES_GET_TID">IWM_TX_RES_GET_TID</dfn>(_ra_tid) ((_ra_tid) &amp; 0x0f)</u></td></tr>
<tr><th id="4695">4695</th><td><u>#define <dfn class="macro" id="_M/IWM_TX_RES_GET_RA" data-ref="_M/IWM_TX_RES_GET_RA">IWM_TX_RES_GET_RA</dfn>(_ra_tid) ((_ra_tid) &gt;&gt; 4)</u></td></tr>
<tr><th id="4696">4696</th><td></td></tr>
<tr><th id="4697">4697</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4698">4698</th><td><i class="doc"> * struct iwm_tx_resp - notifies that fw is TXing a packet</i></td></tr>
<tr><th id="4699">4699</th><td><i class="doc"> * ( IWM_REPLY_TX = 0x1c )</i></td></tr>
<tr><th id="4700">4700</th><td><i class="doc"> *<span class="command"> @frame</span>_count: 1 no aggregation, &gt;1 aggregation</i></td></tr>
<tr><th id="4701">4701</th><td><i class="doc"> *<span class="command"> @bt</span><span class="arg">_kill_count:</span> num of times blocked by bluetooth (unused for agg)</i></td></tr>
<tr><th id="4702">4702</th><td><i class="doc"> *<span class="command"> @failure</span>_rts: num of failures due to unsuccessful RTS</i></td></tr>
<tr><th id="4703">4703</th><td><i class="doc"> *<span class="command"> @failure</span>_frame: num failures due to no ACK (unused for agg)</i></td></tr>
<tr><th id="4704">4704</th><td><i class="doc"> *<span class="command"> @initial</span>_rate: for non-agg: rate of the successful Tx. For agg: rate of the</i></td></tr>
<tr><th id="4705">4705</th><td><i class="doc"> *	Tx of all the batch. IWM_RATE_MCS_*</i></td></tr>
<tr><th id="4706">4706</th><td><i class="doc"> *<span class="command"> @wireless</span>_media_time: for non-agg: RTS + CTS + frame tx attempts time + ACK.</i></td></tr>
<tr><th id="4707">4707</th><td><i class="doc"> *	for agg: RTS + CTS + aggregation tx time + block-ack time.</i></td></tr>
<tr><th id="4708">4708</th><td><i class="doc"> *	in usec.</i></td></tr>
<tr><th id="4709">4709</th><td><i class="doc"> *<span class="command"> @pa</span>_status: tx power info</i></td></tr>
<tr><th id="4710">4710</th><td><i class="doc"> *<span class="command"> @pa</span>_integ_res_a: tx power info</i></td></tr>
<tr><th id="4711">4711</th><td><i class="doc"> *<span class="command"> @pa</span>_integ_res_b: tx power info</i></td></tr>
<tr><th id="4712">4712</th><td><i class="doc"> *<span class="command"> @pa</span>_integ_res_c: tx power info</i></td></tr>
<tr><th id="4713">4713</th><td><i class="doc"> *<span class="command"> @measurement</span>_req_id: tx power info</i></td></tr>
<tr><th id="4714">4714</th><td><i class="doc"> *<span class="command"> @tfd</span>_info: TFD information set by the FH</i></td></tr>
<tr><th id="4715">4715</th><td><i class="doc"> * <span class="command">@seq</span>_ctl: sequence control from the Tx cmd</i></td></tr>
<tr><th id="4716">4716</th><td><i class="doc"> *<span class="command"> @byte</span>_cnt: byte count from the Tx cmd</i></td></tr>
<tr><th id="4717">4717</th><td><i class="doc"> *<span class="command"> @tlc</span>_info: TLC rate info</i></td></tr>
<tr><th id="4718">4718</th><td><i class="doc"> *<span class="command"> @ra</span>_tid: bits [3:0] = ra, bits [7:4] = tid</i></td></tr>
<tr><th id="4719">4719</th><td><i class="doc"> *<span class="command"> @frame</span>_ctrl: frame control</i></td></tr>
<tr><th id="4720">4720</th><td><i class="doc"> *<span class="command"> @status</span>: for non-agg:  frame status IWM_TX_STATUS_*</i></td></tr>
<tr><th id="4721">4721</th><td><i class="doc"> *	for agg: status of 1st frame, IWM_AGG_TX_STATE_*; other frame status fields</i></td></tr>
<tr><th id="4722">4722</th><td><i class="doc"> *	follow this one, up to frame_count.</i></td></tr>
<tr><th id="4723">4723</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4724">4724</th><td><i class="doc"> * After the array of statuses comes the SSN of the SCD. Look at</i></td></tr>
<tr><th id="4725">4725</th><td><i class="doc"> * %iwm_get_scd_ssn for more details.</i></td></tr>
<tr><th id="4726">4726</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4727">4727</th><td><b>struct</b> <dfn class="type def" id="iwm_tx_resp" title='iwm_tx_resp' data-ref="iwm_tx_resp" data-ref-filename="iwm_tx_resp">iwm_tx_resp</dfn> {</td></tr>
<tr><th id="4728">4728</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::frame_count" title='iwm_tx_resp::frame_count' data-ref="iwm_tx_resp::frame_count" data-ref-filename="iwm_tx_resp..frame_count">frame_count</dfn>;</td></tr>
<tr><th id="4729">4729</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::bt_kill_count" title='iwm_tx_resp::bt_kill_count' data-ref="iwm_tx_resp::bt_kill_count" data-ref-filename="iwm_tx_resp..bt_kill_count">bt_kill_count</dfn>;</td></tr>
<tr><th id="4730">4730</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::failure_rts" title='iwm_tx_resp::failure_rts' data-ref="iwm_tx_resp::failure_rts" data-ref-filename="iwm_tx_resp..failure_rts">failure_rts</dfn>;</td></tr>
<tr><th id="4731">4731</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::failure_frame" title='iwm_tx_resp::failure_frame' data-ref="iwm_tx_resp::failure_frame" data-ref-filename="iwm_tx_resp..failure_frame">failure_frame</dfn>;</td></tr>
<tr><th id="4732">4732</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_resp::initial_rate" title='iwm_tx_resp::initial_rate' data-ref="iwm_tx_resp::initial_rate" data-ref-filename="iwm_tx_resp..initial_rate">initial_rate</dfn>;</td></tr>
<tr><th id="4733">4733</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::wireless_media_time" title='iwm_tx_resp::wireless_media_time' data-ref="iwm_tx_resp::wireless_media_time" data-ref-filename="iwm_tx_resp..wireless_media_time">wireless_media_time</dfn>;</td></tr>
<tr><th id="4734">4734</th><td></td></tr>
<tr><th id="4735">4735</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::pa_status" title='iwm_tx_resp::pa_status' data-ref="iwm_tx_resp::pa_status" data-ref-filename="iwm_tx_resp..pa_status">pa_status</dfn>;</td></tr>
<tr><th id="4736">4736</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::pa_integ_res_a" title='iwm_tx_resp::pa_integ_res_a' data-ref="iwm_tx_resp::pa_integ_res_a" data-ref-filename="iwm_tx_resp..pa_integ_res_a">pa_integ_res_a</dfn>[<var>3</var>];</td></tr>
<tr><th id="4737">4737</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::pa_integ_res_b" title='iwm_tx_resp::pa_integ_res_b' data-ref="iwm_tx_resp::pa_integ_res_b" data-ref-filename="iwm_tx_resp..pa_integ_res_b">pa_integ_res_b</dfn>[<var>3</var>];</td></tr>
<tr><th id="4738">4738</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::pa_integ_res_c" title='iwm_tx_resp::pa_integ_res_c' data-ref="iwm_tx_resp::pa_integ_res_c" data-ref-filename="iwm_tx_resp..pa_integ_res_c">pa_integ_res_c</dfn>[<var>3</var>];</td></tr>
<tr><th id="4739">4739</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::measurement_req_id" title='iwm_tx_resp::measurement_req_id' data-ref="iwm_tx_resp::measurement_req_id" data-ref-filename="iwm_tx_resp..measurement_req_id">measurement_req_id</dfn>;</td></tr>
<tr><th id="4740">4740</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::reserved" title='iwm_tx_resp::reserved' data-ref="iwm_tx_resp::reserved" data-ref-filename="iwm_tx_resp..reserved">reserved</dfn>;</td></tr>
<tr><th id="4741">4741</th><td></td></tr>
<tr><th id="4742">4742</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_resp::tfd_info" title='iwm_tx_resp::tfd_info' data-ref="iwm_tx_resp::tfd_info" data-ref-filename="iwm_tx_resp..tfd_info">tfd_info</dfn>;</td></tr>
<tr><th id="4743">4743</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::seq_ctl" title='iwm_tx_resp::seq_ctl' data-ref="iwm_tx_resp::seq_ctl" data-ref-filename="iwm_tx_resp..seq_ctl">seq_ctl</dfn>;</td></tr>
<tr><th id="4744">4744</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::byte_cnt" title='iwm_tx_resp::byte_cnt' data-ref="iwm_tx_resp::byte_cnt" data-ref-filename="iwm_tx_resp..byte_cnt">byte_cnt</dfn>;</td></tr>
<tr><th id="4745">4745</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::tlc_info" title='iwm_tx_resp::tlc_info' data-ref="iwm_tx_resp::tlc_info" data-ref-filename="iwm_tx_resp..tlc_info">tlc_info</dfn>;</td></tr>
<tr><th id="4746">4746</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_tx_resp::ra_tid" title='iwm_tx_resp::ra_tid' data-ref="iwm_tx_resp::ra_tid" data-ref-filename="iwm_tx_resp..ra_tid">ra_tid</dfn>;</td></tr>
<tr><th id="4747">4747</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_resp::frame_ctrl" title='iwm_tx_resp::frame_ctrl' data-ref="iwm_tx_resp::frame_ctrl" data-ref-filename="iwm_tx_resp..frame_ctrl">frame_ctrl</dfn>;</td></tr>
<tr><th id="4748">4748</th><td></td></tr>
<tr><th id="4749">4749</th><td>	<b>struct</b> <a class="type" href="#iwm_agg_tx_status" title='iwm_agg_tx_status' data-ref="iwm_agg_tx_status" data-ref-filename="iwm_agg_tx_status">iwm_agg_tx_status</a> <dfn class="decl field" id="iwm_tx_resp::status" title='iwm_tx_resp::status' data-ref="iwm_tx_resp::status" data-ref-filename="iwm_tx_resp..status">status</dfn>;</td></tr>
<tr><th id="4750">4750</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TX_RSP_API_S_VER_3 */</i></td></tr>
<tr><th id="4751">4751</th><td></td></tr>
<tr><th id="4752">4752</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4753">4753</th><td><i class="doc"> * struct iwm_ba_notif - notifies about reception of BA</i></td></tr>
<tr><th id="4754">4754</th><td><i class="doc"> * ( IWM_BA_NOTIF = 0xc5 )</i></td></tr>
<tr><th id="4755">4755</th><td><i class="doc"> * <span class="command">@st</span>a_addr_lo32: lower 32 bits of the MAC address</i></td></tr>
<tr><th id="4756">4756</th><td><i class="doc"> * <span class="command">@st</span>a_addr_hi16: upper 16 bits of the MAC address</i></td></tr>
<tr><th id="4757">4757</th><td><i class="doc"> * <span class="command">@st</span>a_id: Index of recipient (BA-sending) station in fw's station table</i></td></tr>
<tr><th id="4758">4758</th><td><i class="doc"> *<span class="command"> @tid</span>: tid of the session</i></td></tr>
<tr><th id="4759">4759</th><td><i class="doc"> * <span class="command">@seq</span>_ctl:</i></td></tr>
<tr><th id="4760">4760</th><td><i class="doc"> *<span class="command"> @bitmap</span>: the bitmap of the BA notification as seen in the air</i></td></tr>
<tr><th id="4761">4761</th><td><i class="doc"> *<span class="command"> @scd</span>_flow: the tx queue this BA relates to</i></td></tr>
<tr><th id="4762">4762</th><td><i class="doc"> *<span class="command"> @scd</span>_ssn: the index of the last contiguously sent packet</i></td></tr>
<tr><th id="4763">4763</th><td><i class="doc"> *<span class="command"> @txed</span>: number of Txed frames in this batch</i></td></tr>
<tr><th id="4764">4764</th><td><i class="doc"> *<span class="command"> @txed</span>_2_done: number of Acked frames in this batch</i></td></tr>
<tr><th id="4765">4765</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4766">4766</th><td><b>struct</b> <dfn class="type def" id="iwm_ba_notif" title='iwm_ba_notif' data-ref="iwm_ba_notif" data-ref-filename="iwm_ba_notif">iwm_ba_notif</dfn> {</td></tr>
<tr><th id="4767">4767</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_ba_notif::sta_addr_lo32" title='iwm_ba_notif::sta_addr_lo32' data-ref="iwm_ba_notif::sta_addr_lo32" data-ref-filename="iwm_ba_notif..sta_addr_lo32">sta_addr_lo32</dfn>;</td></tr>
<tr><th id="4768">4768</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::sta_addr_hi16" title='iwm_ba_notif::sta_addr_hi16' data-ref="iwm_ba_notif::sta_addr_hi16" data-ref-filename="iwm_ba_notif..sta_addr_hi16">sta_addr_hi16</dfn>;</td></tr>
<tr><th id="4769">4769</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::reserved" title='iwm_ba_notif::reserved' data-ref="iwm_ba_notif::reserved" data-ref-filename="iwm_ba_notif..reserved">reserved</dfn>;</td></tr>
<tr><th id="4770">4770</th><td></td></tr>
<tr><th id="4771">4771</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ba_notif::sta_id" title='iwm_ba_notif::sta_id' data-ref="iwm_ba_notif::sta_id" data-ref-filename="iwm_ba_notif..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="4772">4772</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ba_notif::tid" title='iwm_ba_notif::tid' data-ref="iwm_ba_notif::tid" data-ref-filename="iwm_ba_notif..tid">tid</dfn>;</td></tr>
<tr><th id="4773">4773</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::seq_ctl" title='iwm_ba_notif::seq_ctl' data-ref="iwm_ba_notif::seq_ctl" data-ref-filename="iwm_ba_notif..seq_ctl">seq_ctl</dfn>;</td></tr>
<tr><th id="4774">4774</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_ba_notif::bitmap" title='iwm_ba_notif::bitmap' data-ref="iwm_ba_notif::bitmap" data-ref-filename="iwm_ba_notif..bitmap">bitmap</dfn>;</td></tr>
<tr><th id="4775">4775</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::scd_flow" title='iwm_ba_notif::scd_flow' data-ref="iwm_ba_notif::scd_flow" data-ref-filename="iwm_ba_notif..scd_flow">scd_flow</dfn>;</td></tr>
<tr><th id="4776">4776</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::scd_ssn" title='iwm_ba_notif::scd_ssn' data-ref="iwm_ba_notif::scd_ssn" data-ref-filename="iwm_ba_notif..scd_ssn">scd_ssn</dfn>;</td></tr>
<tr><th id="4777">4777</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ba_notif::txed" title='iwm_ba_notif::txed' data-ref="iwm_ba_notif::txed" data-ref-filename="iwm_ba_notif..txed">txed</dfn>;</td></tr>
<tr><th id="4778">4778</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ba_notif::txed_2_done" title='iwm_ba_notif::txed_2_done' data-ref="iwm_ba_notif::txed_2_done" data-ref-filename="iwm_ba_notif..txed_2_done">txed_2_done</dfn>;</td></tr>
<tr><th id="4779">4779</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_ba_notif::reserved1" title='iwm_ba_notif::reserved1' data-ref="iwm_ba_notif::reserved1" data-ref-filename="iwm_ba_notif..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="4780">4780</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="4781">4781</th><td></td></tr>
<tr><th id="4782">4782</th><td><i>/*</i></td></tr>
<tr><th id="4783">4783</th><td><i> * struct iwm_mac_beacon_cmd - beacon template command</i></td></tr>
<tr><th id="4784">4784</th><td><i> * @tx: the tx commands associated with the beacon frame</i></td></tr>
<tr><th id="4785">4785</th><td><i> * @template_id: currently equal to the mac context id of the coresponding</i></td></tr>
<tr><th id="4786">4786</th><td><i> *  mac.</i></td></tr>
<tr><th id="4787">4787</th><td><i> * @tim_idx: the offset of the tim IE in the beacon</i></td></tr>
<tr><th id="4788">4788</th><td><i> * @tim_size: the length of the tim IE</i></td></tr>
<tr><th id="4789">4789</th><td><i> * @frame: the template of the beacon frame</i></td></tr>
<tr><th id="4790">4790</th><td><i> */</i></td></tr>
<tr><th id="4791">4791</th><td><b>struct</b> <dfn class="type def" id="iwm_mac_beacon_cmd" title='iwm_mac_beacon_cmd' data-ref="iwm_mac_beacon_cmd" data-ref-filename="iwm_mac_beacon_cmd">iwm_mac_beacon_cmd</dfn> {</td></tr>
<tr><th id="4792">4792</th><td>	<b>struct</b> <a class="type" href="#iwm_tx_cmd" title='iwm_tx_cmd' data-ref="iwm_tx_cmd" data-ref-filename="iwm_tx_cmd">iwm_tx_cmd</a> <dfn class="decl field" id="iwm_mac_beacon_cmd::tx" title='iwm_mac_beacon_cmd::tx' data-ref="iwm_mac_beacon_cmd::tx" data-ref-filename="iwm_mac_beacon_cmd..tx">tx</dfn>;</td></tr>
<tr><th id="4793">4793</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_beacon_cmd::template_id" title='iwm_mac_beacon_cmd::template_id' data-ref="iwm_mac_beacon_cmd::template_id" data-ref-filename="iwm_mac_beacon_cmd..template_id">template_id</dfn>;</td></tr>
<tr><th id="4794">4794</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_beacon_cmd::tim_idx" title='iwm_mac_beacon_cmd::tim_idx' data-ref="iwm_mac_beacon_cmd::tim_idx" data-ref-filename="iwm_mac_beacon_cmd..tim_idx">tim_idx</dfn>;</td></tr>
<tr><th id="4795">4795</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mac_beacon_cmd::tim_size" title='iwm_mac_beacon_cmd::tim_size' data-ref="iwm_mac_beacon_cmd::tim_size" data-ref-filename="iwm_mac_beacon_cmd..tim_size">tim_size</dfn>;</td></tr>
<tr><th id="4796">4796</th><td>	<b>struct</b> <a class="type" href="../../net80211/ieee80211.h.html#ieee80211_frame" title='ieee80211_frame' data-ref="ieee80211_frame" data-ref-filename="ieee80211_frame">ieee80211_frame</a> <dfn class="decl field" id="iwm_mac_beacon_cmd::frame" title='iwm_mac_beacon_cmd::frame' data-ref="iwm_mac_beacon_cmd::frame" data-ref-filename="iwm_mac_beacon_cmd..frame">frame</dfn>[<var>0</var>];</td></tr>
<tr><th id="4797">4797</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="4798">4798</th><td></td></tr>
<tr><th id="4799">4799</th><td><b>struct</b> <dfn class="type def" id="iwm_beacon_notif" title='iwm_beacon_notif' data-ref="iwm_beacon_notif" data-ref-filename="iwm_beacon_notif">iwm_beacon_notif</dfn> {</td></tr>
<tr><th id="4800">4800</th><td>	<b>struct</b> <a class="type" href="#iwm_tx_resp" title='iwm_tx_resp' data-ref="iwm_tx_resp" data-ref-filename="iwm_tx_resp">iwm_tx_resp</a> <dfn class="decl field" id="iwm_beacon_notif::beacon_notify_hdr" title='iwm_beacon_notif::beacon_notify_hdr' data-ref="iwm_beacon_notif::beacon_notify_hdr" data-ref-filename="iwm_beacon_notif..beacon_notify_hdr">beacon_notify_hdr</dfn>;</td></tr>
<tr><th id="4801">4801</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_beacon_notif::tsf" title='iwm_beacon_notif::tsf' data-ref="iwm_beacon_notif::tsf" data-ref-filename="iwm_beacon_notif..tsf">tsf</dfn>;</td></tr>
<tr><th id="4802">4802</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_beacon_notif::ibss_mgr_status" title='iwm_beacon_notif::ibss_mgr_status' data-ref="iwm_beacon_notif::ibss_mgr_status" data-ref-filename="iwm_beacon_notif..ibss_mgr_status">ibss_mgr_status</dfn>;</td></tr>
<tr><th id="4803">4803</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="4804">4804</th><td></td></tr>
<tr><th id="4805">4805</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4806">4806</th><td><i class="doc"> * enum iwm_dump_control - dump (flush) control flags</i></td></tr>
<tr><th id="4807">4807</th><td><i class="doc"> *<span class="command"> @IWM</span>_DUMP_TX_FIFO_FLUSH: Dump MSDUs until the FIFO is empty</i></td></tr>
<tr><th id="4808">4808</th><td><i class="doc"> *	and the TFD queues are empty.</i></td></tr>
<tr><th id="4809">4809</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4810">4810</th><td><b>enum</b> <dfn class="type def" id="iwm_dump_control" title='iwm_dump_control' data-ref="iwm_dump_control" data-ref-filename="iwm_dump_control">iwm_dump_control</dfn> {</td></tr>
<tr><th id="4811">4811</th><td>	<dfn class="enum" id="IWM_DUMP_TX_FIFO_FLUSH" title='IWM_DUMP_TX_FIFO_FLUSH' data-ref="IWM_DUMP_TX_FIFO_FLUSH" data-ref-filename="IWM_DUMP_TX_FIFO_FLUSH">IWM_DUMP_TX_FIFO_FLUSH</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="4812">4812</th><td>};</td></tr>
<tr><th id="4813">4813</th><td></td></tr>
<tr><th id="4814">4814</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4815">4815</th><td><i class="doc"> * struct iwm_tx_path_flush_cmd -- queue/FIFO flush command</i></td></tr>
<tr><th id="4816">4816</th><td><i class="doc"> *<span class="command"> @queues</span>_ctl: bitmap of queues to flush</i></td></tr>
<tr><th id="4817">4817</th><td><i class="doc"> *<span class="command"> @flush</span>_ctl: control flags</i></td></tr>
<tr><th id="4818">4818</th><td><i class="doc"> *<span class="command"> @reserved</span>: reserved</i></td></tr>
<tr><th id="4819">4819</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4820">4820</th><td><b>struct</b> <dfn class="type def" id="iwm_tx_path_flush_cmd" title='iwm_tx_path_flush_cmd' data-ref="iwm_tx_path_flush_cmd" data-ref-filename="iwm_tx_path_flush_cmd">iwm_tx_path_flush_cmd</dfn> {</td></tr>
<tr><th id="4821">4821</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_tx_path_flush_cmd::queues_ctl" title='iwm_tx_path_flush_cmd::queues_ctl' data-ref="iwm_tx_path_flush_cmd::queues_ctl" data-ref-filename="iwm_tx_path_flush_cmd..queues_ctl">queues_ctl</dfn>;</td></tr>
<tr><th id="4822">4822</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_path_flush_cmd::flush_ctl" title='iwm_tx_path_flush_cmd::flush_ctl' data-ref="iwm_tx_path_flush_cmd::flush_ctl" data-ref-filename="iwm_tx_path_flush_cmd..flush_ctl">flush_ctl</dfn>;</td></tr>
<tr><th id="4823">4823</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_tx_path_flush_cmd::reserved" title='iwm_tx_path_flush_cmd::reserved' data-ref="iwm_tx_path_flush_cmd::reserved" data-ref-filename="iwm_tx_path_flush_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="4824">4824</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_TX_PATH_FLUSH_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="4825">4825</th><td></td></tr>
<tr><th id="4826">4826</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4827">4827</th><td><i class="doc"> * iwm_get_scd_ssn - returns the SSN of the SCD</i></td></tr>
<tr><th id="4828">4828</th><td><i class="doc"> *<span class="command"> @tx</span>_resp: the Tx response from the fw (agg or non-agg)</i></td></tr>
<tr><th id="4829">4829</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4830">4830</th><td><i class="doc"> * When the fw sends an AMPDU, it fetches the MPDUs one after the other. Since</i></td></tr>
<tr><th id="4831">4831</th><td><i class="doc"> * it can't know that everything will go well until the end of the AMPDU, it</i></td></tr>
<tr><th id="4832">4832</th><td><i class="doc"> * can't know in advance the number of MPDUs that will be sent in the current</i></td></tr>
<tr><th id="4833">4833</th><td><i class="doc"> * batch. This is why it writes the agg Tx response while it fetches the MPDUs.</i></td></tr>
<tr><th id="4834">4834</th><td><i class="doc"> * Hence, it can't know in advance what the SSN of the SCD will be at the end</i></td></tr>
<tr><th id="4835">4835</th><td><i class="doc"> * of the batch. This is why the SSN of the SCD is written at the end of the</i></td></tr>
<tr><th id="4836">4836</th><td><i class="doc"> * whole struct at a variable offset. This function knows how to cope with the</i></td></tr>
<tr><th id="4837">4837</th><td><i class="doc"> * variable offset and returns the SSN of the SCD.</i></td></tr>
<tr><th id="4838">4838</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4839">4839</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl def fn" id="iwm_get_scd_ssn" title='iwm_get_scd_ssn' data-ref="iwm_get_scd_ssn" data-ref-filename="iwm_get_scd_ssn">iwm_get_scd_ssn</dfn>(<b>struct</b> <a class="type" href="#iwm_tx_resp" title='iwm_tx_resp' data-ref="iwm_tx_resp" data-ref-filename="iwm_tx_resp">iwm_tx_resp</a> *<dfn class="local col7 decl" id="7tx_resp" title='tx_resp' data-type='struct iwm_tx_resp *' data-ref="7tx_resp" data-ref-filename="7tx_resp">tx_resp</dfn>)</td></tr>
<tr><th id="4840">4840</th><td>{</td></tr>
<tr><th id="4841">4841</th><td>	<b>return</b> <a class="macro" href="if_iwm.c.html#151" title="((*(const uint32_t *)((uint32_t *)&amp;tx_resp-&gt;status + tx_resp-&gt;frame_count)))" data-ref="_M/le32_to_cpup">le32_to_cpup</a>((<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *)&amp;<a class="local col7 ref" href="#7tx_resp" title='tx_resp' data-ref="7tx_resp" data-ref-filename="7tx_resp">tx_resp</a>-&gt;<a class="ref field" href="#iwm_tx_resp::status" title='iwm_tx_resp::status' data-ref="iwm_tx_resp::status" data-ref-filename="iwm_tx_resp..status">status</a> +</td></tr>
<tr><th id="4842">4842</th><td>			    <a class="local col7 ref" href="#7tx_resp" title='tx_resp' data-ref="7tx_resp" data-ref-filename="7tx_resp">tx_resp</a>-&gt;<a class="ref field" href="#iwm_tx_resp::frame_count" title='iwm_tx_resp::frame_count' data-ref="iwm_tx_resp::frame_count" data-ref-filename="iwm_tx_resp..frame_count">frame_count</a>) &amp; <var>0xfff</var>;</td></tr>
<tr><th id="4843">4843</th><td>}</td></tr>
<tr><th id="4844">4844</th><td></td></tr>
<tr><th id="4845">4845</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4846">4846</th><td><i class="doc"> * struct iwm_scd_txq_cfg_cmd - New txq hw scheduler config command</i></td></tr>
<tr><th id="4847">4847</th><td><i class="doc"> *<span class="command"> @token</span>:</i></td></tr>
<tr><th id="4848">4848</th><td><i class="doc"> * <span class="command">@st</span>a_id: station id</i></td></tr>
<tr><th id="4849">4849</th><td><i class="doc"> *<span class="command"> @tid</span>:</i></td></tr>
<tr><th id="4850">4850</th><td><i class="doc"> *<span class="command"> @scd</span>_queue: scheduler queue to confiug</i></td></tr>
<tr><th id="4851">4851</th><td><i class="doc"> *<span class="command"> @enable</span>: 1 queue enable, 0 queue disable</i></td></tr>
<tr><th id="4852">4852</th><td><i class="doc"> *<span class="command"> @aggregate</span>: 1 aggregated queue, 0 otherwise</i></td></tr>
<tr><th id="4853">4853</th><td><i class="doc"> *<span class="command"> @tx</span>_fifo: %enum iwm_tx_fifo</i></td></tr>
<tr><th id="4854">4854</th><td><i class="doc"> *<span class="command"> @window</span>: BA window size</i></td></tr>
<tr><th id="4855">4855</th><td><i class="doc"> *<span class="command"> @ssn</span>: SSN for the BA agreement</i></td></tr>
<tr><th id="4856">4856</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4857">4857</th><td><b>struct</b> <dfn class="type def" id="iwm_scd_txq_cfg_cmd" title='iwm_scd_txq_cfg_cmd' data-ref="iwm_scd_txq_cfg_cmd" data-ref-filename="iwm_scd_txq_cfg_cmd">iwm_scd_txq_cfg_cmd</dfn> {</td></tr>
<tr><th id="4858">4858</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::token" title='iwm_scd_txq_cfg_cmd::token' data-ref="iwm_scd_txq_cfg_cmd::token" data-ref-filename="iwm_scd_txq_cfg_cmd..token">token</dfn>;</td></tr>
<tr><th id="4859">4859</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::sta_id" title='iwm_scd_txq_cfg_cmd::sta_id' data-ref="iwm_scd_txq_cfg_cmd::sta_id" data-ref-filename="iwm_scd_txq_cfg_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="4860">4860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::tid" title='iwm_scd_txq_cfg_cmd::tid' data-ref="iwm_scd_txq_cfg_cmd::tid" data-ref-filename="iwm_scd_txq_cfg_cmd..tid">tid</dfn>;</td></tr>
<tr><th id="4861">4861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::scd_queue" title='iwm_scd_txq_cfg_cmd::scd_queue' data-ref="iwm_scd_txq_cfg_cmd::scd_queue" data-ref-filename="iwm_scd_txq_cfg_cmd..scd_queue">scd_queue</dfn>;</td></tr>
<tr><th id="4862">4862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::enable" title='iwm_scd_txq_cfg_cmd::enable' data-ref="iwm_scd_txq_cfg_cmd::enable" data-ref-filename="iwm_scd_txq_cfg_cmd..enable">enable</dfn>;</td></tr>
<tr><th id="4863">4863</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::aggregate" title='iwm_scd_txq_cfg_cmd::aggregate' data-ref="iwm_scd_txq_cfg_cmd::aggregate" data-ref-filename="iwm_scd_txq_cfg_cmd..aggregate">aggregate</dfn>;</td></tr>
<tr><th id="4864">4864</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::tx_fifo" title='iwm_scd_txq_cfg_cmd::tx_fifo' data-ref="iwm_scd_txq_cfg_cmd::tx_fifo" data-ref-filename="iwm_scd_txq_cfg_cmd..tx_fifo">tx_fifo</dfn>;</td></tr>
<tr><th id="4865">4865</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::window" title='iwm_scd_txq_cfg_cmd::window' data-ref="iwm_scd_txq_cfg_cmd::window" data-ref-filename="iwm_scd_txq_cfg_cmd..window">window</dfn>;</td></tr>
<tr><th id="4866">4866</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::ssn" title='iwm_scd_txq_cfg_cmd::ssn' data-ref="iwm_scd_txq_cfg_cmd::ssn" data-ref-filename="iwm_scd_txq_cfg_cmd..ssn">ssn</dfn>;</td></tr>
<tr><th id="4867">4867</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_cmd::reserved" title='iwm_scd_txq_cfg_cmd::reserved' data-ref="iwm_scd_txq_cfg_cmd::reserved" data-ref-filename="iwm_scd_txq_cfg_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="4868">4868</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCD_QUEUE_CFG_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="4869">4869</th><td></td></tr>
<tr><th id="4870">4870</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4871">4871</th><td><i class="doc"> * struct iwm_scd_txq_cfg_rsp</i></td></tr>
<tr><th id="4872">4872</th><td><i class="doc"> *<span class="command"> @token</span>: taken from the command</i></td></tr>
<tr><th id="4873">4873</th><td><i class="doc"> * <span class="command">@st</span>a_id: station id from the command</i></td></tr>
<tr><th id="4874">4874</th><td><i class="doc"> *<span class="command"> @tid</span>: tid from the command</i></td></tr>
<tr><th id="4875">4875</th><td><i class="doc"> *<span class="command"> @scd</span>_queue: scd_queue from the command</i></td></tr>
<tr><th id="4876">4876</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4877">4877</th><td><b>struct</b> <dfn class="type def" id="iwm_scd_txq_cfg_rsp" title='iwm_scd_txq_cfg_rsp' data-ref="iwm_scd_txq_cfg_rsp" data-ref-filename="iwm_scd_txq_cfg_rsp">iwm_scd_txq_cfg_rsp</dfn> {</td></tr>
<tr><th id="4878">4878</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_rsp::token" title='iwm_scd_txq_cfg_rsp::token' data-ref="iwm_scd_txq_cfg_rsp::token" data-ref-filename="iwm_scd_txq_cfg_rsp..token">token</dfn>;</td></tr>
<tr><th id="4879">4879</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_rsp::sta_id" title='iwm_scd_txq_cfg_rsp::sta_id' data-ref="iwm_scd_txq_cfg_rsp::sta_id" data-ref-filename="iwm_scd_txq_cfg_rsp..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="4880">4880</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_rsp::tid" title='iwm_scd_txq_cfg_rsp::tid' data-ref="iwm_scd_txq_cfg_rsp::tid" data-ref-filename="iwm_scd_txq_cfg_rsp..tid">tid</dfn>;</td></tr>
<tr><th id="4881">4881</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scd_txq_cfg_rsp::scd_queue" title='iwm_scd_txq_cfg_rsp::scd_queue' data-ref="iwm_scd_txq_cfg_rsp::scd_queue" data-ref-filename="iwm_scd_txq_cfg_rsp..scd_queue">scd_queue</dfn>;</td></tr>
<tr><th id="4882">4882</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCD_QUEUE_CFG_RSP_API_S_VER_1 */</i></td></tr>
<tr><th id="4883">4883</th><td></td></tr>
<tr><th id="4884">4884</th><td></td></tr>
<tr><th id="4885">4885</th><td><i>/* Scan Commands, Responses, Notifications */</i></td></tr>
<tr><th id="4886">4886</th><td></td></tr>
<tr><th id="4887">4887</th><td><i>/* Masks for iwm_scan_channel.type flags */</i></td></tr>
<tr><th id="4888">4888</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CHANNEL_TYPE_ACTIVE" data-ref="_M/IWM_SCAN_CHANNEL_TYPE_ACTIVE">IWM_SCAN_CHANNEL_TYPE_ACTIVE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="4889">4889</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CHANNEL_NSSIDS" data-ref="_M/IWM_SCAN_CHANNEL_NSSIDS">IWM_SCAN_CHANNEL_NSSIDS</dfn>(x)	(((1 &lt;&lt; (x)) - 1) &lt;&lt; 1)</u></td></tr>
<tr><th id="4890">4890</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CHANNEL_NARROW_BAND" data-ref="_M/IWM_SCAN_CHANNEL_NARROW_BAND">IWM_SCAN_CHANNEL_NARROW_BAND</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="4891">4891</th><td></td></tr>
<tr><th id="4892">4892</th><td><i>/* Max number of IEs for direct SSID scans in a command */</i></td></tr>
<tr><th id="4893">4893</th><td><u>#define <dfn class="macro" id="_M/IWM_PROBE_OPTION_MAX" data-ref="_M/IWM_PROBE_OPTION_MAX">IWM_PROBE_OPTION_MAX</dfn>		20</u></td></tr>
<tr><th id="4894">4894</th><td></td></tr>
<tr><th id="4895">4895</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4896">4896</th><td><i class="doc"> * struct iwm_scan_channel - entry in IWM_REPLY_SCAN_CMD channel table</i></td></tr>
<tr><th id="4897">4897</th><td><i class="doc"> *<span class="command"> @channel</span>: band is selected by iwm_scan_cmd "flags" field</i></td></tr>
<tr><th id="4898">4898</th><td><i class="doc"> *<span class="command"> @tx</span>_gain: gain for analog radio</i></td></tr>
<tr><th id="4899">4899</th><td><i class="doc"> *<span class="command"> @dsp</span>_atten: gain for DSP</i></td></tr>
<tr><th id="4900">4900</th><td><i class="doc"> *<span class="command"> @active</span>_dwell: dwell time for active scan in TU, typically 5-50</i></td></tr>
<tr><th id="4901">4901</th><td><i class="doc"> *<span class="command"> @passive</span>_dwell: dwell time for passive scan in TU, typically 20-500</i></td></tr>
<tr><th id="4902">4902</th><td><i class="doc"> *<span class="command"> @type</span>: type is broken down to these bits:</i></td></tr>
<tr><th id="4903">4903</th><td><i class="doc"> *	bit 0: 0 = passive, 1 = active</i></td></tr>
<tr><th id="4904">4904</th><td><i class="doc"> *	bits 1-20: SSID direct bit map. If any of these bits is set then</i></td></tr>
<tr><th id="4905">4905</th><td><i class="doc"> *		the corresponding SSID IE is transmitted in probe request</i></td></tr>
<tr><th id="4906">4906</th><td><i class="doc"> *		(bit i adds IE in position i to the probe request)</i></td></tr>
<tr><th id="4907">4907</th><td><i class="doc"> *	bit 22: channel width, 0 = regular, 1 = TGj narrow channel</i></td></tr>
<tr><th id="4908">4908</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4909">4909</th><td><i class="doc"> *<span class="command"> @iteration</span>_count:</i></td></tr>
<tr><th id="4910">4910</th><td><i class="doc"> *<span class="command"> @iteration</span>_interval:</i></td></tr>
<tr><th id="4911">4911</th><td><i class="doc"> * This struct is used once for each channel in the scan list.</i></td></tr>
<tr><th id="4912">4912</th><td><i class="doc"> * Each channel can independently select:</i></td></tr>
<tr><th id="4913">4913</th><td><i class="doc"> * 1)  SSID for directed active scans</i></td></tr>
<tr><th id="4914">4914</th><td><i class="doc"> * 2)  Txpower setting (for rate specified within Tx command)</i></td></tr>
<tr><th id="4915">4915</th><td><i class="doc"> * 3)  How long to stay on-channel (behavior may be modified by quiet_time,</i></td></tr>
<tr><th id="4916">4916</th><td><i class="doc"> *     quiet_plcp_th, good_CRC_th)</i></td></tr>
<tr><th id="4917">4917</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4918">4918</th><td><i class="doc"> * To avoid uCode errors, make sure the following are true (see comments</i></td></tr>
<tr><th id="4919">4919</th><td><i class="doc"> * under struct iwm_scan_cmd about max_out_time and quiet_time):</i></td></tr>
<tr><th id="4920">4920</th><td><i class="doc"> * 1)  If using passive_dwell (i.e. passive_dwell != 0):</i></td></tr>
<tr><th id="4921">4921</th><td><i class="doc"> *     active_dwell &lt;= passive_dwell (&lt; max_out_time if max_out_time != 0)</i></td></tr>
<tr><th id="4922">4922</th><td><i class="doc"> * 2)  quiet_time &lt;= active_dwell</i></td></tr>
<tr><th id="4923">4923</th><td><i class="doc"> * 3)  If restricting off-channel time (i.e. max_out_time !=0):</i></td></tr>
<tr><th id="4924">4924</th><td><i class="doc"> *     passive_dwell &lt; max_out_time</i></td></tr>
<tr><th id="4925">4925</th><td><i class="doc"> *     active_dwell &lt; max_out_time</i></td></tr>
<tr><th id="4926">4926</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4927">4927</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_channel" title='iwm_scan_channel' data-ref="iwm_scan_channel" data-ref-filename="iwm_scan_channel">iwm_scan_channel</dfn> {</td></tr>
<tr><th id="4928">4928</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel::type" title='iwm_scan_channel::type' data-ref="iwm_scan_channel::type" data-ref-filename="iwm_scan_channel..type">type</dfn>;</td></tr>
<tr><th id="4929">4929</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel::channel" title='iwm_scan_channel::channel' data-ref="iwm_scan_channel::channel" data-ref-filename="iwm_scan_channel..channel">channel</dfn>;</td></tr>
<tr><th id="4930">4930</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel::iteration_count" title='iwm_scan_channel::iteration_count' data-ref="iwm_scan_channel::iteration_count" data-ref-filename="iwm_scan_channel..iteration_count">iteration_count</dfn>;</td></tr>
<tr><th id="4931">4931</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel::iteration_interval" title='iwm_scan_channel::iteration_interval' data-ref="iwm_scan_channel::iteration_interval" data-ref-filename="iwm_scan_channel..iteration_interval">iteration_interval</dfn>;</td></tr>
<tr><th id="4932">4932</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel::active_dwell" title='iwm_scan_channel::active_dwell' data-ref="iwm_scan_channel::active_dwell" data-ref-filename="iwm_scan_channel..active_dwell">active_dwell</dfn>;</td></tr>
<tr><th id="4933">4933</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel::passive_dwell" title='iwm_scan_channel::passive_dwell' data-ref="iwm_scan_channel::passive_dwell" data-ref-filename="iwm_scan_channel..passive_dwell">passive_dwell</dfn>;</td></tr>
<tr><th id="4934">4934</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SCAN_CHANNEL_CONTROL_API_S_VER_1 */</i></td></tr>
<tr><th id="4935">4935</th><td></td></tr>
<tr><th id="4936">4936</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4937">4937</th><td><i class="doc"> * struct iwm_ssid_ie - directed scan network information element</i></td></tr>
<tr><th id="4938">4938</th><td><i class="doc"> *</i></td></tr>
<tr><th id="4939">4939</th><td><i class="doc"> * Up to 20 of these may appear in IWM_REPLY_SCAN_CMD,</i></td></tr>
<tr><th id="4940">4940</th><td><i class="doc"> * selected by "type" bit field in struct iwm_scan_channel;</i></td></tr>
<tr><th id="4941">4941</th><td><i class="doc"> * each channel may select different ssids from among the 20 entries.</i></td></tr>
<tr><th id="4942">4942</th><td><i class="doc"> * SSID IEs get transmitted in reverse order of entry.</i></td></tr>
<tr><th id="4943">4943</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4944">4944</th><td><b>struct</b> <dfn class="type def" id="iwm_ssid_ie" title='iwm_ssid_ie' data-ref="iwm_ssid_ie" data-ref-filename="iwm_ssid_ie">iwm_ssid_ie</dfn> {</td></tr>
<tr><th id="4945">4945</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ssid_ie::id" title='iwm_ssid_ie::id' data-ref="iwm_ssid_ie::id" data-ref-filename="iwm_ssid_ie..id">id</dfn>;</td></tr>
<tr><th id="4946">4946</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ssid_ie::len" title='iwm_ssid_ie::len' data-ref="iwm_ssid_ie::len" data-ref-filename="iwm_ssid_ie..len">len</dfn>;</td></tr>
<tr><th id="4947">4947</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_ssid_ie::ssid" title='iwm_ssid_ie::ssid' data-ref="iwm_ssid_ie::ssid" data-ref-filename="iwm_ssid_ie..ssid">ssid</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#200" title="32" data-ref="_M/IEEE80211_NWID_LEN">IEEE80211_NWID_LEN</a>];</td></tr>
<tr><th id="4948">4948</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SCAN_DIRECT_SSID_IE_API_S_VER_1 */</i></td></tr>
<tr><th id="4949">4949</th><td></td></tr>
<tr><th id="4950">4950</th><td><i>/* scan offload */</i></td></tr>
<tr><th id="4951">4951</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_SCAN_CHANNELS" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</dfn>		40</u></td></tr>
<tr><th id="4952">4952</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_MAX_BLACKLIST_LEN" data-ref="_M/IWM_SCAN_MAX_BLACKLIST_LEN">IWM_SCAN_MAX_BLACKLIST_LEN</dfn>	64</u></td></tr>
<tr><th id="4953">4953</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_SHORT_BLACKLIST_LEN" data-ref="_M/IWM_SCAN_SHORT_BLACKLIST_LEN">IWM_SCAN_SHORT_BLACKLIST_LEN</dfn>	16</u></td></tr>
<tr><th id="4954">4954</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_MAX_PROFILES" data-ref="_M/IWM_SCAN_MAX_PROFILES">IWM_SCAN_MAX_PROFILES</dfn>		11</u></td></tr>
<tr><th id="4955">4955</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_OFFLOAD_PROBE_REQ_SIZE" data-ref="_M/IWM_SCAN_OFFLOAD_PROBE_REQ_SIZE">IWM_SCAN_OFFLOAD_PROBE_REQ_SIZE</dfn>	512</u></td></tr>
<tr><th id="4956">4956</th><td></td></tr>
<tr><th id="4957">4957</th><td><i>/* Default watchdog (in MS) for scheduled scan iteration */</i></td></tr>
<tr><th id="4958">4958</th><td><u>#define <dfn class="macro" id="_M/IWM_SCHED_SCAN_WATCHDOG" data-ref="_M/IWM_SCHED_SCAN_WATCHDOG">IWM_SCHED_SCAN_WATCHDOG</dfn> cpu_to_le16(15000)</u></td></tr>
<tr><th id="4959">4959</th><td></td></tr>
<tr><th id="4960">4960</th><td><u>#define <dfn class="macro" id="_M/IWM_GOOD_CRC_TH_DEFAULT" data-ref="_M/IWM_GOOD_CRC_TH_DEFAULT">IWM_GOOD_CRC_TH_DEFAULT</dfn> cpu_to_le16(1)</u></td></tr>
<tr><th id="4961">4961</th><td><u>#define <dfn class="macro" id="_M/IWM_CAN_ABORT_STATUS" data-ref="_M/IWM_CAN_ABORT_STATUS">IWM_CAN_ABORT_STATUS</dfn> 1</u></td></tr>
<tr><th id="4962">4962</th><td></td></tr>
<tr><th id="4963">4963</th><td><u>#define <dfn class="macro" id="_M/IWM_FULL_SCAN_MULTIPLIER" data-ref="_M/IWM_FULL_SCAN_MULTIPLIER">IWM_FULL_SCAN_MULTIPLIER</dfn> 5</u></td></tr>
<tr><th id="4964">4964</th><td><u>#define <dfn class="macro" id="_M/IWM_FAST_SCHED_SCAN_ITERATIONS" data-ref="_M/IWM_FAST_SCHED_SCAN_ITERATIONS">IWM_FAST_SCHED_SCAN_ITERATIONS</dfn> 3</u></td></tr>
<tr><th id="4965">4965</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_SCHED_SCAN_PLANS" data-ref="_M/IWM_MAX_SCHED_SCAN_PLANS">IWM_MAX_SCHED_SCAN_PLANS</dfn> 2</u></td></tr>
<tr><th id="4966">4966</th><td></td></tr>
<tr><th id="4967">4967</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4968">4968</th><td><i class="doc"> * iwm_scan_flags - masks for scan command flags</i></td></tr>
<tr><th id="4969">4969</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_PERIODIC_SCAN:</i></td></tr>
<tr><th id="4970">4970</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX:</i></td></tr>
<tr><th id="4971">4971</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_DELAYED_SCAN_LOWBAND:</i></td></tr>
<tr><th id="4972">4972</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND:</i></td></tr>
<tr><th id="4973">4973</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_FRAGMENTED_SCAN:</i></td></tr>
<tr><th id="4974">4974</th><td><i class="doc"> <span class="command">*@IWM</span>_SCAN_FLAGS_PASSIVE2ACTIVE: use active scan on channels that was active</i></td></tr>
<tr><th id="4975">4975</th><td><i class="doc"> *	in the past hour, even if they are marked as passive.</i></td></tr>
<tr><th id="4976">4976</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4977">4977</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_flags" title='iwm_scan_flags' data-ref="iwm_scan_flags" data-ref-filename="iwm_scan_flags">iwm_scan_flags</dfn> {</td></tr>
<tr><th id="4978">4978</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_PERIODIC_SCAN" title='IWM_SCAN_FLAGS_PERIODIC_SCAN' data-ref="IWM_SCAN_FLAGS_PERIODIC_SCAN" data-ref-filename="IWM_SCAN_FLAGS_PERIODIC_SCAN">IWM_SCAN_FLAGS_PERIODIC_SCAN</dfn>			= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="4979">4979</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX" title='IWM_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX' data-ref="IWM_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX" data-ref-filename="IWM_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX">IWM_SCAN_FLAGS_P2P_PUBLIC_ACTION_FRAME_TX</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="4980">4980</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_DELAYED_SCAN_LOWBAND" title='IWM_SCAN_FLAGS_DELAYED_SCAN_LOWBAND' data-ref="IWM_SCAN_FLAGS_DELAYED_SCAN_LOWBAND" data-ref-filename="IWM_SCAN_FLAGS_DELAYED_SCAN_LOWBAND">IWM_SCAN_FLAGS_DELAYED_SCAN_LOWBAND</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="4981">4981</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND" title='IWM_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND' data-ref="IWM_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND" data-ref-filename="IWM_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND">IWM_SCAN_FLAGS_DELAYED_SCAN_HIGHBAND</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="4982">4982</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_FRAGMENTED_SCAN" title='IWM_SCAN_FLAGS_FRAGMENTED_SCAN' data-ref="IWM_SCAN_FLAGS_FRAGMENTED_SCAN" data-ref-filename="IWM_SCAN_FLAGS_FRAGMENTED_SCAN">IWM_SCAN_FLAGS_FRAGMENTED_SCAN</dfn>			= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="4983">4983</th><td>	<dfn class="enum" id="IWM_SCAN_FLAGS_PASSIVE2ACTIVE" title='IWM_SCAN_FLAGS_PASSIVE2ACTIVE' data-ref="IWM_SCAN_FLAGS_PASSIVE2ACTIVE" data-ref-filename="IWM_SCAN_FLAGS_PASSIVE2ACTIVE">IWM_SCAN_FLAGS_PASSIVE2ACTIVE</dfn>			= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="4984">4984</th><td>};</td></tr>
<tr><th id="4985">4985</th><td></td></tr>
<tr><th id="4986">4986</th><td><i class="doc">/**</i></td></tr>
<tr><th id="4987">4987</th><td><i class="doc"> * enum iwm_scan_type - Scan types for scan command</i></td></tr>
<tr><th id="4988">4988</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_FORCED:</i></td></tr>
<tr><th id="4989">4989</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_BACKGROUND:</i></td></tr>
<tr><th id="4990">4990</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_OS:</i></td></tr>
<tr><th id="4991">4991</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_ROAMING:</i></td></tr>
<tr><th id="4992">4992</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_ACTION:</i></td></tr>
<tr><th id="4993">4993</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_DISCOVERY:</i></td></tr>
<tr><th id="4994">4994</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_TYPE_DISCOVERY_FORCED:</i></td></tr>
<tr><th id="4995">4995</th><td><i class="doc"> */</i></td></tr>
<tr><th id="4996">4996</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_type" title='iwm_scan_type' data-ref="iwm_scan_type" data-ref-filename="iwm_scan_type">iwm_scan_type</dfn> {</td></tr>
<tr><th id="4997">4997</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_FORCED" title='IWM_SCAN_TYPE_FORCED' data-ref="IWM_SCAN_TYPE_FORCED" data-ref-filename="IWM_SCAN_TYPE_FORCED">IWM_SCAN_TYPE_FORCED</dfn>		= <var>0</var>,</td></tr>
<tr><th id="4998">4998</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_BACKGROUND" title='IWM_SCAN_TYPE_BACKGROUND' data-ref="IWM_SCAN_TYPE_BACKGROUND" data-ref-filename="IWM_SCAN_TYPE_BACKGROUND">IWM_SCAN_TYPE_BACKGROUND</dfn>	= <var>1</var>,</td></tr>
<tr><th id="4999">4999</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_OS" title='IWM_SCAN_TYPE_OS' data-ref="IWM_SCAN_TYPE_OS" data-ref-filename="IWM_SCAN_TYPE_OS">IWM_SCAN_TYPE_OS</dfn>		= <var>2</var>,</td></tr>
<tr><th id="5000">5000</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_ROAMING" title='IWM_SCAN_TYPE_ROAMING' data-ref="IWM_SCAN_TYPE_ROAMING" data-ref-filename="IWM_SCAN_TYPE_ROAMING">IWM_SCAN_TYPE_ROAMING</dfn>		= <var>3</var>,</td></tr>
<tr><th id="5001">5001</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_ACTION" title='IWM_SCAN_TYPE_ACTION' data-ref="IWM_SCAN_TYPE_ACTION" data-ref-filename="IWM_SCAN_TYPE_ACTION">IWM_SCAN_TYPE_ACTION</dfn>		= <var>4</var>,</td></tr>
<tr><th id="5002">5002</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_DISCOVERY" title='IWM_SCAN_TYPE_DISCOVERY' data-ref="IWM_SCAN_TYPE_DISCOVERY" data-ref-filename="IWM_SCAN_TYPE_DISCOVERY">IWM_SCAN_TYPE_DISCOVERY</dfn>		= <var>5</var>,</td></tr>
<tr><th id="5003">5003</th><td>	<dfn class="enum" id="IWM_SCAN_TYPE_DISCOVERY_FORCED" title='IWM_SCAN_TYPE_DISCOVERY_FORCED' data-ref="IWM_SCAN_TYPE_DISCOVERY_FORCED" data-ref-filename="IWM_SCAN_TYPE_DISCOVERY_FORCED">IWM_SCAN_TYPE_DISCOVERY_FORCED</dfn>	= <var>6</var>,</td></tr>
<tr><th id="5004">5004</th><td>}; <i>/* IWM_SCAN_ACTIVITY_TYPE_E_VER_1 */</i></td></tr>
<tr><th id="5005">5005</th><td></td></tr>
<tr><th id="5006">5006</th><td><i>/* Maximal number of channels to scan */</i></td></tr>
<tr><th id="5007">5007</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_NUM_SCAN_CHANNELS" data-ref="_M/IWM_MAX_NUM_SCAN_CHANNELS">IWM_MAX_NUM_SCAN_CHANNELS</dfn> 0x24</u></td></tr>
<tr><th id="5008">5008</th><td></td></tr>
<tr><th id="5009">5009</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5010">5010</th><td><i class="doc"> * iwm_scan_schedule_lmac - schedule of scan offload</i></td></tr>
<tr><th id="5011">5011</th><td><i class="doc"> *<span class="command"> @delay</span>:		delay between iterations, in seconds.</i></td></tr>
<tr><th id="5012">5012</th><td><i class="doc"> *<span class="command"> @iterations</span>:		num of scan iterations</i></td></tr>
<tr><th id="5013">5013</th><td><i class="doc"> *<span class="command"> @full</span>_scan_mul:	number of partial scans before each full scan</i></td></tr>
<tr><th id="5014">5014</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5015">5015</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_schedule_lmac" title='iwm_scan_schedule_lmac' data-ref="iwm_scan_schedule_lmac" data-ref-filename="iwm_scan_schedule_lmac">iwm_scan_schedule_lmac</dfn> {</td></tr>
<tr><th id="5016">5016</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_schedule_lmac::delay" title='iwm_scan_schedule_lmac::delay' data-ref="iwm_scan_schedule_lmac::delay" data-ref-filename="iwm_scan_schedule_lmac..delay">delay</dfn>;</td></tr>
<tr><th id="5017">5017</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_schedule_lmac::iterations" title='iwm_scan_schedule_lmac::iterations' data-ref="iwm_scan_schedule_lmac::iterations" data-ref-filename="iwm_scan_schedule_lmac..iterations">iterations</dfn>;</td></tr>
<tr><th id="5018">5018</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_schedule_lmac::full_scan_mul" title='iwm_scan_schedule_lmac::full_scan_mul' data-ref="iwm_scan_schedule_lmac::full_scan_mul" data-ref-filename="iwm_scan_schedule_lmac..full_scan_mul">full_scan_mul</dfn>;</td></tr>
<tr><th id="5019">5019</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_SCHEDULE_API_S */</i></td></tr>
<tr><th id="5020">5020</th><td></td></tr>
<tr><th id="5021">5021</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5022">5022</th><td><i class="doc"> * iwm_scan_req_tx_cmd - SCAN_REQ_TX_CMD_API_S</i></td></tr>
<tr><th id="5023">5023</th><td><i class="doc"> *<span class="command"> @tx</span>_flags: combination of TX_CMD_FLG_*</i></td></tr>
<tr><th id="5024">5024</th><td><i class="doc"> * <span class="command">@rate</span>_n_flags: rate for *all* Tx attempts, if TX_CMD_FLG_STA_RATE_MSK is</i></td></tr>
<tr><th id="5025">5025</th><td><i class="doc"> *	cleared. Combination of RATE_MCS_*</i></td></tr>
<tr><th id="5026">5026</th><td><i class="doc"> * <span class="command">@st</span>a_id: index of destination station in FW station table</i></td></tr>
<tr><th id="5027">5027</th><td><i class="doc"> *<span class="command"> @reserved</span>: for alignment and future use</i></td></tr>
<tr><th id="5028">5028</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5029">5029</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_req_tx_cmd" title='iwm_scan_req_tx_cmd' data-ref="iwm_scan_req_tx_cmd" data-ref-filename="iwm_scan_req_tx_cmd">iwm_scan_req_tx_cmd</dfn> {</td></tr>
<tr><th id="5030">5030</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_tx_cmd::tx_flags" title='iwm_scan_req_tx_cmd::tx_flags' data-ref="iwm_scan_req_tx_cmd::tx_flags" data-ref-filename="iwm_scan_req_tx_cmd..tx_flags">tx_flags</dfn>;</td></tr>
<tr><th id="5031">5031</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_tx_cmd::rate_n_flags" title='iwm_scan_req_tx_cmd::rate_n_flags' data-ref="iwm_scan_req_tx_cmd::rate_n_flags" data-ref-filename="iwm_scan_req_tx_cmd..rate_n_flags">rate_n_flags</dfn>;</td></tr>
<tr><th id="5032">5032</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_tx_cmd::sta_id" title='iwm_scan_req_tx_cmd::sta_id' data-ref="iwm_scan_req_tx_cmd::sta_id" data-ref-filename="iwm_scan_req_tx_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="5033">5033</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_tx_cmd::reserved" title='iwm_scan_req_tx_cmd::reserved' data-ref="iwm_scan_req_tx_cmd::reserved" data-ref-filename="iwm_scan_req_tx_cmd..reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="5034">5034</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5035">5035</th><td></td></tr>
<tr><th id="5036">5036</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_channel_flags_lmac" title='iwm_scan_channel_flags_lmac' data-ref="iwm_scan_channel_flags_lmac" data-ref-filename="iwm_scan_channel_flags_lmac">iwm_scan_channel_flags_lmac</dfn> {</td></tr>
<tr><th id="5037">5037</th><td>	<dfn class="enum" id="IWM_UNIFIED_SCAN_CHANNEL_FULL" title='IWM_UNIFIED_SCAN_CHANNEL_FULL' data-ref="IWM_UNIFIED_SCAN_CHANNEL_FULL" data-ref-filename="IWM_UNIFIED_SCAN_CHANNEL_FULL">IWM_UNIFIED_SCAN_CHANNEL_FULL</dfn>		= (<var>1</var> &lt;&lt; <var>27</var>),</td></tr>
<tr><th id="5038">5038</th><td>	<dfn class="enum" id="IWM_UNIFIED_SCAN_CHANNEL_PARTIAL" title='IWM_UNIFIED_SCAN_CHANNEL_PARTIAL' data-ref="IWM_UNIFIED_SCAN_CHANNEL_PARTIAL" data-ref-filename="IWM_UNIFIED_SCAN_CHANNEL_PARTIAL">IWM_UNIFIED_SCAN_CHANNEL_PARTIAL</dfn>	= (<var>1</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="5039">5039</th><td>};</td></tr>
<tr><th id="5040">5040</th><td></td></tr>
<tr><th id="5041">5041</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5042">5042</th><td><i class="doc"> * iwm_scan_channel_cfg_lmac - SCAN_CHANNEL_CFG_S_VER2</i></td></tr>
<tr><th id="5043">5043</th><td><i class="doc"> *<span class="command"> @flags</span>:		bits 1-20: directed scan to i'th ssid</i></td></tr>
<tr><th id="5044">5044</th><td><i class="doc"> *			other bits &amp;enum iwm_scan_channel_flags_lmac</i></td></tr>
<tr><th id="5045">5045</th><td><i class="doc"> *<span class="command"> @channel</span>_number:	channel number 1-13 etc</i></td></tr>
<tr><th id="5046">5046</th><td><i class="doc"> *<span class="command"> @iter</span>_count:		scan iteration on this channel</i></td></tr>
<tr><th id="5047">5047</th><td><i class="doc"> *<span class="command"> @iter</span>_interval:	interval in seconds between iterations on one channel</i></td></tr>
<tr><th id="5048">5048</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5049">5049</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_channel_cfg_lmac" title='iwm_scan_channel_cfg_lmac' data-ref="iwm_scan_channel_cfg_lmac" data-ref-filename="iwm_scan_channel_cfg_lmac">iwm_scan_channel_cfg_lmac</dfn> {</td></tr>
<tr><th id="5050">5050</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_lmac::flags" title='iwm_scan_channel_cfg_lmac::flags' data-ref="iwm_scan_channel_cfg_lmac::flags" data-ref-filename="iwm_scan_channel_cfg_lmac..flags">flags</dfn>;</td></tr>
<tr><th id="5051">5051</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_lmac::channel_num" title='iwm_scan_channel_cfg_lmac::channel_num' data-ref="iwm_scan_channel_cfg_lmac::channel_num" data-ref-filename="iwm_scan_channel_cfg_lmac..channel_num">channel_num</dfn>;</td></tr>
<tr><th id="5052">5052</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_lmac::iter_count" title='iwm_scan_channel_cfg_lmac::iter_count' data-ref="iwm_scan_channel_cfg_lmac::iter_count" data-ref-filename="iwm_scan_channel_cfg_lmac..iter_count">iter_count</dfn>;</td></tr>
<tr><th id="5053">5053</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_lmac::iter_interval" title='iwm_scan_channel_cfg_lmac::iter_interval' data-ref="iwm_scan_channel_cfg_lmac::iter_interval" data-ref-filename="iwm_scan_channel_cfg_lmac..iter_interval">iter_interval</dfn>;</td></tr>
<tr><th id="5054">5054</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5055">5055</th><td></td></tr>
<tr><th id="5056">5056</th><td><i>/*</i></td></tr>
<tr><th id="5057">5057</th><td><i> * iwm_scan_probe_segment - PROBE_SEGMENT_API_S_VER_1</i></td></tr>
<tr><th id="5058">5058</th><td><i> * @offset: offset in the data block</i></td></tr>
<tr><th id="5059">5059</th><td><i> * @len: length of the segment</i></td></tr>
<tr><th id="5060">5060</th><td><i> */</i></td></tr>
<tr><th id="5061">5061</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_probe_segment" title='iwm_scan_probe_segment' data-ref="iwm_scan_probe_segment" data-ref-filename="iwm_scan_probe_segment">iwm_scan_probe_segment</dfn> {</td></tr>
<tr><th id="5062">5062</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_probe_segment::offset" title='iwm_scan_probe_segment::offset' data-ref="iwm_scan_probe_segment::offset" data-ref-filename="iwm_scan_probe_segment..offset">offset</dfn>;</td></tr>
<tr><th id="5063">5063</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_probe_segment::len" title='iwm_scan_probe_segment::len' data-ref="iwm_scan_probe_segment::len" data-ref-filename="iwm_scan_probe_segment..len">len</dfn>;</td></tr>
<tr><th id="5064">5064</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5065">5065</th><td></td></tr>
<tr><th id="5066">5066</th><td><i>/* iwm_scan_probe_req - PROBE_REQUEST_FRAME_API_S_VER_2</i></td></tr>
<tr><th id="5067">5067</th><td><i> * @mac_header: first (and common) part of the probe</i></td></tr>
<tr><th id="5068">5068</th><td><i> * @band_data: band specific data</i></td></tr>
<tr><th id="5069">5069</th><td><i> * @common_data: last (and common) part of the probe</i></td></tr>
<tr><th id="5070">5070</th><td><i> * @buf: raw data block</i></td></tr>
<tr><th id="5071">5071</th><td><i> */</i></td></tr>
<tr><th id="5072">5072</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_probe_req" title='iwm_scan_probe_req' data-ref="iwm_scan_probe_req" data-ref-filename="iwm_scan_probe_req">iwm_scan_probe_req</dfn> {</td></tr>
<tr><th id="5073">5073</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_probe_segment" title='iwm_scan_probe_segment' data-ref="iwm_scan_probe_segment" data-ref-filename="iwm_scan_probe_segment">iwm_scan_probe_segment</a> <dfn class="decl field" id="iwm_scan_probe_req::mac_header" title='iwm_scan_probe_req::mac_header' data-ref="iwm_scan_probe_req::mac_header" data-ref-filename="iwm_scan_probe_req..mac_header">mac_header</dfn>;</td></tr>
<tr><th id="5074">5074</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_probe_segment" title='iwm_scan_probe_segment' data-ref="iwm_scan_probe_segment" data-ref-filename="iwm_scan_probe_segment">iwm_scan_probe_segment</a> <dfn class="decl field" id="iwm_scan_probe_req::band_data" title='iwm_scan_probe_req::band_data' data-ref="iwm_scan_probe_req::band_data" data-ref-filename="iwm_scan_probe_req..band_data">band_data</dfn>[<var>2</var>];</td></tr>
<tr><th id="5075">5075</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_probe_segment" title='iwm_scan_probe_segment' data-ref="iwm_scan_probe_segment" data-ref-filename="iwm_scan_probe_segment">iwm_scan_probe_segment</a> <dfn class="decl field" id="iwm_scan_probe_req::common_data" title='iwm_scan_probe_req::common_data' data-ref="iwm_scan_probe_req::common_data" data-ref-filename="iwm_scan_probe_req..common_data">common_data</dfn>;</td></tr>
<tr><th id="5076">5076</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_probe_req::buf" title='iwm_scan_probe_req::buf' data-ref="iwm_scan_probe_req::buf" data-ref-filename="iwm_scan_probe_req..buf">buf</dfn>[<a class="macro" href="#4955" title="512" data-ref="_M/IWM_SCAN_OFFLOAD_PROBE_REQ_SIZE">IWM_SCAN_OFFLOAD_PROBE_REQ_SIZE</a>];</td></tr>
<tr><th id="5077">5077</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5078">5078</th><td></td></tr>
<tr><th id="5079">5079</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_channel_flags" title='iwm_scan_channel_flags' data-ref="iwm_scan_channel_flags" data-ref-filename="iwm_scan_channel_flags">iwm_scan_channel_flags</dfn> {</td></tr>
<tr><th id="5080">5080</th><td>	<dfn class="enum" id="IWM_SCAN_CHANNEL_FLAG_EBS" title='IWM_SCAN_CHANNEL_FLAG_EBS' data-ref="IWM_SCAN_CHANNEL_FLAG_EBS" data-ref-filename="IWM_SCAN_CHANNEL_FLAG_EBS">IWM_SCAN_CHANNEL_FLAG_EBS</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5081">5081</th><td>	<dfn class="enum" id="IWM_SCAN_CHANNEL_FLAG_EBS_ACCURATE" title='IWM_SCAN_CHANNEL_FLAG_EBS_ACCURATE' data-ref="IWM_SCAN_CHANNEL_FLAG_EBS_ACCURATE" data-ref-filename="IWM_SCAN_CHANNEL_FLAG_EBS_ACCURATE">IWM_SCAN_CHANNEL_FLAG_EBS_ACCURATE</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5082">5082</th><td>	<dfn class="enum" id="IWM_SCAN_CHANNEL_FLAG_CACHE_ADD" title='IWM_SCAN_CHANNEL_FLAG_CACHE_ADD' data-ref="IWM_SCAN_CHANNEL_FLAG_CACHE_ADD" data-ref-filename="IWM_SCAN_CHANNEL_FLAG_CACHE_ADD">IWM_SCAN_CHANNEL_FLAG_CACHE_ADD</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5083">5083</th><td>};</td></tr>
<tr><th id="5084">5084</th><td></td></tr>
<tr><th id="5085">5085</th><td><i>/* iwm_scan_channel_opt - CHANNEL_OPTIMIZATION_API_S</i></td></tr>
<tr><th id="5086">5086</th><td><i> * @flags: enum iwm_scan_channel_flags</i></td></tr>
<tr><th id="5087">5087</th><td><i> * @non_ebs_ratio: defines the ratio of number of scan iterations where EBS is</i></td></tr>
<tr><th id="5088">5088</th><td><i> *	involved.</i></td></tr>
<tr><th id="5089">5089</th><td><i> *	1 - EBS is disabled.</i></td></tr>
<tr><th id="5090">5090</th><td><i> *	2 - every second scan will be full scan(and so on).</i></td></tr>
<tr><th id="5091">5091</th><td><i> */</i></td></tr>
<tr><th id="5092">5092</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_channel_opt" title='iwm_scan_channel_opt' data-ref="iwm_scan_channel_opt" data-ref-filename="iwm_scan_channel_opt">iwm_scan_channel_opt</dfn> {</td></tr>
<tr><th id="5093">5093</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_opt::flags" title='iwm_scan_channel_opt::flags' data-ref="iwm_scan_channel_opt::flags" data-ref-filename="iwm_scan_channel_opt..flags">flags</dfn>;</td></tr>
<tr><th id="5094">5094</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_opt::non_ebs_ratio" title='iwm_scan_channel_opt::non_ebs_ratio' data-ref="iwm_scan_channel_opt::non_ebs_ratio" data-ref-filename="iwm_scan_channel_opt..non_ebs_ratio">non_ebs_ratio</dfn>;</td></tr>
<tr><th id="5095">5095</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5096">5096</th><td></td></tr>
<tr><th id="5097">5097</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5098">5098</th><td><i class="doc"> * iwm_mvm_lmac_scan_flags - LMAC scan flags</i></td></tr>
<tr><th id="5099">5099</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_PASS_ALL: pass all beacons and probe responses</i></td></tr>
<tr><th id="5100">5100</th><td><i class="doc"> *      without filtering.</i></td></tr>
<tr><th id="5101">5101</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_PASSIVE: force passive scan on all channels</i></td></tr>
<tr><th id="5102">5102</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_PRE_CONNECTION: single channel scan</i></td></tr>
<tr><th id="5103">5103</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_ITER_COMPLETE: send iteration complete notification</i></td></tr>
<tr><th id="5104">5104</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_MULTIPLE_SSIDS multiple SSID matching</i></td></tr>
<tr><th id="5105">5105</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_FRAGMENTED: all passive scans will be fragmented</i></td></tr>
<tr><th id="5106">5106</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAGS_RRM_ENABLED: insert WFA vendor-specific TPC report</i></td></tr>
<tr><th id="5107">5107</th><td><i class="doc"> *      and DS parameter set IEs into probe requests.</i></td></tr>
<tr><th id="5108">5108</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_EXTENDED_DWELL: use extended dwell time on channels</i></td></tr>
<tr><th id="5109">5109</th><td><i class="doc"> *      1, 6 and 11.</i></td></tr>
<tr><th id="5110">5110</th><td><i class="doc"> *<span class="command"> @IWM</span>_LMAC_SCAN_FLAG_MATCH: Send match found notification on matches</i></td></tr>
<tr><th id="5111">5111</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5112">5112</th><td><b>enum</b> <dfn class="type def" id="iwm_mvm_lmac_scan_flags" title='iwm_mvm_lmac_scan_flags' data-ref="iwm_mvm_lmac_scan_flags" data-ref-filename="iwm_mvm_lmac_scan_flags">iwm_mvm_lmac_scan_flags</dfn> {</td></tr>
<tr><th id="5113">5113</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_PASS_ALL" title='IWM_LMAC_SCAN_FLAG_PASS_ALL' data-ref="IWM_LMAC_SCAN_FLAG_PASS_ALL" data-ref-filename="IWM_LMAC_SCAN_FLAG_PASS_ALL">IWM_LMAC_SCAN_FLAG_PASS_ALL</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5114">5114</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_PASSIVE" title='IWM_LMAC_SCAN_FLAG_PASSIVE' data-ref="IWM_LMAC_SCAN_FLAG_PASSIVE" data-ref-filename="IWM_LMAC_SCAN_FLAG_PASSIVE">IWM_LMAC_SCAN_FLAG_PASSIVE</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5115">5115</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_PRE_CONNECTION" title='IWM_LMAC_SCAN_FLAG_PRE_CONNECTION' data-ref="IWM_LMAC_SCAN_FLAG_PRE_CONNECTION" data-ref-filename="IWM_LMAC_SCAN_FLAG_PRE_CONNECTION">IWM_LMAC_SCAN_FLAG_PRE_CONNECTION</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5116">5116</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_ITER_COMPLETE" title='IWM_LMAC_SCAN_FLAG_ITER_COMPLETE' data-ref="IWM_LMAC_SCAN_FLAG_ITER_COMPLETE" data-ref-filename="IWM_LMAC_SCAN_FLAG_ITER_COMPLETE">IWM_LMAC_SCAN_FLAG_ITER_COMPLETE</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5117">5117</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_MULTIPLE_SSIDS" title='IWM_LMAC_SCAN_FLAG_MULTIPLE_SSIDS' data-ref="IWM_LMAC_SCAN_FLAG_MULTIPLE_SSIDS" data-ref-filename="IWM_LMAC_SCAN_FLAG_MULTIPLE_SSIDS">IWM_LMAC_SCAN_FLAG_MULTIPLE_SSIDS</dfn>	= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="5118">5118</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_FRAGMENTED" title='IWM_LMAC_SCAN_FLAG_FRAGMENTED' data-ref="IWM_LMAC_SCAN_FLAG_FRAGMENTED" data-ref-filename="IWM_LMAC_SCAN_FLAG_FRAGMENTED">IWM_LMAC_SCAN_FLAG_FRAGMENTED</dfn>		= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="5119">5119</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAGS_RRM_ENABLED" title='IWM_LMAC_SCAN_FLAGS_RRM_ENABLED' data-ref="IWM_LMAC_SCAN_FLAGS_RRM_ENABLED" data-ref-filename="IWM_LMAC_SCAN_FLAGS_RRM_ENABLED">IWM_LMAC_SCAN_FLAGS_RRM_ENABLED</dfn>		= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="5120">5120</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_EXTENDED_DWELL" title='IWM_LMAC_SCAN_FLAG_EXTENDED_DWELL' data-ref="IWM_LMAC_SCAN_FLAG_EXTENDED_DWELL" data-ref-filename="IWM_LMAC_SCAN_FLAG_EXTENDED_DWELL">IWM_LMAC_SCAN_FLAG_EXTENDED_DWELL</dfn>	= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="5121">5121</th><td>	<dfn class="enum" id="IWM_LMAC_SCAN_FLAG_MATCH" title='IWM_LMAC_SCAN_FLAG_MATCH' data-ref="IWM_LMAC_SCAN_FLAG_MATCH" data-ref-filename="IWM_LMAC_SCAN_FLAG_MATCH">IWM_LMAC_SCAN_FLAG_MATCH</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="5122">5122</th><td>};</td></tr>
<tr><th id="5123">5123</th><td></td></tr>
<tr><th id="5124">5124</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_priority" title='iwm_scan_priority' data-ref="iwm_scan_priority" data-ref-filename="iwm_scan_priority">iwm_scan_priority</dfn> {</td></tr>
<tr><th id="5125">5125</th><td>	<dfn class="enum" id="IWM_SCAN_PRIORITY_LOW" title='IWM_SCAN_PRIORITY_LOW' data-ref="IWM_SCAN_PRIORITY_LOW" data-ref-filename="IWM_SCAN_PRIORITY_LOW">IWM_SCAN_PRIORITY_LOW</dfn>,</td></tr>
<tr><th id="5126">5126</th><td>	<dfn class="enum" id="IWM_SCAN_PRIORITY_MEDIUM" title='IWM_SCAN_PRIORITY_MEDIUM' data-ref="IWM_SCAN_PRIORITY_MEDIUM" data-ref-filename="IWM_SCAN_PRIORITY_MEDIUM">IWM_SCAN_PRIORITY_MEDIUM</dfn>,</td></tr>
<tr><th id="5127">5127</th><td>	<dfn class="enum" id="IWM_SCAN_PRIORITY_HIGH" title='IWM_SCAN_PRIORITY_HIGH' data-ref="IWM_SCAN_PRIORITY_HIGH" data-ref-filename="IWM_SCAN_PRIORITY_HIGH">IWM_SCAN_PRIORITY_HIGH</dfn>,</td></tr>
<tr><th id="5128">5128</th><td>};</td></tr>
<tr><th id="5129">5129</th><td></td></tr>
<tr><th id="5130">5130</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5131">5131</th><td><i class="doc"> * iwm_scan_req_lmac - SCAN_REQUEST_CMD_API_S_VER_1</i></td></tr>
<tr><th id="5132">5132</th><td><i class="doc"> *<span class="command"> @reserved1</span>: for alignment and future use</i></td></tr>
<tr><th id="5133">5133</th><td><i class="doc"> *<span class="command"> @channel</span>_num: num of channels to scan</i></td></tr>
<tr><th id="5134">5134</th><td><i class="doc"> *<span class="command"> @active</span>-dwell: dwell time for active channels</i></td></tr>
<tr><th id="5135">5135</th><td><i class="doc"> *<span class="command"> @passive</span>-dwell: dwell time for passive channels</i></td></tr>
<tr><th id="5136">5136</th><td><i class="doc"> *<span class="command"> @fragmented</span>-dwell: dwell time for fragmented passive scan</i></td></tr>
<tr><th id="5137">5137</th><td><i class="doc"> *<span class="command"> @extended</span>_dwell: dwell time for channels 1, 6 and 11 (in certain cases)</i></td></tr>
<tr><th id="5138">5138</th><td><i class="doc"> *<span class="command"> @reserved2</span>: for alignment and future use</i></td></tr>
<tr><th id="5139">5139</th><td><i class="doc"> *<span class="command"> @rx</span>_chain_selct: PHY_RX_CHAIN_* flags</i></td></tr>
<tr><th id="5140">5140</th><td><i class="doc"> *<span class="command"> @scan</span>_flags: &amp;enum iwm_lmac_scan_flags</i></td></tr>
<tr><th id="5141">5141</th><td><i class="doc"> *<span class="command"> @max</span>_out_time: max time (in TU) to be out of associated channel</i></td></tr>
<tr><th id="5142">5142</th><td><i class="doc"> *<span class="command"> @suspend</span>_time: pause scan this long (TUs) when returning to service channel</i></td></tr>
<tr><th id="5143">5143</th><td><i class="doc"> *<span class="command"> @flags</span>: RXON flags</i></td></tr>
<tr><th id="5144">5144</th><td><i class="doc"> *<span class="command"> @filter</span>_flags: RXON filter</i></td></tr>
<tr><th id="5145">5145</th><td><i class="doc"> *<span class="command"> @tx</span>_cmd: tx command for active scan; for 2GHz and for 5GHz</i></td></tr>
<tr><th id="5146">5146</th><td><i class="doc"> *<span class="command"> @direct</span>_scan: list of SSIDs for directed active scan</i></td></tr>
<tr><th id="5147">5147</th><td><i class="doc"> *<span class="command"> @scan</span>_prio: enum iwm_scan_priority</i></td></tr>
<tr><th id="5148">5148</th><td><i class="doc"> *<span class="command"> @iter</span>_num: number of scan iterations</i></td></tr>
<tr><th id="5149">5149</th><td><i class="doc"> *<span class="command"> @delay</span>: delay in seconds before first iteration</i></td></tr>
<tr><th id="5150">5150</th><td><i class="doc"> *<span class="command"> @schedule</span>: two scheduling plans. The first one is finite, the second one can</i></td></tr>
<tr><th id="5151">5151</th><td><i class="doc"> *	be infinite.</i></td></tr>
<tr><th id="5152">5152</th><td><i class="doc"> *<span class="command"> @channel</span>_opt: channel optimization options, for full and partial scan</i></td></tr>
<tr><th id="5153">5153</th><td><i class="doc"> * <span class="command">@data</span>: channel configuration and probe request packet.</i></td></tr>
<tr><th id="5154">5154</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5155">5155</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_req_lmac" title='iwm_scan_req_lmac' data-ref="iwm_scan_req_lmac" data-ref-filename="iwm_scan_req_lmac">iwm_scan_req_lmac</dfn> {</td></tr>
<tr><th id="5156">5156</th><td>	<i>/* SCAN_REQUEST_FIXED_PART_API_S_VER_7 */</i></td></tr>
<tr><th id="5157">5157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::reserved1" title='iwm_scan_req_lmac::reserved1' data-ref="iwm_scan_req_lmac::reserved1" data-ref-filename="iwm_scan_req_lmac..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="5158">5158</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::n_channels" title='iwm_scan_req_lmac::n_channels' data-ref="iwm_scan_req_lmac::n_channels" data-ref-filename="iwm_scan_req_lmac..n_channels">n_channels</dfn>;</td></tr>
<tr><th id="5159">5159</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::active_dwell" title='iwm_scan_req_lmac::active_dwell' data-ref="iwm_scan_req_lmac::active_dwell" data-ref-filename="iwm_scan_req_lmac..active_dwell">active_dwell</dfn>;</td></tr>
<tr><th id="5160">5160</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::passive_dwell" title='iwm_scan_req_lmac::passive_dwell' data-ref="iwm_scan_req_lmac::passive_dwell" data-ref-filename="iwm_scan_req_lmac..passive_dwell">passive_dwell</dfn>;</td></tr>
<tr><th id="5161">5161</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::fragmented_dwell" title='iwm_scan_req_lmac::fragmented_dwell' data-ref="iwm_scan_req_lmac::fragmented_dwell" data-ref-filename="iwm_scan_req_lmac..fragmented_dwell">fragmented_dwell</dfn>;</td></tr>
<tr><th id="5162">5162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::extended_dwell" title='iwm_scan_req_lmac::extended_dwell' data-ref="iwm_scan_req_lmac::extended_dwell" data-ref-filename="iwm_scan_req_lmac..extended_dwell">extended_dwell</dfn>;</td></tr>
<tr><th id="5163">5163</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::reserved2" title='iwm_scan_req_lmac::reserved2' data-ref="iwm_scan_req_lmac::reserved2" data-ref-filename="iwm_scan_req_lmac..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="5164">5164</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::rx_chain_select" title='iwm_scan_req_lmac::rx_chain_select' data-ref="iwm_scan_req_lmac::rx_chain_select" data-ref-filename="iwm_scan_req_lmac..rx_chain_select">rx_chain_select</dfn>;</td></tr>
<tr><th id="5165">5165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::scan_flags" title='iwm_scan_req_lmac::scan_flags' data-ref="iwm_scan_req_lmac::scan_flags" data-ref-filename="iwm_scan_req_lmac..scan_flags">scan_flags</dfn>;</td></tr>
<tr><th id="5166">5166</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::max_out_time" title='iwm_scan_req_lmac::max_out_time' data-ref="iwm_scan_req_lmac::max_out_time" data-ref-filename="iwm_scan_req_lmac..max_out_time">max_out_time</dfn>;</td></tr>
<tr><th id="5167">5167</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::suspend_time" title='iwm_scan_req_lmac::suspend_time' data-ref="iwm_scan_req_lmac::suspend_time" data-ref-filename="iwm_scan_req_lmac..suspend_time">suspend_time</dfn>;</td></tr>
<tr><th id="5168">5168</th><td>	<i>/* RX_ON_FLAGS_API_S_VER_1 */</i></td></tr>
<tr><th id="5169">5169</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::flags" title='iwm_scan_req_lmac::flags' data-ref="iwm_scan_req_lmac::flags" data-ref-filename="iwm_scan_req_lmac..flags">flags</dfn>;</td></tr>
<tr><th id="5170">5170</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::filter_flags" title='iwm_scan_req_lmac::filter_flags' data-ref="iwm_scan_req_lmac::filter_flags" data-ref-filename="iwm_scan_req_lmac..filter_flags">filter_flags</dfn>;</td></tr>
<tr><th id="5171">5171</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_req_tx_cmd" title='iwm_scan_req_tx_cmd' data-ref="iwm_scan_req_tx_cmd" data-ref-filename="iwm_scan_req_tx_cmd">iwm_scan_req_tx_cmd</a> <dfn class="decl field" id="iwm_scan_req_lmac::tx_cmd" title='iwm_scan_req_lmac::tx_cmd' data-ref="iwm_scan_req_lmac::tx_cmd" data-ref-filename="iwm_scan_req_lmac..tx_cmd">tx_cmd</dfn>[<var>2</var>];</td></tr>
<tr><th id="5172">5172</th><td>	<b>struct</b> <a class="type" href="#iwm_ssid_ie" title='iwm_ssid_ie' data-ref="iwm_ssid_ie" data-ref-filename="iwm_ssid_ie">iwm_ssid_ie</a> <dfn class="decl field" id="iwm_scan_req_lmac::direct_scan" title='iwm_scan_req_lmac::direct_scan' data-ref="iwm_scan_req_lmac::direct_scan" data-ref-filename="iwm_scan_req_lmac..direct_scan">direct_scan</dfn>[<a class="macro" href="#4893" title="20" data-ref="_M/IWM_PROBE_OPTION_MAX">IWM_PROBE_OPTION_MAX</a>];</td></tr>
<tr><th id="5173">5173</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::scan_prio" title='iwm_scan_req_lmac::scan_prio' data-ref="iwm_scan_req_lmac::scan_prio" data-ref-filename="iwm_scan_req_lmac..scan_prio">scan_prio</dfn>;</td></tr>
<tr><th id="5174">5174</th><td>	<i>/* SCAN_REQ_PERIODIC_PARAMS_API_S */</i></td></tr>
<tr><th id="5175">5175</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::iter_num" title='iwm_scan_req_lmac::iter_num' data-ref="iwm_scan_req_lmac::iter_num" data-ref-filename="iwm_scan_req_lmac..iter_num">iter_num</dfn>;</td></tr>
<tr><th id="5176">5176</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::delay" title='iwm_scan_req_lmac::delay' data-ref="iwm_scan_req_lmac::delay" data-ref-filename="iwm_scan_req_lmac..delay">delay</dfn>;</td></tr>
<tr><th id="5177">5177</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_schedule_lmac" title='iwm_scan_schedule_lmac' data-ref="iwm_scan_schedule_lmac" data-ref-filename="iwm_scan_schedule_lmac">iwm_scan_schedule_lmac</a> <dfn class="decl field" id="iwm_scan_req_lmac::schedule" title='iwm_scan_req_lmac::schedule' data-ref="iwm_scan_req_lmac::schedule" data-ref-filename="iwm_scan_req_lmac..schedule">schedule</dfn>[<a class="macro" href="#4965" title="2" data-ref="_M/IWM_MAX_SCHED_SCAN_PLANS">IWM_MAX_SCHED_SCAN_PLANS</a>];</td></tr>
<tr><th id="5178">5178</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_channel_opt" title='iwm_scan_channel_opt' data-ref="iwm_scan_channel_opt" data-ref-filename="iwm_scan_channel_opt">iwm_scan_channel_opt</a> <dfn class="decl field" id="iwm_scan_req_lmac::channel_opt" title='iwm_scan_req_lmac::channel_opt' data-ref="iwm_scan_req_lmac::channel_opt" data-ref-filename="iwm_scan_req_lmac..channel_opt">channel_opt</dfn>[<var>2</var>];</td></tr>
<tr><th id="5179">5179</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_lmac::data" title='iwm_scan_req_lmac::data' data-ref="iwm_scan_req_lmac::data" data-ref-filename="iwm_scan_req_lmac..data">data</dfn>[];</td></tr>
<tr><th id="5180">5180</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5181">5181</th><td></td></tr>
<tr><th id="5182">5182</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5183">5183</th><td><i class="doc"> * iwm_scan_offload_complete - PERIODIC_SCAN_COMPLETE_NTF_API_S_VER_2</i></td></tr>
<tr><th id="5184">5184</th><td><i class="doc"> *<span class="command"> @last</span>_schedule_line: last schedule line executed (fast or regular)</i></td></tr>
<tr><th id="5185">5185</th><td><i class="doc"> *<span class="command"> @last</span>_schedule_iteration: last scan iteration executed before scan abort</i></td></tr>
<tr><th id="5186">5186</th><td><i class="doc"> *<span class="command"> @status</span>: enum iwm_scan_offload_complete_status</i></td></tr>
<tr><th id="5187">5187</th><td><i class="doc"> *<span class="command"> @ebs</span>_status: EBS success status &amp;enum iwm_scan_ebs_status</i></td></tr>
<tr><th id="5188">5188</th><td><i class="doc"> *<span class="command"> @time</span>_after_last_iter; time in seconds elapsed after last iteration</i></td></tr>
<tr><th id="5189">5189</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5190">5190</th><td><b>struct</b> <dfn class="type def" id="iwm_periodic_scan_complete" title='iwm_periodic_scan_complete' data-ref="iwm_periodic_scan_complete" data-ref-filename="iwm_periodic_scan_complete">iwm_periodic_scan_complete</dfn> {</td></tr>
<tr><th id="5191">5191</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::last_schedule_line" title='iwm_periodic_scan_complete::last_schedule_line' data-ref="iwm_periodic_scan_complete::last_schedule_line" data-ref-filename="iwm_periodic_scan_complete..last_schedule_line">last_schedule_line</dfn>;</td></tr>
<tr><th id="5192">5192</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::last_schedule_iteration" title='iwm_periodic_scan_complete::last_schedule_iteration' data-ref="iwm_periodic_scan_complete::last_schedule_iteration" data-ref-filename="iwm_periodic_scan_complete..last_schedule_iteration">last_schedule_iteration</dfn>;</td></tr>
<tr><th id="5193">5193</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::status" title='iwm_periodic_scan_complete::status' data-ref="iwm_periodic_scan_complete::status" data-ref-filename="iwm_periodic_scan_complete..status">status</dfn>;</td></tr>
<tr><th id="5194">5194</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::ebs_status" title='iwm_periodic_scan_complete::ebs_status' data-ref="iwm_periodic_scan_complete::ebs_status" data-ref-filename="iwm_periodic_scan_complete..ebs_status">ebs_status</dfn>;</td></tr>
<tr><th id="5195">5195</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::time_after_last_iter" title='iwm_periodic_scan_complete::time_after_last_iter' data-ref="iwm_periodic_scan_complete::time_after_last_iter" data-ref-filename="iwm_periodic_scan_complete..time_after_last_iter">time_after_last_iter</dfn>;</td></tr>
<tr><th id="5196">5196</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_periodic_scan_complete::reserved" title='iwm_periodic_scan_complete::reserved' data-ref="iwm_periodic_scan_complete::reserved" data-ref-filename="iwm_periodic_scan_complete..reserved">reserved</dfn>;</td></tr>
<tr><th id="5197">5197</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5198">5198</th><td></td></tr>
<tr><th id="5199">5199</th><td><i>/* Response to scan request contains only status with one of these values */</i></td></tr>
<tr><th id="5200">5200</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_RESPONSE_OK" data-ref="_M/IWM_SCAN_RESPONSE_OK">IWM_SCAN_RESPONSE_OK</dfn>	0x1</u></td></tr>
<tr><th id="5201">5201</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_RESPONSE_ERROR" data-ref="_M/IWM_SCAN_RESPONSE_ERROR">IWM_SCAN_RESPONSE_ERROR</dfn>	0x2</u></td></tr>
<tr><th id="5202">5202</th><td></td></tr>
<tr><th id="5203">5203</th><td><i>/*</i></td></tr>
<tr><th id="5204">5204</th><td><i> * IWM_SCAN_ABORT_CMD = 0x81</i></td></tr>
<tr><th id="5205">5205</th><td><i> * When scan abort is requested, the command has no fields except the common</i></td></tr>
<tr><th id="5206">5206</th><td><i> * header. The response contains only a status with one of these values.</i></td></tr>
<tr><th id="5207">5207</th><td><i> */</i></td></tr>
<tr><th id="5208">5208</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_ABORT_POSSIBLE" data-ref="_M/IWM_SCAN_ABORT_POSSIBLE">IWM_SCAN_ABORT_POSSIBLE</dfn>	0x1</u></td></tr>
<tr><th id="5209">5209</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_ABORT_IGNORED" data-ref="_M/IWM_SCAN_ABORT_IGNORED">IWM_SCAN_ABORT_IGNORED</dfn>	0x2 /* no pending scans */</u></td></tr>
<tr><th id="5210">5210</th><td></td></tr>
<tr><th id="5211">5211</th><td><i>/* TODO: complete documentation */</i></td></tr>
<tr><th id="5212">5212</th><td><u>#define  <dfn class="macro" id="_M/IWM_SCAN_OWNER_STATUS" data-ref="_M/IWM_SCAN_OWNER_STATUS">IWM_SCAN_OWNER_STATUS</dfn> 0x1</u></td></tr>
<tr><th id="5213">5213</th><td><u>#define  <dfn class="macro" id="_M/IWM_MEASURE_OWNER_STATUS" data-ref="_M/IWM_MEASURE_OWNER_STATUS">IWM_MEASURE_OWNER_STATUS</dfn> 0x2</u></td></tr>
<tr><th id="5214">5214</th><td></td></tr>
<tr><th id="5215">5215</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5216">5216</th><td><i class="doc"> * struct iwm_scan_start_notif - notifies start of scan in the device</i></td></tr>
<tr><th id="5217">5217</th><td><i class="doc"> * ( IWM_SCAN_START_NOTIFICATION = 0x82 )</i></td></tr>
<tr><th id="5218">5218</th><td><i class="doc"> *<span class="command"> @tsf</span>_low: TSF timer (lower half) in usecs</i></td></tr>
<tr><th id="5219">5219</th><td><i class="doc"> *<span class="command"> @tsf</span>_high: TSF timer (higher half) in usecs</i></td></tr>
<tr><th id="5220">5220</th><td><i class="doc"> *<span class="command"> @beacon</span>_timer: structured as follows:</i></td></tr>
<tr><th id="5221">5221</th><td><i class="doc"> *	bits 0:19 - beacon interval in usecs</i></td></tr>
<tr><th id="5222">5222</th><td><i class="doc"> *	bits 20:23 - reserved (0)</i></td></tr>
<tr><th id="5223">5223</th><td><i class="doc"> *	bits 24:31 - number of beacons</i></td></tr>
<tr><th id="5224">5224</th><td><i class="doc"> *<span class="command"> @channel</span>: which channel is scanned</i></td></tr>
<tr><th id="5225">5225</th><td><i class="doc"> *<span class="command"> @band</span>: 0 for 5.2 GHz, 1 for 2.4 GHz</i></td></tr>
<tr><th id="5226">5226</th><td><i class="doc"> *<span class="command"> @status</span>: one of *_OWNER_STATUS</i></td></tr>
<tr><th id="5227">5227</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5228">5228</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_start_notif" title='iwm_scan_start_notif' data-ref="iwm_scan_start_notif" data-ref-filename="iwm_scan_start_notif">iwm_scan_start_notif</dfn> {</td></tr>
<tr><th id="5229">5229</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_start_notif::tsf_low" title='iwm_scan_start_notif::tsf_low' data-ref="iwm_scan_start_notif::tsf_low" data-ref-filename="iwm_scan_start_notif..tsf_low">tsf_low</dfn>;</td></tr>
<tr><th id="5230">5230</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_start_notif::tsf_high" title='iwm_scan_start_notif::tsf_high' data-ref="iwm_scan_start_notif::tsf_high" data-ref-filename="iwm_scan_start_notif..tsf_high">tsf_high</dfn>;</td></tr>
<tr><th id="5231">5231</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_start_notif::beacon_timer" title='iwm_scan_start_notif::beacon_timer' data-ref="iwm_scan_start_notif::beacon_timer" data-ref-filename="iwm_scan_start_notif..beacon_timer">beacon_timer</dfn>;</td></tr>
<tr><th id="5232">5232</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_start_notif::channel" title='iwm_scan_start_notif::channel' data-ref="iwm_scan_start_notif::channel" data-ref-filename="iwm_scan_start_notif..channel">channel</dfn>;</td></tr>
<tr><th id="5233">5233</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_start_notif::band" title='iwm_scan_start_notif::band' data-ref="iwm_scan_start_notif::band" data-ref-filename="iwm_scan_start_notif..band">band</dfn>;</td></tr>
<tr><th id="5234">5234</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_start_notif::reserved" title='iwm_scan_start_notif::reserved' data-ref="iwm_scan_start_notif::reserved" data-ref-filename="iwm_scan_start_notif..reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="5235">5235</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_start_notif::status" title='iwm_scan_start_notif::status' data-ref="iwm_scan_start_notif::status" data-ref-filename="iwm_scan_start_notif..status">status</dfn>;</td></tr>
<tr><th id="5236">5236</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SCAN_START_NTF_API_S_VER_1 */</i></td></tr>
<tr><th id="5237">5237</th><td></td></tr>
<tr><th id="5238">5238</th><td><i>/* scan results probe_status first bit indicates success */</i></td></tr>
<tr><th id="5239">5239</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_PROBE_STATUS_OK" data-ref="_M/IWM_SCAN_PROBE_STATUS_OK">IWM_SCAN_PROBE_STATUS_OK</dfn>	0</u></td></tr>
<tr><th id="5240">5240</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_PROBE_STATUS_TX_FAILED" data-ref="_M/IWM_SCAN_PROBE_STATUS_TX_FAILED">IWM_SCAN_PROBE_STATUS_TX_FAILED</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="5241">5241</th><td><i>/* error statuses combined with TX_FAILED */</i></td></tr>
<tr><th id="5242">5242</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_PROBE_STATUS_FAIL_TTL" data-ref="_M/IWM_SCAN_PROBE_STATUS_FAIL_TTL">IWM_SCAN_PROBE_STATUS_FAIL_TTL</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="5243">5243</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_PROBE_STATUS_FAIL_BT" data-ref="_M/IWM_SCAN_PROBE_STATUS_FAIL_BT">IWM_SCAN_PROBE_STATUS_FAIL_BT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="5244">5244</th><td></td></tr>
<tr><th id="5245">5245</th><td><i>/* How many statistics are gathered for each channel */</i></td></tr>
<tr><th id="5246">5246</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_RESULTS_STATISTICS" data-ref="_M/IWM_SCAN_RESULTS_STATISTICS">IWM_SCAN_RESULTS_STATISTICS</dfn> 1</u></td></tr>
<tr><th id="5247">5247</th><td></td></tr>
<tr><th id="5248">5248</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5249">5249</th><td><i class="doc"> * enum iwm_scan_complete_status - status codes for scan complete notifications</i></td></tr>
<tr><th id="5250">5250</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_OK:  scan completed successfully</i></td></tr>
<tr><th id="5251">5251</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ABORT: scan was aborted by user</i></td></tr>
<tr><th id="5252">5252</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_SLEEP: sending null sleep packet failed</i></td></tr>
<tr><th id="5253">5253</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT: timeout before channel is ready</i></td></tr>
<tr><th id="5254">5254</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_PROBE: sending probe request failed</i></td></tr>
<tr><th id="5255">5255</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_WAKEUP: sending null wakeup packet failed</i></td></tr>
<tr><th id="5256">5256</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_ANTENNAS: invalid antennas chosen at scan command</i></td></tr>
<tr><th id="5257">5257</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_INTERNAL: internal error caused scan abort</i></td></tr>
<tr><th id="5258">5258</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_COEX: medium was lost ot WiMax</i></td></tr>
<tr><th id="5259">5259</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_P2P_ACTION_OK: P2P public action frame TX was successful</i></td></tr>
<tr><th id="5260">5260</th><td><i class="doc"> *	(not an error!)</i></td></tr>
<tr><th id="5261">5261</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ITERATION_END: indicates end of one repeatition the driver</i></td></tr>
<tr><th id="5262">5262</th><td><i class="doc"> *	asked for</i></td></tr>
<tr><th id="5263">5263</th><td><i class="doc"> *<span class="command"> @IWM</span>_SCAN_COMP_STATUS_ERR_ALLOC_TE: scan could not allocate time events</i></td></tr>
<tr><th id="5264">5264</th><td><i class="doc">*/</i></td></tr>
<tr><th id="5265">5265</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_complete_status" title='iwm_scan_complete_status' data-ref="iwm_scan_complete_status" data-ref-filename="iwm_scan_complete_status">iwm_scan_complete_status</dfn> {</td></tr>
<tr><th id="5266">5266</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_OK" title='IWM_SCAN_COMP_STATUS_OK' data-ref="IWM_SCAN_COMP_STATUS_OK" data-ref-filename="IWM_SCAN_COMP_STATUS_OK">IWM_SCAN_COMP_STATUS_OK</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="5267">5267</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ABORT" title='IWM_SCAN_COMP_STATUS_ABORT' data-ref="IWM_SCAN_COMP_STATUS_ABORT" data-ref-filename="IWM_SCAN_COMP_STATUS_ABORT">IWM_SCAN_COMP_STATUS_ABORT</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="5268">5268</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_SLEEP" title='IWM_SCAN_COMP_STATUS_ERR_SLEEP' data-ref="IWM_SCAN_COMP_STATUS_ERR_SLEEP" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_SLEEP">IWM_SCAN_COMP_STATUS_ERR_SLEEP</dfn> = <var>0x3</var>,</td></tr>
<tr><th id="5269">5269</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT" title='IWM_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT' data-ref="IWM_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT">IWM_SCAN_COMP_STATUS_ERR_CHAN_TIMEOUT</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="5270">5270</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_PROBE" title='IWM_SCAN_COMP_STATUS_ERR_PROBE' data-ref="IWM_SCAN_COMP_STATUS_ERR_PROBE" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_PROBE">IWM_SCAN_COMP_STATUS_ERR_PROBE</dfn> = <var>0x5</var>,</td></tr>
<tr><th id="5271">5271</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_WAKEUP" title='IWM_SCAN_COMP_STATUS_ERR_WAKEUP' data-ref="IWM_SCAN_COMP_STATUS_ERR_WAKEUP" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_WAKEUP">IWM_SCAN_COMP_STATUS_ERR_WAKEUP</dfn> = <var>0x6</var>,</td></tr>
<tr><th id="5272">5272</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_ANTENNAS" title='IWM_SCAN_COMP_STATUS_ERR_ANTENNAS' data-ref="IWM_SCAN_COMP_STATUS_ERR_ANTENNAS" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_ANTENNAS">IWM_SCAN_COMP_STATUS_ERR_ANTENNAS</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="5273">5273</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_INTERNAL" title='IWM_SCAN_COMP_STATUS_ERR_INTERNAL' data-ref="IWM_SCAN_COMP_STATUS_ERR_INTERNAL" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_INTERNAL">IWM_SCAN_COMP_STATUS_ERR_INTERNAL</dfn> = <var>0x8</var>,</td></tr>
<tr><th id="5274">5274</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_COEX" title='IWM_SCAN_COMP_STATUS_ERR_COEX' data-ref="IWM_SCAN_COMP_STATUS_ERR_COEX" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_COEX">IWM_SCAN_COMP_STATUS_ERR_COEX</dfn> = <var>0x9</var>,</td></tr>
<tr><th id="5275">5275</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_P2P_ACTION_OK" title='IWM_SCAN_COMP_STATUS_P2P_ACTION_OK' data-ref="IWM_SCAN_COMP_STATUS_P2P_ACTION_OK" data-ref-filename="IWM_SCAN_COMP_STATUS_P2P_ACTION_OK">IWM_SCAN_COMP_STATUS_P2P_ACTION_OK</dfn> = <var>0xA</var>,</td></tr>
<tr><th id="5276">5276</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ITERATION_END" title='IWM_SCAN_COMP_STATUS_ITERATION_END' data-ref="IWM_SCAN_COMP_STATUS_ITERATION_END" data-ref-filename="IWM_SCAN_COMP_STATUS_ITERATION_END">IWM_SCAN_COMP_STATUS_ITERATION_END</dfn> = <var>0x0B</var>,</td></tr>
<tr><th id="5277">5277</th><td>	<dfn class="enum" id="IWM_SCAN_COMP_STATUS_ERR_ALLOC_TE" title='IWM_SCAN_COMP_STATUS_ERR_ALLOC_TE' data-ref="IWM_SCAN_COMP_STATUS_ERR_ALLOC_TE" data-ref-filename="IWM_SCAN_COMP_STATUS_ERR_ALLOC_TE">IWM_SCAN_COMP_STATUS_ERR_ALLOC_TE</dfn> = <var>0x0C</var>,</td></tr>
<tr><th id="5278">5278</th><td>};</td></tr>
<tr><th id="5279">5279</th><td></td></tr>
<tr><th id="5280">5280</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5281">5281</th><td><i class="doc"> * struct iwm_scan_results_notif - scan results for one channel</i></td></tr>
<tr><th id="5282">5282</th><td><i class="doc"> * ( IWM_SCAN_RESULTS_NOTIFICATION = 0x83 )</i></td></tr>
<tr><th id="5283">5283</th><td><i class="doc"> *<span class="command"> @channel</span>: which channel the results are from</i></td></tr>
<tr><th id="5284">5284</th><td><i class="doc"> *<span class="command"> @band</span>: 0 for 5.2 GHz, 1 for 2.4 GHz</i></td></tr>
<tr><th id="5285">5285</th><td><i class="doc"> *<span class="command"> @probe</span>_status: IWM_SCAN_PROBE_STATUS_*, indicates success of probe request</i></td></tr>
<tr><th id="5286">5286</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">probe_not_sent: # of request that weren't sent due to not enough time</span></i></td></tr>
<tr><th id="5287">5287</th><td><i class="doc"> *<span class="command"> @duration</span>: duration spent in channel, in usecs</i></td></tr>
<tr><th id="5288">5288</th><td><i class="doc"> *<span class="command"> @statistics</span>: statistics gathered for this channel</i></td></tr>
<tr><th id="5289">5289</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5290">5290</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_results_notif" title='iwm_scan_results_notif' data-ref="iwm_scan_results_notif" data-ref-filename="iwm_scan_results_notif">iwm_scan_results_notif</dfn> {</td></tr>
<tr><th id="5291">5291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_results_notif::channel" title='iwm_scan_results_notif::channel' data-ref="iwm_scan_results_notif::channel" data-ref-filename="iwm_scan_results_notif..channel">channel</dfn>;</td></tr>
<tr><th id="5292">5292</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_results_notif::band" title='iwm_scan_results_notif::band' data-ref="iwm_scan_results_notif::band" data-ref-filename="iwm_scan_results_notif..band">band</dfn>;</td></tr>
<tr><th id="5293">5293</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_results_notif::probe_status" title='iwm_scan_results_notif::probe_status' data-ref="iwm_scan_results_notif::probe_status" data-ref-filename="iwm_scan_results_notif..probe_status">probe_status</dfn>;</td></tr>
<tr><th id="5294">5294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_results_notif::num_probe_not_sent" title='iwm_scan_results_notif::num_probe_not_sent' data-ref="iwm_scan_results_notif::num_probe_not_sent" data-ref-filename="iwm_scan_results_notif..num_probe_not_sent">num_probe_not_sent</dfn>;</td></tr>
<tr><th id="5295">5295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_results_notif::duration" title='iwm_scan_results_notif::duration' data-ref="iwm_scan_results_notif::duration" data-ref-filename="iwm_scan_results_notif..duration">duration</dfn>;</td></tr>
<tr><th id="5296">5296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_results_notif::statistics" title='iwm_scan_results_notif::statistics' data-ref="iwm_scan_results_notif::statistics" data-ref-filename="iwm_scan_results_notif..statistics">statistics</dfn>[<a class="macro" href="#5246" title="1" data-ref="_M/IWM_SCAN_RESULTS_STATISTICS">IWM_SCAN_RESULTS_STATISTICS</a>];</td></tr>
<tr><th id="5297">5297</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SCAN_RESULT_NTF_API_S_VER_2 */</i></td></tr>
<tr><th id="5298">5298</th><td></td></tr>
<tr><th id="5299">5299</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5300">5300</th><td><i class="doc"> * struct iwm_scan_complete_notif - notifies end of scanning (all channels)</i></td></tr>
<tr><th id="5301">5301</th><td><i class="doc"> * ( IWM_SCAN_COMPLETE_NOTIFICATION = 0x84 )</i></td></tr>
<tr><th id="5302">5302</th><td><i class="doc"> *<span class="command"> @scanned</span>_channels: number of channels scanned (and number of valid results)</i></td></tr>
<tr><th id="5303">5303</th><td><i class="doc"> *<span class="command"> @status</span>: one of IWM_SCAN_COMP_STATUS_*</i></td></tr>
<tr><th id="5304">5304</th><td><i class="doc"> *<span class="command"> @bt</span><span class="arg">_status:</span> BT on/off status</i></td></tr>
<tr><th id="5305">5305</th><td><i class="doc"> *<span class="command"> @last</span>_channel: last channel that was scanned</i></td></tr>
<tr><th id="5306">5306</th><td><i class="doc"> *<span class="command"> @tsf</span>_low: TSF timer (lower half) in usecs</i></td></tr>
<tr><th id="5307">5307</th><td><i class="doc"> *<span class="command"> @tsf</span>_high: TSF timer (higher half) in usecs</i></td></tr>
<tr><th id="5308">5308</th><td><i class="doc"> * <span class="command">@result</span>s: all scan results, only "scanned_channels" of them are valid</i></td></tr>
<tr><th id="5309">5309</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5310">5310</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_complete_notif" title='iwm_scan_complete_notif' data-ref="iwm_scan_complete_notif" data-ref-filename="iwm_scan_complete_notif">iwm_scan_complete_notif</dfn> {</td></tr>
<tr><th id="5311">5311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::scanned_channels" title='iwm_scan_complete_notif::scanned_channels' data-ref="iwm_scan_complete_notif::scanned_channels" data-ref-filename="iwm_scan_complete_notif..scanned_channels">scanned_channels</dfn>;</td></tr>
<tr><th id="5312">5312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::status" title='iwm_scan_complete_notif::status' data-ref="iwm_scan_complete_notif::status" data-ref-filename="iwm_scan_complete_notif..status">status</dfn>;</td></tr>
<tr><th id="5313">5313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::bt_status" title='iwm_scan_complete_notif::bt_status' data-ref="iwm_scan_complete_notif::bt_status" data-ref-filename="iwm_scan_complete_notif..bt_status">bt_status</dfn>;</td></tr>
<tr><th id="5314">5314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::last_channel" title='iwm_scan_complete_notif::last_channel' data-ref="iwm_scan_complete_notif::last_channel" data-ref-filename="iwm_scan_complete_notif..last_channel">last_channel</dfn>;</td></tr>
<tr><th id="5315">5315</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::tsf_low" title='iwm_scan_complete_notif::tsf_low' data-ref="iwm_scan_complete_notif::tsf_low" data-ref-filename="iwm_scan_complete_notif..tsf_low">tsf_low</dfn>;</td></tr>
<tr><th id="5316">5316</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_complete_notif::tsf_high" title='iwm_scan_complete_notif::tsf_high' data-ref="iwm_scan_complete_notif::tsf_high" data-ref-filename="iwm_scan_complete_notif..tsf_high">tsf_high</dfn>;</td></tr>
<tr><th id="5317">5317</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_results_notif" title='iwm_scan_results_notif' data-ref="iwm_scan_results_notif" data-ref-filename="iwm_scan_results_notif">iwm_scan_results_notif</a> <dfn class="decl field" id="iwm_scan_complete_notif::results" title='iwm_scan_complete_notif::results' data-ref="iwm_scan_complete_notif::results" data-ref-filename="iwm_scan_complete_notif..results">results</dfn>[<a class="macro" href="#5007" title="0x24" data-ref="_M/IWM_MAX_NUM_SCAN_CHANNELS">IWM_MAX_NUM_SCAN_CHANNELS</a>];</td></tr>
<tr><th id="5318">5318</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_SCAN_COMPLETE_NTF_API_S_VER_2 */</i></td></tr>
<tr><th id="5319">5319</th><td></td></tr>
<tr><th id="5320">5320</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_framework_client" title='iwm_scan_framework_client' data-ref="iwm_scan_framework_client" data-ref-filename="iwm_scan_framework_client">iwm_scan_framework_client</dfn> {</td></tr>
<tr><th id="5321">5321</th><td>	<dfn class="enum" id="IWM_SCAN_CLIENT_SCHED_SCAN" title='IWM_SCAN_CLIENT_SCHED_SCAN' data-ref="IWM_SCAN_CLIENT_SCHED_SCAN" data-ref-filename="IWM_SCAN_CLIENT_SCHED_SCAN">IWM_SCAN_CLIENT_SCHED_SCAN</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5322">5322</th><td>	<dfn class="enum" id="IWM_SCAN_CLIENT_NETDETECT" title='IWM_SCAN_CLIENT_NETDETECT' data-ref="IWM_SCAN_CLIENT_NETDETECT" data-ref-filename="IWM_SCAN_CLIENT_NETDETECT">IWM_SCAN_CLIENT_NETDETECT</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5323">5323</th><td>	<dfn class="enum" id="IWM_SCAN_CLIENT_ASSET_TRACKING" title='IWM_SCAN_CLIENT_ASSET_TRACKING' data-ref="IWM_SCAN_CLIENT_ASSET_TRACKING" data-ref-filename="IWM_SCAN_CLIENT_ASSET_TRACKING">IWM_SCAN_CLIENT_ASSET_TRACKING</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5324">5324</th><td>};</td></tr>
<tr><th id="5325">5325</th><td></td></tr>
<tr><th id="5326">5326</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5327">5327</th><td><i class="doc"> * struct iwm_scan_offload_cmd - IWM_SCAN_REQUEST_FIXED_PART_API_S_VER_6</i></td></tr>
<tr><th id="5328">5328</th><td><i class="doc"> *<span class="command"> @scan</span>_flags:		see enum iwm_scan_flags</i></td></tr>
<tr><th id="5329">5329</th><td><i class="doc"> *<span class="command"> @channel</span>_count:	channels in channel list</i></td></tr>
<tr><th id="5330">5330</th><td><i class="doc"> *<span class="command"> @quiet</span>_time:		dwell time, in milisiconds, on quiet channel</i></td></tr>
<tr><th id="5331">5331</th><td><i class="doc"> *<span class="command"> @quiet</span>_plcp_th:	quiet channel num of packets threshold</i></td></tr>
<tr><th id="5332">5332</th><td><i class="doc"> *<span class="command"> @good</span>_CRC_th:	passive to active promotion threshold</i></td></tr>
<tr><th id="5333">5333</th><td><i class="doc"> *<span class="command"> @rx</span>_chain:		RXON rx chain.</i></td></tr>
<tr><th id="5334">5334</th><td><i class="doc"> *<span class="command"> @max</span>_out_time:	max uSec to be out of assoceated channel</i></td></tr>
<tr><th id="5335">5335</th><td><i class="doc"> *<span class="command"> @suspend</span>_time:	pause scan this long when returning to service channel</i></td></tr>
<tr><th id="5336">5336</th><td><i class="doc"> *<span class="command"> @flags</span>:		RXON flags</i></td></tr>
<tr><th id="5337">5337</th><td><i class="doc"> *<span class="command"> @filter</span>_flags:	RXONfilter</i></td></tr>
<tr><th id="5338">5338</th><td><i class="doc"> *<span class="command"> @tx</span>_cmd:		tx command for active scan; for 2GHz and for 5GHz.</i></td></tr>
<tr><th id="5339">5339</th><td><i class="doc"> *<span class="command"> @direct</span>_scan:	list of SSIDs for directed active scan</i></td></tr>
<tr><th id="5340">5340</th><td><i class="doc"> *<span class="command"> @scan</span>_type:		see enum iwm_scan_type.</i></td></tr>
<tr><th id="5341">5341</th><td><i class="doc"> * <span class="command">@rep</span>_<span class="verb">count:		repetition count for each scheduled scan iteration.</span></i></td></tr>
<tr><th id="5342">5342</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5343">5343</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_cmd" title='iwm_scan_offload_cmd' data-ref="iwm_scan_offload_cmd" data-ref-filename="iwm_scan_offload_cmd">iwm_scan_offload_cmd</dfn> {</td></tr>
<tr><th id="5344">5344</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::len" title='iwm_scan_offload_cmd::len' data-ref="iwm_scan_offload_cmd::len" data-ref-filename="iwm_scan_offload_cmd..len">len</dfn>;</td></tr>
<tr><th id="5345">5345</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::scan_flags" title='iwm_scan_offload_cmd::scan_flags' data-ref="iwm_scan_offload_cmd::scan_flags" data-ref-filename="iwm_scan_offload_cmd..scan_flags">scan_flags</dfn>;</td></tr>
<tr><th id="5346">5346</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::channel_count" title='iwm_scan_offload_cmd::channel_count' data-ref="iwm_scan_offload_cmd::channel_count" data-ref-filename="iwm_scan_offload_cmd..channel_count">channel_count</dfn>;</td></tr>
<tr><th id="5347">5347</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::quiet_time" title='iwm_scan_offload_cmd::quiet_time' data-ref="iwm_scan_offload_cmd::quiet_time" data-ref-filename="iwm_scan_offload_cmd..quiet_time">quiet_time</dfn>;</td></tr>
<tr><th id="5348">5348</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::quiet_plcp_th" title='iwm_scan_offload_cmd::quiet_plcp_th' data-ref="iwm_scan_offload_cmd::quiet_plcp_th" data-ref-filename="iwm_scan_offload_cmd..quiet_plcp_th">quiet_plcp_th</dfn>;</td></tr>
<tr><th id="5349">5349</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::good_CRC_th" title='iwm_scan_offload_cmd::good_CRC_th' data-ref="iwm_scan_offload_cmd::good_CRC_th" data-ref-filename="iwm_scan_offload_cmd..good_CRC_th">good_CRC_th</dfn>;</td></tr>
<tr><th id="5350">5350</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::rx_chain" title='iwm_scan_offload_cmd::rx_chain' data-ref="iwm_scan_offload_cmd::rx_chain" data-ref-filename="iwm_scan_offload_cmd..rx_chain">rx_chain</dfn>;</td></tr>
<tr><th id="5351">5351</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::max_out_time" title='iwm_scan_offload_cmd::max_out_time' data-ref="iwm_scan_offload_cmd::max_out_time" data-ref-filename="iwm_scan_offload_cmd..max_out_time">max_out_time</dfn>;</td></tr>
<tr><th id="5352">5352</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::suspend_time" title='iwm_scan_offload_cmd::suspend_time' data-ref="iwm_scan_offload_cmd::suspend_time" data-ref-filename="iwm_scan_offload_cmd..suspend_time">suspend_time</dfn>;</td></tr>
<tr><th id="5353">5353</th><td>	<i>/* IWM_RX_ON_FLAGS_API_S_VER_1 */</i></td></tr>
<tr><th id="5354">5354</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::flags" title='iwm_scan_offload_cmd::flags' data-ref="iwm_scan_offload_cmd::flags" data-ref-filename="iwm_scan_offload_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="5355">5355</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::filter_flags" title='iwm_scan_offload_cmd::filter_flags' data-ref="iwm_scan_offload_cmd::filter_flags" data-ref-filename="iwm_scan_offload_cmd..filter_flags">filter_flags</dfn>;</td></tr>
<tr><th id="5356">5356</th><td>	<b>struct</b> <a class="type" href="#iwm_tx_cmd" title='iwm_tx_cmd' data-ref="iwm_tx_cmd" data-ref-filename="iwm_tx_cmd">iwm_tx_cmd</a> <dfn class="decl field" id="iwm_scan_offload_cmd::tx_cmd" title='iwm_scan_offload_cmd::tx_cmd' data-ref="iwm_scan_offload_cmd::tx_cmd" data-ref-filename="iwm_scan_offload_cmd..tx_cmd">tx_cmd</dfn>[<var>2</var>];</td></tr>
<tr><th id="5357">5357</th><td>	<i>/* IWM_SCAN_DIRECT_SSID_IE_API_S_VER_1 */</i></td></tr>
<tr><th id="5358">5358</th><td>	<b>struct</b> <a class="type" href="#iwm_ssid_ie" title='iwm_ssid_ie' data-ref="iwm_ssid_ie" data-ref-filename="iwm_ssid_ie">iwm_ssid_ie</a> <dfn class="decl field" id="iwm_scan_offload_cmd::direct_scan" title='iwm_scan_offload_cmd::direct_scan' data-ref="iwm_scan_offload_cmd::direct_scan" data-ref-filename="iwm_scan_offload_cmd..direct_scan">direct_scan</dfn>[<a class="macro" href="#4893" title="20" data-ref="_M/IWM_PROBE_OPTION_MAX">IWM_PROBE_OPTION_MAX</a>];</td></tr>
<tr><th id="5359">5359</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::scan_type" title='iwm_scan_offload_cmd::scan_type' data-ref="iwm_scan_offload_cmd::scan_type" data-ref-filename="iwm_scan_offload_cmd..scan_type">scan_type</dfn>;</td></tr>
<tr><th id="5360">5360</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_cmd::rep_count" title='iwm_scan_offload_cmd::rep_count' data-ref="iwm_scan_offload_cmd::rep_count" data-ref-filename="iwm_scan_offload_cmd..rep_count">rep_count</dfn>;</td></tr>
<tr><th id="5361">5361</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5362">5362</th><td></td></tr>
<tr><th id="5363">5363</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_offload_channel_flags" title='iwm_scan_offload_channel_flags' data-ref="iwm_scan_offload_channel_flags" data-ref-filename="iwm_scan_offload_channel_flags">iwm_scan_offload_channel_flags</dfn> {</td></tr>
<tr><th id="5364">5364</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_CHANNEL_ACTIVE" title='IWM_SCAN_OFFLOAD_CHANNEL_ACTIVE' data-ref="IWM_SCAN_OFFLOAD_CHANNEL_ACTIVE" data-ref-filename="IWM_SCAN_OFFLOAD_CHANNEL_ACTIVE">IWM_SCAN_OFFLOAD_CHANNEL_ACTIVE</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5365">5365</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_CHANNEL_NARROW" title='IWM_SCAN_OFFLOAD_CHANNEL_NARROW' data-ref="IWM_SCAN_OFFLOAD_CHANNEL_NARROW" data-ref-filename="IWM_SCAN_OFFLOAD_CHANNEL_NARROW">IWM_SCAN_OFFLOAD_CHANNEL_NARROW</dfn>		= (<var>1</var> &lt;&lt; <var>22</var>),</td></tr>
<tr><th id="5366">5366</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_CHANNEL_FULL" title='IWM_SCAN_OFFLOAD_CHANNEL_FULL' data-ref="IWM_SCAN_OFFLOAD_CHANNEL_FULL" data-ref-filename="IWM_SCAN_OFFLOAD_CHANNEL_FULL">IWM_SCAN_OFFLOAD_CHANNEL_FULL</dfn>		= (<var>1</var> &lt;&lt; <var>24</var>),</td></tr>
<tr><th id="5367">5367</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_CHANNEL_PARTIAL" title='IWM_SCAN_OFFLOAD_CHANNEL_PARTIAL' data-ref="IWM_SCAN_OFFLOAD_CHANNEL_PARTIAL" data-ref-filename="IWM_SCAN_OFFLOAD_CHANNEL_PARTIAL">IWM_SCAN_OFFLOAD_CHANNEL_PARTIAL</dfn>	= (<var>1</var> &lt;&lt; <var>25</var>),</td></tr>
<tr><th id="5368">5368</th><td>};</td></tr>
<tr><th id="5369">5369</th><td></td></tr>
<tr><th id="5370">5370</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5371">5371</th><td><i class="doc"> * iwm_scan_channel_cfg - IWM_SCAN_CHANNEL_CFG_S</i></td></tr>
<tr><th id="5372">5372</th><td><i class="doc"> *<span class="command"> @type</span>:		bitmap - see enum iwm_scan_offload_channel_flags.</i></td></tr>
<tr><th id="5373">5373</th><td><i class="doc"> *			0:	passive (0) or active (1) scan.</i></td></tr>
<tr><th id="5374">5374</th><td><i class="doc"> *			1-20:	directed scan to i'th ssid.</i></td></tr>
<tr><th id="5375">5375</th><td><i class="doc"> *			22:	channel width configuation - 1 for narrow.</i></td></tr>
<tr><th id="5376">5376</th><td><i class="doc"> *			24:	full scan.</i></td></tr>
<tr><th id="5377">5377</th><td><i class="doc"> *			25:	partial scan.</i></td></tr>
<tr><th id="5378">5378</th><td><i class="doc"> *<span class="command"> @channel</span>_number:	channel number 1-13 etc.</i></td></tr>
<tr><th id="5379">5379</th><td><i class="doc"> *<span class="command"> @iter</span>_count:		repetition count for the channel.</i></td></tr>
<tr><th id="5380">5380</th><td><i class="doc"> *<span class="command"> @iter</span>_interval:	interval between two innteration on one channel.</i></td></tr>
<tr><th id="5381">5381</th><td><i class="doc"> *<span class="command"> @dwell</span>_time:	entry 0 - active scan, entry 1 - passive scan.</i></td></tr>
<tr><th id="5382">5382</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5383">5383</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_channel_cfg" title='iwm_scan_channel_cfg' data-ref="iwm_scan_channel_cfg" data-ref-filename="iwm_scan_channel_cfg">iwm_scan_channel_cfg</dfn> {</td></tr>
<tr><th id="5384">5384</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg::type" title='iwm_scan_channel_cfg::type' data-ref="iwm_scan_channel_cfg::type" data-ref-filename="iwm_scan_channel_cfg..type">type</dfn>[<a class="macro" href="#4951" title="40" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</a>];</td></tr>
<tr><th id="5385">5385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg::channel_number" title='iwm_scan_channel_cfg::channel_number' data-ref="iwm_scan_channel_cfg::channel_number" data-ref-filename="iwm_scan_channel_cfg..channel_number">channel_number</dfn>[<a class="macro" href="#4951" title="40" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</a>];</td></tr>
<tr><th id="5386">5386</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg::iter_count" title='iwm_scan_channel_cfg::iter_count' data-ref="iwm_scan_channel_cfg::iter_count" data-ref-filename="iwm_scan_channel_cfg..iter_count">iter_count</dfn>[<a class="macro" href="#4951" title="40" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</a>];</td></tr>
<tr><th id="5387">5387</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg::iter_interval" title='iwm_scan_channel_cfg::iter_interval' data-ref="iwm_scan_channel_cfg::iter_interval" data-ref-filename="iwm_scan_channel_cfg..iter_interval">iter_interval</dfn>[<a class="macro" href="#4951" title="40" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</a>];</td></tr>
<tr><th id="5388">5388</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg::dwell_time" title='iwm_scan_channel_cfg::dwell_time' data-ref="iwm_scan_channel_cfg::dwell_time" data-ref-filename="iwm_scan_channel_cfg..dwell_time">dwell_time</dfn>[<a class="macro" href="#4951" title="40" data-ref="_M/IWM_MAX_SCAN_CHANNELS">IWM_MAX_SCAN_CHANNELS</a>][<var>2</var>];</td></tr>
<tr><th id="5389">5389</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5390">5390</th><td></td></tr>
<tr><th id="5391">5391</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5392">5392</th><td><i class="doc"> * iwm_scan_offload_cfg - IWM_SCAN_OFFLOAD_CONFIG_API_S</i></td></tr>
<tr><th id="5393">5393</th><td><i class="doc"> *<span class="command"> @scan</span>_cmd:		scan command fixed part</i></td></tr>
<tr><th id="5394">5394</th><td><i class="doc"> *<span class="command"> @channel</span>_cfg:	scan channel configuration</i></td></tr>
<tr><th id="5395">5395</th><td><i class="doc"> * <span class="command">@data</span>:		probe request frames (one per band)</i></td></tr>
<tr><th id="5396">5396</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5397">5397</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_cfg" title='iwm_scan_offload_cfg' data-ref="iwm_scan_offload_cfg" data-ref-filename="iwm_scan_offload_cfg">iwm_scan_offload_cfg</dfn> {</td></tr>
<tr><th id="5398">5398</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_offload_cmd" title='iwm_scan_offload_cmd' data-ref="iwm_scan_offload_cmd" data-ref-filename="iwm_scan_offload_cmd">iwm_scan_offload_cmd</a> <dfn class="decl field" id="iwm_scan_offload_cfg::scan_cmd" title='iwm_scan_offload_cfg::scan_cmd' data-ref="iwm_scan_offload_cfg::scan_cmd" data-ref-filename="iwm_scan_offload_cfg..scan_cmd">scan_cmd</dfn>;</td></tr>
<tr><th id="5399">5399</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_channel_cfg" title='iwm_scan_channel_cfg' data-ref="iwm_scan_channel_cfg" data-ref-filename="iwm_scan_channel_cfg">iwm_scan_channel_cfg</a> <dfn class="decl field" id="iwm_scan_offload_cfg::channel_cfg" title='iwm_scan_offload_cfg::channel_cfg' data-ref="iwm_scan_offload_cfg::channel_cfg" data-ref-filename="iwm_scan_offload_cfg..channel_cfg">channel_cfg</dfn>;</td></tr>
<tr><th id="5400">5400</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_cfg::data" title='iwm_scan_offload_cfg::data' data-ref="iwm_scan_offload_cfg::data" data-ref-filename="iwm_scan_offload_cfg..data">data</dfn>[<var>0</var>];</td></tr>
<tr><th id="5401">5401</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5402">5402</th><td></td></tr>
<tr><th id="5403">5403</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5404">5404</th><td><i class="doc"> * iwm_scan_offload_blacklist - IWM_SCAN_OFFLOAD_BLACKLIST_S</i></td></tr>
<tr><th id="5405">5405</th><td><i class="doc"> *<span class="command"> @ssid</span>:		MAC address to filter out</i></td></tr>
<tr><th id="5406">5406</th><td><i class="doc"> *<span class="command"> @reported</span>_rssi:	AP rssi reported to the host</i></td></tr>
<tr><th id="5407">5407</th><td><i class="doc"> *<span class="command"> @client</span>_bitmap: clients ignore this entry  - enum scan_framework_client</i></td></tr>
<tr><th id="5408">5408</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5409">5409</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_blacklist" title='iwm_scan_offload_blacklist' data-ref="iwm_scan_offload_blacklist" data-ref-filename="iwm_scan_offload_blacklist">iwm_scan_offload_blacklist</dfn> {</td></tr>
<tr><th id="5410">5410</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_blacklist::ssid" title='iwm_scan_offload_blacklist::ssid' data-ref="iwm_scan_offload_blacklist::ssid" data-ref-filename="iwm_scan_offload_blacklist..ssid">ssid</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="5411">5411</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_blacklist::reported_rssi" title='iwm_scan_offload_blacklist::reported_rssi' data-ref="iwm_scan_offload_blacklist::reported_rssi" data-ref-filename="iwm_scan_offload_blacklist..reported_rssi">reported_rssi</dfn>;</td></tr>
<tr><th id="5412">5412</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_blacklist::client_bitmap" title='iwm_scan_offload_blacklist::client_bitmap' data-ref="iwm_scan_offload_blacklist::client_bitmap" data-ref-filename="iwm_scan_offload_blacklist..client_bitmap">client_bitmap</dfn>;</td></tr>
<tr><th id="5413">5413</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5414">5414</th><td></td></tr>
<tr><th id="5415">5415</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_offload_network_type" title='iwm_scan_offload_network_type' data-ref="iwm_scan_offload_network_type" data-ref-filename="iwm_scan_offload_network_type">iwm_scan_offload_network_type</dfn> {</td></tr>
<tr><th id="5416">5416</th><td>	<dfn class="enum" id="IWM_NETWORK_TYPE_BSS" title='IWM_NETWORK_TYPE_BSS' data-ref="IWM_NETWORK_TYPE_BSS" data-ref-filename="IWM_NETWORK_TYPE_BSS">IWM_NETWORK_TYPE_BSS</dfn>	= <var>1</var>,</td></tr>
<tr><th id="5417">5417</th><td>	<dfn class="enum" id="IWM_NETWORK_TYPE_IBSS" title='IWM_NETWORK_TYPE_IBSS' data-ref="IWM_NETWORK_TYPE_IBSS" data-ref-filename="IWM_NETWORK_TYPE_IBSS">IWM_NETWORK_TYPE_IBSS</dfn>	= <var>2</var>,</td></tr>
<tr><th id="5418">5418</th><td>	<dfn class="enum" id="IWM_NETWORK_TYPE_ANY" title='IWM_NETWORK_TYPE_ANY' data-ref="IWM_NETWORK_TYPE_ANY" data-ref-filename="IWM_NETWORK_TYPE_ANY">IWM_NETWORK_TYPE_ANY</dfn>	= <var>3</var>,</td></tr>
<tr><th id="5419">5419</th><td>};</td></tr>
<tr><th id="5420">5420</th><td></td></tr>
<tr><th id="5421">5421</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_offload_band_selection" title='iwm_scan_offload_band_selection' data-ref="iwm_scan_offload_band_selection" data-ref-filename="iwm_scan_offload_band_selection">iwm_scan_offload_band_selection</dfn> {</td></tr>
<tr><th id="5422">5422</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_SELECT_2_4" title='IWM_SCAN_OFFLOAD_SELECT_2_4' data-ref="IWM_SCAN_OFFLOAD_SELECT_2_4" data-ref-filename="IWM_SCAN_OFFLOAD_SELECT_2_4">IWM_SCAN_OFFLOAD_SELECT_2_4</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="5423">5423</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_SELECT_5_2" title='IWM_SCAN_OFFLOAD_SELECT_5_2' data-ref="IWM_SCAN_OFFLOAD_SELECT_5_2" data-ref-filename="IWM_SCAN_OFFLOAD_SELECT_5_2">IWM_SCAN_OFFLOAD_SELECT_5_2</dfn>	= <var>0x8</var>,</td></tr>
<tr><th id="5424">5424</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_SELECT_ANY" title='IWM_SCAN_OFFLOAD_SELECT_ANY' data-ref="IWM_SCAN_OFFLOAD_SELECT_ANY" data-ref-filename="IWM_SCAN_OFFLOAD_SELECT_ANY">IWM_SCAN_OFFLOAD_SELECT_ANY</dfn>	= <var>0xc</var>,</td></tr>
<tr><th id="5425">5425</th><td>};</td></tr>
<tr><th id="5426">5426</th><td></td></tr>
<tr><th id="5427">5427</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5428">5428</th><td><i class="doc"> * iwm_scan_offload_profile - IWM_SCAN_OFFLOAD_PROFILE_S</i></td></tr>
<tr><th id="5429">5429</th><td><i class="doc"> *<span class="command"> @ssid</span>_index:		index to ssid list in fixed part</i></td></tr>
<tr><th id="5430">5430</th><td><i class="doc"> *<span class="command"> @unicast</span>_cipher:	encryption olgorithm to match - bitmap</i></td></tr>
<tr><th id="5431">5431</th><td><i class="doc"> *<span class="command"> @aut</span>_alg:		authentication olgorithm to match - bitmap</i></td></tr>
<tr><th id="5432">5432</th><td><i class="doc"> *<span class="command"> @network</span>_type:	enum iwm_scan_offload_network_type</i></td></tr>
<tr><th id="5433">5433</th><td><i class="doc"> *<span class="command"> @band</span>_selection:	enum iwm_scan_offload_band_selection</i></td></tr>
<tr><th id="5434">5434</th><td><i class="doc"> *<span class="command"> @client</span>_bitmap:	clients waiting for match - enum scan_framework_client</i></td></tr>
<tr><th id="5435">5435</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5436">5436</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_profile" title='iwm_scan_offload_profile' data-ref="iwm_scan_offload_profile" data-ref-filename="iwm_scan_offload_profile">iwm_scan_offload_profile</dfn> {</td></tr>
<tr><th id="5437">5437</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::ssid_index" title='iwm_scan_offload_profile::ssid_index' data-ref="iwm_scan_offload_profile::ssid_index" data-ref-filename="iwm_scan_offload_profile..ssid_index">ssid_index</dfn>;</td></tr>
<tr><th id="5438">5438</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::unicast_cipher" title='iwm_scan_offload_profile::unicast_cipher' data-ref="iwm_scan_offload_profile::unicast_cipher" data-ref-filename="iwm_scan_offload_profile..unicast_cipher">unicast_cipher</dfn>;</td></tr>
<tr><th id="5439">5439</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::auth_alg" title='iwm_scan_offload_profile::auth_alg' data-ref="iwm_scan_offload_profile::auth_alg" data-ref-filename="iwm_scan_offload_profile..auth_alg">auth_alg</dfn>;</td></tr>
<tr><th id="5440">5440</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::network_type" title='iwm_scan_offload_profile::network_type' data-ref="iwm_scan_offload_profile::network_type" data-ref-filename="iwm_scan_offload_profile..network_type">network_type</dfn>;</td></tr>
<tr><th id="5441">5441</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::band_selection" title='iwm_scan_offload_profile::band_selection' data-ref="iwm_scan_offload_profile::band_selection" data-ref-filename="iwm_scan_offload_profile..band_selection">band_selection</dfn>;</td></tr>
<tr><th id="5442">5442</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::client_bitmap" title='iwm_scan_offload_profile::client_bitmap' data-ref="iwm_scan_offload_profile::client_bitmap" data-ref-filename="iwm_scan_offload_profile..client_bitmap">client_bitmap</dfn>;</td></tr>
<tr><th id="5443">5443</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile::reserved" title='iwm_scan_offload_profile::reserved' data-ref="iwm_scan_offload_profile::reserved" data-ref-filename="iwm_scan_offload_profile..reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="5444">5444</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5445">5445</th><td></td></tr>
<tr><th id="5446">5446</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5447">5447</th><td><i class="doc"> * iwm_scan_offload_profile_cfg - IWM_SCAN_OFFLOAD_PROFILES_CFG_API_S_VER_1</i></td></tr>
<tr><th id="5448">5448</th><td><i class="doc"> *<span class="command"> @blaclist</span>:		AP list to filter off from scan results</i></td></tr>
<tr><th id="5449">5449</th><td><i class="doc"> *<span class="command"> @profiles</span>:		profiles to search for match</i></td></tr>
<tr><th id="5450">5450</th><td><i class="doc"> *<span class="command"> @blacklist</span>_len:	length of blacklist</i></td></tr>
<tr><th id="5451">5451</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">profiles:	num of profiles in the list</span></i></td></tr>
<tr><th id="5452">5452</th><td><i class="doc"> *<span class="command"> @match</span>_notify:	clients waiting for match found notification</i></td></tr>
<tr><th id="5453">5453</th><td><i class="doc"> *<span class="command"> @pass</span>_match:		clients waiting for the results</i></td></tr>
<tr><th id="5454">5454</th><td><i class="doc"> *<span class="command"> @active</span>_clients:	active clients bitmap - enum scan_framework_client</i></td></tr>
<tr><th id="5455">5455</th><td><i class="doc"> *<span class="command"> @any</span>_beacon_notify:	clients waiting for match notification without match</i></td></tr>
<tr><th id="5456">5456</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5457">5457</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_profile_cfg" title='iwm_scan_offload_profile_cfg' data-ref="iwm_scan_offload_profile_cfg" data-ref-filename="iwm_scan_offload_profile_cfg">iwm_scan_offload_profile_cfg</dfn> {</td></tr>
<tr><th id="5458">5458</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_offload_profile" title='iwm_scan_offload_profile' data-ref="iwm_scan_offload_profile" data-ref-filename="iwm_scan_offload_profile">iwm_scan_offload_profile</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::profiles" title='iwm_scan_offload_profile_cfg::profiles' data-ref="iwm_scan_offload_profile_cfg::profiles" data-ref-filename="iwm_scan_offload_profile_cfg..profiles">profiles</dfn>[<a class="macro" href="#4954" title="11" data-ref="_M/IWM_SCAN_MAX_PROFILES">IWM_SCAN_MAX_PROFILES</a>];</td></tr>
<tr><th id="5459">5459</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::blacklist_len" title='iwm_scan_offload_profile_cfg::blacklist_len' data-ref="iwm_scan_offload_profile_cfg::blacklist_len" data-ref-filename="iwm_scan_offload_profile_cfg..blacklist_len">blacklist_len</dfn>;</td></tr>
<tr><th id="5460">5460</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::num_profiles" title='iwm_scan_offload_profile_cfg::num_profiles' data-ref="iwm_scan_offload_profile_cfg::num_profiles" data-ref-filename="iwm_scan_offload_profile_cfg..num_profiles">num_profiles</dfn>;</td></tr>
<tr><th id="5461">5461</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::match_notify" title='iwm_scan_offload_profile_cfg::match_notify' data-ref="iwm_scan_offload_profile_cfg::match_notify" data-ref-filename="iwm_scan_offload_profile_cfg..match_notify">match_notify</dfn>;</td></tr>
<tr><th id="5462">5462</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::pass_match" title='iwm_scan_offload_profile_cfg::pass_match' data-ref="iwm_scan_offload_profile_cfg::pass_match" data-ref-filename="iwm_scan_offload_profile_cfg..pass_match">pass_match</dfn>;</td></tr>
<tr><th id="5463">5463</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::active_clients" title='iwm_scan_offload_profile_cfg::active_clients' data-ref="iwm_scan_offload_profile_cfg::active_clients" data-ref-filename="iwm_scan_offload_profile_cfg..active_clients">active_clients</dfn>;</td></tr>
<tr><th id="5464">5464</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::any_beacon_notify" title='iwm_scan_offload_profile_cfg::any_beacon_notify' data-ref="iwm_scan_offload_profile_cfg::any_beacon_notify" data-ref-filename="iwm_scan_offload_profile_cfg..any_beacon_notify">any_beacon_notify</dfn>;</td></tr>
<tr><th id="5465">5465</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_cfg::reserved" title='iwm_scan_offload_profile_cfg::reserved' data-ref="iwm_scan_offload_profile_cfg::reserved" data-ref-filename="iwm_scan_offload_profile_cfg..reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="5466">5466</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5467">5467</th><td></td></tr>
<tr><th id="5468">5468</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5469">5469</th><td><i class="doc"> * iwm_scan_offload_schedule - schedule of scan offload</i></td></tr>
<tr><th id="5470">5470</th><td><i class="doc"> *<span class="command"> @delay</span>:		delay between iterations, in seconds.</i></td></tr>
<tr><th id="5471">5471</th><td><i class="doc"> *<span class="command"> @iterations</span>:		num of scan iterations</i></td></tr>
<tr><th id="5472">5472</th><td><i class="doc"> *<span class="command"> @full</span>_scan_mul:	number of partial scans before each full scan</i></td></tr>
<tr><th id="5473">5473</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5474">5474</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_schedule" title='iwm_scan_offload_schedule' data-ref="iwm_scan_offload_schedule" data-ref-filename="iwm_scan_offload_schedule">iwm_scan_offload_schedule</dfn> {</td></tr>
<tr><th id="5475">5475</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_schedule::delay" title='iwm_scan_offload_schedule::delay' data-ref="iwm_scan_offload_schedule::delay" data-ref-filename="iwm_scan_offload_schedule..delay">delay</dfn>;</td></tr>
<tr><th id="5476">5476</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_schedule::iterations" title='iwm_scan_offload_schedule::iterations' data-ref="iwm_scan_offload_schedule::iterations" data-ref-filename="iwm_scan_offload_schedule..iterations">iterations</dfn>;</td></tr>
<tr><th id="5477">5477</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_schedule::full_scan_mul" title='iwm_scan_offload_schedule::full_scan_mul' data-ref="iwm_scan_offload_schedule::full_scan_mul" data-ref-filename="iwm_scan_offload_schedule..full_scan_mul">full_scan_mul</dfn>;</td></tr>
<tr><th id="5478">5478</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5479">5479</th><td></td></tr>
<tr><th id="5480">5480</th><td><i>/*</i></td></tr>
<tr><th id="5481">5481</th><td><i> * iwm_scan_offload_flags</i></td></tr>
<tr><th id="5482">5482</th><td><i> *</i></td></tr>
<tr><th id="5483">5483</th><td><i> * IWM_SCAN_OFFLOAD_FLAG_PASS_ALL: pass all results - no filtering.</i></td></tr>
<tr><th id="5484">5484</th><td><i> * IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL: add cached channels to partial scan.</i></td></tr>
<tr><th id="5485">5485</th><td><i> * IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN: use energy based scan before partial scan</i></td></tr>
<tr><th id="5486">5486</th><td><i> *	on A band.</i></td></tr>
<tr><th id="5487">5487</th><td><i> */</i></td></tr>
<tr><th id="5488">5488</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_offload_flags" title='iwm_scan_offload_flags' data-ref="iwm_scan_offload_flags" data-ref-filename="iwm_scan_offload_flags">iwm_scan_offload_flags</dfn> {</td></tr>
<tr><th id="5489">5489</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_FLAG_PASS_ALL" title='IWM_SCAN_OFFLOAD_FLAG_PASS_ALL' data-ref="IWM_SCAN_OFFLOAD_FLAG_PASS_ALL" data-ref-filename="IWM_SCAN_OFFLOAD_FLAG_PASS_ALL">IWM_SCAN_OFFLOAD_FLAG_PASS_ALL</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5490">5490</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL" title='IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL' data-ref="IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL" data-ref-filename="IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL">IWM_SCAN_OFFLOAD_FLAG_CACHED_CHANNEL</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5491">5491</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN" title='IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN' data-ref="IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN" data-ref-filename="IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN">IWM_SCAN_OFFLOAD_FLAG_ENERGY_SCAN</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5492">5492</th><td>};</td></tr>
<tr><th id="5493">5493</th><td></td></tr>
<tr><th id="5494">5494</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5495">5495</th><td><i class="doc"> * iwm_scan_offload_req - scan offload request command</i></td></tr>
<tr><th id="5496">5496</th><td><i class="doc"> *<span class="command"> @flags</span>:		bitmap - enum iwm_scan_offload_flags.</i></td></tr>
<tr><th id="5497">5497</th><td><i class="doc"> *<span class="command"> @watchdog</span>:		maximum scan duration in TU.</i></td></tr>
<tr><th id="5498">5498</th><td><i class="doc"> *<span class="command"> @delay</span>:		delay in seconds before first iteration.</i></td></tr>
<tr><th id="5499">5499</th><td><i class="doc"> *<span class="command"> @schedule</span>_line:	scan offload schedule, for fast and regular scan.</i></td></tr>
<tr><th id="5500">5500</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5501">5501</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_req" title='iwm_scan_offload_req' data-ref="iwm_scan_offload_req" data-ref-filename="iwm_scan_offload_req">iwm_scan_offload_req</dfn> {</td></tr>
<tr><th id="5502">5502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_req::flags" title='iwm_scan_offload_req::flags' data-ref="iwm_scan_offload_req::flags" data-ref-filename="iwm_scan_offload_req..flags">flags</dfn>;</td></tr>
<tr><th id="5503">5503</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_req::watchdog" title='iwm_scan_offload_req::watchdog' data-ref="iwm_scan_offload_req::watchdog" data-ref-filename="iwm_scan_offload_req..watchdog">watchdog</dfn>;</td></tr>
<tr><th id="5504">5504</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_req::delay" title='iwm_scan_offload_req::delay' data-ref="iwm_scan_offload_req::delay" data-ref-filename="iwm_scan_offload_req..delay">delay</dfn>;</td></tr>
<tr><th id="5505">5505</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_req::reserved" title='iwm_scan_offload_req::reserved' data-ref="iwm_scan_offload_req::reserved" data-ref-filename="iwm_scan_offload_req..reserved">reserved</dfn>;</td></tr>
<tr><th id="5506">5506</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_offload_schedule" title='iwm_scan_offload_schedule' data-ref="iwm_scan_offload_schedule" data-ref-filename="iwm_scan_offload_schedule">iwm_scan_offload_schedule</a> <dfn class="decl field" id="iwm_scan_offload_req::schedule_line" title='iwm_scan_offload_req::schedule_line' data-ref="iwm_scan_offload_req::schedule_line" data-ref-filename="iwm_scan_offload_req..schedule_line">schedule_line</dfn>[<var>2</var>];</td></tr>
<tr><th id="5507">5507</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_offload_compleate_status" title='iwm_scan_offload_compleate_status' data-ref="iwm_scan_offload_compleate_status" data-ref-filename="iwm_scan_offload_compleate_status">iwm_scan_offload_compleate_status</dfn> {</td></tr>
<tr><th id="5510">5510</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_COMPLETED" title='IWM_SCAN_OFFLOAD_COMPLETED' data-ref="IWM_SCAN_OFFLOAD_COMPLETED" data-ref-filename="IWM_SCAN_OFFLOAD_COMPLETED">IWM_SCAN_OFFLOAD_COMPLETED</dfn>	= <var>1</var>,</td></tr>
<tr><th id="5511">5511</th><td>	<dfn class="enum" id="IWM_SCAN_OFFLOAD_ABORTED" title='IWM_SCAN_OFFLOAD_ABORTED' data-ref="IWM_SCAN_OFFLOAD_ABORTED" data-ref-filename="IWM_SCAN_OFFLOAD_ABORTED">IWM_SCAN_OFFLOAD_ABORTED</dfn>	= <var>2</var>,</td></tr>
<tr><th id="5512">5512</th><td>};</td></tr>
<tr><th id="5513">5513</th><td></td></tr>
<tr><th id="5514">5514</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5515">5515</th><td><i class="doc"> * struct iwm_lmac_scan_complete_notif - notifies end of scanning (all channels)</i></td></tr>
<tr><th id="5516">5516</th><td><i class="doc"> *	SCAN_COMPLETE_NTF_API_S_VER_3</i></td></tr>
<tr><th id="5517">5517</th><td><i class="doc"> *<span class="command"> @scanned</span>_channels: number of channels scanned (and number of valid results)</i></td></tr>
<tr><th id="5518">5518</th><td><i class="doc"> *<span class="command"> @status</span>: one of SCAN_COMP_STATUS_*</i></td></tr>
<tr><th id="5519">5519</th><td><i class="doc"> *<span class="command"> @bt</span><span class="arg">_status:</span> BT on/off status</i></td></tr>
<tr><th id="5520">5520</th><td><i class="doc"> *<span class="command"> @last</span>_channel: last channel that was scanned</i></td></tr>
<tr><th id="5521">5521</th><td><i class="doc"> *<span class="command"> @tsf</span>_low: TSF timer (lower half) in usecs</i></td></tr>
<tr><th id="5522">5522</th><td><i class="doc"> *<span class="command"> @tsf</span>_high: TSF timer (higher half) in usecs</i></td></tr>
<tr><th id="5523">5523</th><td><i class="doc"> * <span class="command">@result</span>s: an array of scan results, only "scanned_channels" of them are valid</i></td></tr>
<tr><th id="5524">5524</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5525">5525</th><td><b>struct</b> <dfn class="type def" id="iwm_lmac_scan_complete_notif" title='iwm_lmac_scan_complete_notif' data-ref="iwm_lmac_scan_complete_notif" data-ref-filename="iwm_lmac_scan_complete_notif">iwm_lmac_scan_complete_notif</dfn> {</td></tr>
<tr><th id="5526">5526</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::scanned_channels" title='iwm_lmac_scan_complete_notif::scanned_channels' data-ref="iwm_lmac_scan_complete_notif::scanned_channels" data-ref-filename="iwm_lmac_scan_complete_notif..scanned_channels">scanned_channels</dfn>;</td></tr>
<tr><th id="5527">5527</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::status" title='iwm_lmac_scan_complete_notif::status' data-ref="iwm_lmac_scan_complete_notif::status" data-ref-filename="iwm_lmac_scan_complete_notif..status">status</dfn>;</td></tr>
<tr><th id="5528">5528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::bt_status" title='iwm_lmac_scan_complete_notif::bt_status' data-ref="iwm_lmac_scan_complete_notif::bt_status" data-ref-filename="iwm_lmac_scan_complete_notif..bt_status">bt_status</dfn>;</td></tr>
<tr><th id="5529">5529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::last_channel" title='iwm_lmac_scan_complete_notif::last_channel' data-ref="iwm_lmac_scan_complete_notif::last_channel" data-ref-filename="iwm_lmac_scan_complete_notif..last_channel">last_channel</dfn>;</td></tr>
<tr><th id="5530">5530</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::tsf_low" title='iwm_lmac_scan_complete_notif::tsf_low' data-ref="iwm_lmac_scan_complete_notif::tsf_low" data-ref-filename="iwm_lmac_scan_complete_notif..tsf_low">tsf_low</dfn>;</td></tr>
<tr><th id="5531">5531</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::tsf_high" title='iwm_lmac_scan_complete_notif::tsf_high' data-ref="iwm_lmac_scan_complete_notif::tsf_high" data-ref-filename="iwm_lmac_scan_complete_notif..tsf_high">tsf_high</dfn>;</td></tr>
<tr><th id="5532">5532</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_results_notif" title='iwm_scan_results_notif' data-ref="iwm_scan_results_notif" data-ref-filename="iwm_scan_results_notif">iwm_scan_results_notif</a> <dfn class="decl field" id="iwm_lmac_scan_complete_notif::results" title='iwm_lmac_scan_complete_notif::results' data-ref="iwm_lmac_scan_complete_notif::results" data-ref-filename="iwm_lmac_scan_complete_notif..results">results</dfn>[];</td></tr>
<tr><th id="5533">5533</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5534">5534</th><td></td></tr>
<tr><th id="5535">5535</th><td></td></tr>
<tr><th id="5536">5536</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5537">5537</th><td><i class="doc"> * iwm_scan_offload_complete - IWM_SCAN_OFFLOAD_COMPLETE_NTF_API_S_VER_1</i></td></tr>
<tr><th id="5538">5538</th><td><i class="doc"> *<span class="command"> @last</span>_schedule_line:		last schedule line executed (fast or regular)</i></td></tr>
<tr><th id="5539">5539</th><td><i class="doc"> *<span class="command"> @last</span>_schedule_iteration:	last scan iteration executed before scan abort</i></td></tr>
<tr><th id="5540">5540</th><td><i class="doc"> *<span class="command"> @status</span>:			enum iwm_scan_offload_compleate_status</i></td></tr>
<tr><th id="5541">5541</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5542">5542</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_complete" title='iwm_scan_offload_complete' data-ref="iwm_scan_offload_complete" data-ref-filename="iwm_scan_offload_complete">iwm_scan_offload_complete</dfn> {</td></tr>
<tr><th id="5543">5543</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_complete::last_schedule_line" title='iwm_scan_offload_complete::last_schedule_line' data-ref="iwm_scan_offload_complete::last_schedule_line" data-ref-filename="iwm_scan_offload_complete..last_schedule_line">last_schedule_line</dfn>;</td></tr>
<tr><th id="5544">5544</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_complete::last_schedule_iteration" title='iwm_scan_offload_complete::last_schedule_iteration' data-ref="iwm_scan_offload_complete::last_schedule_iteration" data-ref-filename="iwm_scan_offload_complete..last_schedule_iteration">last_schedule_iteration</dfn>;</td></tr>
<tr><th id="5545">5545</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_complete::status" title='iwm_scan_offload_complete::status' data-ref="iwm_scan_offload_complete::status" data-ref-filename="iwm_scan_offload_complete..status">status</dfn>;</td></tr>
<tr><th id="5546">5546</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_complete::reserved" title='iwm_scan_offload_complete::reserved' data-ref="iwm_scan_offload_complete::reserved" data-ref-filename="iwm_scan_offload_complete..reserved">reserved</dfn>;</td></tr>
<tr><th id="5547">5547</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5548">5548</th><td></td></tr>
<tr><th id="5549">5549</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5550">5550</th><td><i class="doc"> * iwm_sched_scan_results - IWM_SCAN_OFFLOAD_MATCH_FOUND_NTF_API_S_VER_1</i></td></tr>
<tr><th id="5551">5551</th><td><i class="doc"> *<span class="command"> @ssid</span>_bitmap:	SSIDs indexes found in this iteration</i></td></tr>
<tr><th id="5552">5552</th><td><i class="doc"> *<span class="command"> @client</span>_bitmap:	clients that are active and wait for this notification</i></td></tr>
<tr><th id="5553">5553</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5554">5554</th><td><b>struct</b> <dfn class="type def" id="iwm_sched_scan_results" title='iwm_sched_scan_results' data-ref="iwm_sched_scan_results" data-ref-filename="iwm_sched_scan_results">iwm_sched_scan_results</dfn> {</td></tr>
<tr><th id="5555">5555</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_sched_scan_results::ssid_bitmap" title='iwm_sched_scan_results::ssid_bitmap' data-ref="iwm_sched_scan_results::ssid_bitmap" data-ref-filename="iwm_sched_scan_results..ssid_bitmap">ssid_bitmap</dfn>;</td></tr>
<tr><th id="5556">5556</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_sched_scan_results::client_bitmap" title='iwm_sched_scan_results::client_bitmap' data-ref="iwm_sched_scan_results::client_bitmap" data-ref-filename="iwm_sched_scan_results..client_bitmap">client_bitmap</dfn>;</td></tr>
<tr><th id="5557">5557</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_sched_scan_results::reserved" title='iwm_sched_scan_results::reserved' data-ref="iwm_sched_scan_results::reserved" data-ref-filename="iwm_sched_scan_results..reserved">reserved</dfn>;</td></tr>
<tr><th id="5558">5558</th><td>};</td></tr>
<tr><th id="5559">5559</th><td></td></tr>
<tr><th id="5560">5560</th><td><i>/* UMAC Scan API */</i></td></tr>
<tr><th id="5561">5561</th><td></td></tr>
<tr><th id="5562">5562</th><td><i>/* The maximum of either of these cannot exceed 8, because we use an</i></td></tr>
<tr><th id="5563">5563</th><td><i> * 8-bit mask (see IWM_SCAN_MASK).</i></td></tr>
<tr><th id="5564">5564</th><td><i> */</i></td></tr>
<tr><th id="5565">5565</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_UMAC_SCANS" data-ref="_M/IWM_MAX_UMAC_SCANS">IWM_MAX_UMAC_SCANS</dfn> 8</u></td></tr>
<tr><th id="5566">5566</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_LMAC_SCANS" data-ref="_M/IWM_MAX_LMAC_SCANS">IWM_MAX_LMAC_SCANS</dfn> 1</u></td></tr>
<tr><th id="5567">5567</th><td></td></tr>
<tr><th id="5568">5568</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_config_flags" title='iwm_scan_config_flags' data-ref="iwm_scan_config_flags" data-ref-filename="iwm_scan_config_flags">iwm_scan_config_flags</dfn> {</td></tr>
<tr><th id="5569">5569</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_ACTIVATE" title='IWM_SCAN_CONFIG_FLAG_ACTIVATE' data-ref="IWM_SCAN_CONFIG_FLAG_ACTIVATE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_ACTIVATE">IWM_SCAN_CONFIG_FLAG_ACTIVATE</dfn>			= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5570">5570</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_DEACTIVATE" title='IWM_SCAN_CONFIG_FLAG_DEACTIVATE' data-ref="IWM_SCAN_CONFIG_FLAG_DEACTIVATE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_DEACTIVATE">IWM_SCAN_CONFIG_FLAG_DEACTIVATE</dfn>			= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5571">5571</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_FORBID_CHUB_REQS" title='IWM_SCAN_CONFIG_FLAG_FORBID_CHUB_REQS' data-ref="IWM_SCAN_CONFIG_FLAG_FORBID_CHUB_REQS" data-ref-filename="IWM_SCAN_CONFIG_FLAG_FORBID_CHUB_REQS">IWM_SCAN_CONFIG_FLAG_FORBID_CHUB_REQS</dfn>		= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5572">5572</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_ALLOW_CHUB_REQS" title='IWM_SCAN_CONFIG_FLAG_ALLOW_CHUB_REQS' data-ref="IWM_SCAN_CONFIG_FLAG_ALLOW_CHUB_REQS" data-ref-filename="IWM_SCAN_CONFIG_FLAG_ALLOW_CHUB_REQS">IWM_SCAN_CONFIG_FLAG_ALLOW_CHUB_REQS</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5573">5573</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_TX_CHAINS" title='IWM_SCAN_CONFIG_FLAG_SET_TX_CHAINS' data-ref="IWM_SCAN_CONFIG_FLAG_SET_TX_CHAINS" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_TX_CHAINS">IWM_SCAN_CONFIG_FLAG_SET_TX_CHAINS</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="5574">5574</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_RX_CHAINS" title='IWM_SCAN_CONFIG_FLAG_SET_RX_CHAINS' data-ref="IWM_SCAN_CONFIG_FLAG_SET_RX_CHAINS" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_RX_CHAINS">IWM_SCAN_CONFIG_FLAG_SET_RX_CHAINS</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="5575">5575</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_AUX_STA_ID" title='IWM_SCAN_CONFIG_FLAG_SET_AUX_STA_ID' data-ref="IWM_SCAN_CONFIG_FLAG_SET_AUX_STA_ID" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_AUX_STA_ID">IWM_SCAN_CONFIG_FLAG_SET_AUX_STA_ID</dfn>		= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="5576">5576</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_ALL_TIMES" title='IWM_SCAN_CONFIG_FLAG_SET_ALL_TIMES' data-ref="IWM_SCAN_CONFIG_FLAG_SET_ALL_TIMES" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_ALL_TIMES">IWM_SCAN_CONFIG_FLAG_SET_ALL_TIMES</dfn>		= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="5577">5577</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_EFFECTIVE_TIMES" title='IWM_SCAN_CONFIG_FLAG_SET_EFFECTIVE_TIMES' data-ref="IWM_SCAN_CONFIG_FLAG_SET_EFFECTIVE_TIMES" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_EFFECTIVE_TIMES">IWM_SCAN_CONFIG_FLAG_SET_EFFECTIVE_TIMES</dfn>	= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="5578">5578</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_CHANNEL_FLAGS" title='IWM_SCAN_CONFIG_FLAG_SET_CHANNEL_FLAGS' data-ref="IWM_SCAN_CONFIG_FLAG_SET_CHANNEL_FLAGS" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_CHANNEL_FLAGS">IWM_SCAN_CONFIG_FLAG_SET_CHANNEL_FLAGS</dfn>		= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="5579">5579</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_LEGACY_RATES" title='IWM_SCAN_CONFIG_FLAG_SET_LEGACY_RATES' data-ref="IWM_SCAN_CONFIG_FLAG_SET_LEGACY_RATES" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_LEGACY_RATES">IWM_SCAN_CONFIG_FLAG_SET_LEGACY_RATES</dfn>		= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="5580">5580</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_MAC_ADDR" title='IWM_SCAN_CONFIG_FLAG_SET_MAC_ADDR' data-ref="IWM_SCAN_CONFIG_FLAG_SET_MAC_ADDR" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_MAC_ADDR">IWM_SCAN_CONFIG_FLAG_SET_MAC_ADDR</dfn>		= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="5581">5581</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_FRAGMENTED" title='IWM_SCAN_CONFIG_FLAG_SET_FRAGMENTED' data-ref="IWM_SCAN_CONFIG_FLAG_SET_FRAGMENTED" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_FRAGMENTED">IWM_SCAN_CONFIG_FLAG_SET_FRAGMENTED</dfn>		= (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="5582">5582</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_CLEAR_FRAGMENTED" title='IWM_SCAN_CONFIG_FLAG_CLEAR_FRAGMENTED' data-ref="IWM_SCAN_CONFIG_FLAG_CLEAR_FRAGMENTED" data-ref-filename="IWM_SCAN_CONFIG_FLAG_CLEAR_FRAGMENTED">IWM_SCAN_CONFIG_FLAG_CLEAR_FRAGMENTED</dfn>		= (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="5583">5583</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_CAM_MODE" title='IWM_SCAN_CONFIG_FLAG_SET_CAM_MODE' data-ref="IWM_SCAN_CONFIG_FLAG_SET_CAM_MODE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_CAM_MODE">IWM_SCAN_CONFIG_FLAG_SET_CAM_MODE</dfn>		= (<var>1</var> &lt;&lt; <var>18</var>),</td></tr>
<tr><th id="5584">5584</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_CLEAR_CAM_MODE" title='IWM_SCAN_CONFIG_FLAG_CLEAR_CAM_MODE' data-ref="IWM_SCAN_CONFIG_FLAG_CLEAR_CAM_MODE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_CLEAR_CAM_MODE">IWM_SCAN_CONFIG_FLAG_CLEAR_CAM_MODE</dfn>		= (<var>1</var> &lt;&lt; <var>19</var>),</td></tr>
<tr><th id="5585">5585</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_SET_PROMISC_MODE" title='IWM_SCAN_CONFIG_FLAG_SET_PROMISC_MODE' data-ref="IWM_SCAN_CONFIG_FLAG_SET_PROMISC_MODE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_SET_PROMISC_MODE">IWM_SCAN_CONFIG_FLAG_SET_PROMISC_MODE</dfn>		= (<var>1</var> &lt;&lt; <var>20</var>),</td></tr>
<tr><th id="5586">5586</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_FLAG_CLEAR_PROMISC_MODE" title='IWM_SCAN_CONFIG_FLAG_CLEAR_PROMISC_MODE' data-ref="IWM_SCAN_CONFIG_FLAG_CLEAR_PROMISC_MODE" data-ref-filename="IWM_SCAN_CONFIG_FLAG_CLEAR_PROMISC_MODE">IWM_SCAN_CONFIG_FLAG_CLEAR_PROMISC_MODE</dfn>		= (<var>1</var> &lt;&lt; <var>21</var>),</td></tr>
<tr><th id="5587">5587</th><td></td></tr>
<tr><th id="5588">5588</th><td>	<i>/* Bits 26-31 are for num of channels in channel_array */</i></td></tr>
<tr><th id="5589">5589</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CONFIG_N_CHANNELS" data-ref="_M/IWM_SCAN_CONFIG_N_CHANNELS">IWM_SCAN_CONFIG_N_CHANNELS</dfn>(n) ((n) &lt;&lt; 26)</u></td></tr>
<tr><th id="5590">5590</th><td>};</td></tr>
<tr><th id="5591">5591</th><td></td></tr>
<tr><th id="5592">5592</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_config_rates" title='iwm_scan_config_rates' data-ref="iwm_scan_config_rates" data-ref-filename="iwm_scan_config_rates">iwm_scan_config_rates</dfn> {</td></tr>
<tr><th id="5593">5593</th><td>	<i>/* OFDM basic rates */</i></td></tr>
<tr><th id="5594">5594</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_6M" title='IWM_SCAN_CONFIG_RATE_6M' data-ref="IWM_SCAN_CONFIG_RATE_6M" data-ref-filename="IWM_SCAN_CONFIG_RATE_6M">IWM_SCAN_CONFIG_RATE_6M</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5595">5595</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_9M" title='IWM_SCAN_CONFIG_RATE_9M' data-ref="IWM_SCAN_CONFIG_RATE_9M" data-ref-filename="IWM_SCAN_CONFIG_RATE_9M">IWM_SCAN_CONFIG_RATE_9M</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5596">5596</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_12M" title='IWM_SCAN_CONFIG_RATE_12M' data-ref="IWM_SCAN_CONFIG_RATE_12M" data-ref-filename="IWM_SCAN_CONFIG_RATE_12M">IWM_SCAN_CONFIG_RATE_12M</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5597">5597</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_18M" title='IWM_SCAN_CONFIG_RATE_18M' data-ref="IWM_SCAN_CONFIG_RATE_18M" data-ref-filename="IWM_SCAN_CONFIG_RATE_18M">IWM_SCAN_CONFIG_RATE_18M</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5598">5598</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_24M" title='IWM_SCAN_CONFIG_RATE_24M' data-ref="IWM_SCAN_CONFIG_RATE_24M" data-ref-filename="IWM_SCAN_CONFIG_RATE_24M">IWM_SCAN_CONFIG_RATE_24M</dfn>	= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="5599">5599</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_36M" title='IWM_SCAN_CONFIG_RATE_36M' data-ref="IWM_SCAN_CONFIG_RATE_36M" data-ref-filename="IWM_SCAN_CONFIG_RATE_36M">IWM_SCAN_CONFIG_RATE_36M</dfn>	= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="5600">5600</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_48M" title='IWM_SCAN_CONFIG_RATE_48M' data-ref="IWM_SCAN_CONFIG_RATE_48M" data-ref-filename="IWM_SCAN_CONFIG_RATE_48M">IWM_SCAN_CONFIG_RATE_48M</dfn>	= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="5601">5601</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_54M" title='IWM_SCAN_CONFIG_RATE_54M' data-ref="IWM_SCAN_CONFIG_RATE_54M" data-ref-filename="IWM_SCAN_CONFIG_RATE_54M">IWM_SCAN_CONFIG_RATE_54M</dfn>	= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="5602">5602</th><td>	<i>/* CCK basic rates */</i></td></tr>
<tr><th id="5603">5603</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_1M" title='IWM_SCAN_CONFIG_RATE_1M' data-ref="IWM_SCAN_CONFIG_RATE_1M" data-ref-filename="IWM_SCAN_CONFIG_RATE_1M">IWM_SCAN_CONFIG_RATE_1M</dfn>		= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="5604">5604</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_2M" title='IWM_SCAN_CONFIG_RATE_2M' data-ref="IWM_SCAN_CONFIG_RATE_2M" data-ref-filename="IWM_SCAN_CONFIG_RATE_2M">IWM_SCAN_CONFIG_RATE_2M</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="5605">5605</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_5M" title='IWM_SCAN_CONFIG_RATE_5M' data-ref="IWM_SCAN_CONFIG_RATE_5M" data-ref-filename="IWM_SCAN_CONFIG_RATE_5M">IWM_SCAN_CONFIG_RATE_5M</dfn>		= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="5606">5606</th><td>	<dfn class="enum" id="IWM_SCAN_CONFIG_RATE_11M" title='IWM_SCAN_CONFIG_RATE_11M' data-ref="IWM_SCAN_CONFIG_RATE_11M" data-ref-filename="IWM_SCAN_CONFIG_RATE_11M">IWM_SCAN_CONFIG_RATE_11M</dfn>	= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="5607">5607</th><td></td></tr>
<tr><th id="5608">5608</th><td>	<i>/* Bits 16-27 are for supported rates */</i></td></tr>
<tr><th id="5609">5609</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CONFIG_SUPPORTED_RATE" data-ref="_M/IWM_SCAN_CONFIG_SUPPORTED_RATE">IWM_SCAN_CONFIG_SUPPORTED_RATE</dfn>(rate)	((rate) &lt;&lt; 16)</u></td></tr>
<tr><th id="5610">5610</th><td>};</td></tr>
<tr><th id="5611">5611</th><td></td></tr>
<tr><th id="5612">5612</th><td><b>enum</b> <dfn class="type def" id="iwm_channel_flags" title='iwm_channel_flags' data-ref="iwm_channel_flags" data-ref-filename="iwm_channel_flags">iwm_channel_flags</dfn> {</td></tr>
<tr><th id="5613">5613</th><td>	<dfn class="enum" id="IWM_CHANNEL_FLAG_EBS" title='IWM_CHANNEL_FLAG_EBS' data-ref="IWM_CHANNEL_FLAG_EBS" data-ref-filename="IWM_CHANNEL_FLAG_EBS">IWM_CHANNEL_FLAG_EBS</dfn>				= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5614">5614</th><td>	<dfn class="enum" id="IWM_CHANNEL_FLAG_ACCURATE_EBS" title='IWM_CHANNEL_FLAG_ACCURATE_EBS' data-ref="IWM_CHANNEL_FLAG_ACCURATE_EBS" data-ref-filename="IWM_CHANNEL_FLAG_ACCURATE_EBS">IWM_CHANNEL_FLAG_ACCURATE_EBS</dfn>			= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5615">5615</th><td>	<dfn class="enum" id="IWM_CHANNEL_FLAG_EBS_ADD" title='IWM_CHANNEL_FLAG_EBS_ADD' data-ref="IWM_CHANNEL_FLAG_EBS_ADD" data-ref-filename="IWM_CHANNEL_FLAG_EBS_ADD">IWM_CHANNEL_FLAG_EBS_ADD</dfn>			= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5616">5616</th><td>	<dfn class="enum" id="IWM_CHANNEL_FLAG_PRE_SCAN_PASSIVE2ACTIVE" title='IWM_CHANNEL_FLAG_PRE_SCAN_PASSIVE2ACTIVE' data-ref="IWM_CHANNEL_FLAG_PRE_SCAN_PASSIVE2ACTIVE" data-ref-filename="IWM_CHANNEL_FLAG_PRE_SCAN_PASSIVE2ACTIVE">IWM_CHANNEL_FLAG_PRE_SCAN_PASSIVE2ACTIVE</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5617">5617</th><td>};</td></tr>
<tr><th id="5618">5618</th><td></td></tr>
<tr><th id="5619">5619</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5620">5620</th><td><i class="doc"> * struct iwm_scan_config</i></td></tr>
<tr><th id="5621">5621</th><td><i class="doc"> *<span class="command"> @flags</span>:			enum scan_config_flags</i></td></tr>
<tr><th id="5622">5622</th><td><i class="doc"> *<span class="command"> @tx</span>_chains:			valid_tx antenna - ANT_* definitions</i></td></tr>
<tr><th id="5623">5623</th><td><i class="doc"> *<span class="command"> @rx</span>_chains:			valid_rx antenna - ANT_* definitions</i></td></tr>
<tr><th id="5624">5624</th><td><i class="doc"> *<span class="command"> @legacy</span>_rates:		default legacy rates - enum scan_config_rates</i></td></tr>
<tr><th id="5625">5625</th><td><i class="doc"> *<span class="command"> @out</span>_of_channel_time:	default max out of serving channel time</i></td></tr>
<tr><th id="5626">5626</th><td><i class="doc"> *<span class="command"> @suspend</span>_time:		default max suspend time</i></td></tr>
<tr><th id="5627">5627</th><td><i class="doc"> *<span class="command"> @dwell</span>_active:		default dwell time for active scan</i></td></tr>
<tr><th id="5628">5628</th><td><i class="doc"> *<span class="command"> @dwell</span>_passive:		default dwell time for passive scan</i></td></tr>
<tr><th id="5629">5629</th><td><i class="doc"> *<span class="command"> @dwell</span>_fragmented:		default dwell time for fragmented scan</i></td></tr>
<tr><th id="5630">5630</th><td><i class="doc"> *<span class="command"> @dwell</span>_extended:		default dwell time for channels 1, 6 and 11</i></td></tr>
<tr><th id="5631">5631</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_addr:			default mac address to be used in probes</span></i></td></tr>
<tr><th id="5632">5632</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @bcast_sta_id:		the index of the station in the fw</span></i></td></tr>
<tr><th id="5633">5633</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @channel_flags:		default channel flags - enum iwm_channel_flags</span></i></td></tr>
<tr><th id="5634">5634</th><td><i class="doc"><span class="verb"></span> *<span class="verb">				scan_config_channel_flag</span></i></td></tr>
<tr><th id="5635">5635</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @channel_array:		default supported channels</span></i></td></tr>
<tr><th id="5636">5636</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="5637">5637</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_scan_config" title='iwm_scan_config' data-ref="iwm_scan_config" data-ref-filename="iwm_scan_config">iwm_scan_config</dfn> {</td></tr>
<tr><th id="5638">5638</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::flags" title='iwm_scan_config::flags' data-ref="iwm_scan_config::flags" data-ref-filename="iwm_scan_config..flags">flags</dfn>;</td></tr>
<tr><th id="5639">5639</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::tx_chains" title='iwm_scan_config::tx_chains' data-ref="iwm_scan_config::tx_chains" data-ref-filename="iwm_scan_config..tx_chains">tx_chains</dfn>;</td></tr>
<tr><th id="5640">5640</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::rx_chains" title='iwm_scan_config::rx_chains' data-ref="iwm_scan_config::rx_chains" data-ref-filename="iwm_scan_config..rx_chains">rx_chains</dfn>;</td></tr>
<tr><th id="5641">5641</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::legacy_rates" title='iwm_scan_config::legacy_rates' data-ref="iwm_scan_config::legacy_rates" data-ref-filename="iwm_scan_config..legacy_rates">legacy_rates</dfn>;</td></tr>
<tr><th id="5642">5642</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::out_of_channel_time" title='iwm_scan_config::out_of_channel_time' data-ref="iwm_scan_config::out_of_channel_time" data-ref-filename="iwm_scan_config..out_of_channel_time">out_of_channel_time</dfn>;</td></tr>
<tr><th id="5643">5643</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_config::suspend_time" title='iwm_scan_config::suspend_time' data-ref="iwm_scan_config::suspend_time" data-ref-filename="iwm_scan_config..suspend_time">suspend_time</dfn>;</td></tr>
<tr><th id="5644">5644</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::dwell_active" title='iwm_scan_config::dwell_active' data-ref="iwm_scan_config::dwell_active" data-ref-filename="iwm_scan_config..dwell_active">dwell_active</dfn>;</td></tr>
<tr><th id="5645">5645</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::dwell_passive" title='iwm_scan_config::dwell_passive' data-ref="iwm_scan_config::dwell_passive" data-ref-filename="iwm_scan_config..dwell_passive">dwell_passive</dfn>;</td></tr>
<tr><th id="5646">5646</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::dwell_fragmented" title='iwm_scan_config::dwell_fragmented' data-ref="iwm_scan_config::dwell_fragmented" data-ref-filename="iwm_scan_config..dwell_fragmented">dwell_fragmented</dfn>;</td></tr>
<tr><th id="5647">5647</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::dwell_extended" title='iwm_scan_config::dwell_extended' data-ref="iwm_scan_config::dwell_extended" data-ref-filename="iwm_scan_config..dwell_extended">dwell_extended</dfn>;</td></tr>
<tr><th id="5648">5648</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::mac_addr" title='iwm_scan_config::mac_addr' data-ref="iwm_scan_config::mac_addr" data-ref-filename="iwm_scan_config..mac_addr">mac_addr</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="5649">5649</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::bcast_sta_id" title='iwm_scan_config::bcast_sta_id' data-ref="iwm_scan_config::bcast_sta_id" data-ref-filename="iwm_scan_config..bcast_sta_id">bcast_sta_id</dfn>;</td></tr>
<tr><th id="5650">5650</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::channel_flags" title='iwm_scan_config::channel_flags' data-ref="iwm_scan_config::channel_flags" data-ref-filename="iwm_scan_config..channel_flags">channel_flags</dfn>;</td></tr>
<tr><th id="5651">5651</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_config::channel_array" title='iwm_scan_config::channel_array' data-ref="iwm_scan_config::channel_array" data-ref-filename="iwm_scan_config..channel_array">channel_array</dfn>[];</td></tr>
<tr><th id="5652">5652</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_CONFIG_DB_CMD_API_S */</i></td></tr>
<tr><th id="5653">5653</th><td></td></tr>
<tr><th id="5654">5654</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5655">5655</th><td><i class="doc"> * iwm_umac_scan_flags</i></td></tr>
<tr><th id="5656">5656</th><td><i class="doc"> <span class="command">*@IWM</span>_UMAC_SCAN_FLAG_PREEMPTIVE: scan process triggered by this scan request</i></td></tr>
<tr><th id="5657">5657</th><td><i class="doc"> *	can be preempted by other scan requests with higher priority.</i></td></tr>
<tr><th id="5658">5658</th><td><i class="doc"> *	The low priority scan will be resumed when the higher proirity scan is</i></td></tr>
<tr><th id="5659">5659</th><td><i class="doc"> *	completed.</i></td></tr>
<tr><th id="5660">5660</th><td><i class="doc"> <span class="command">*@IWM</span>_UMAC_SCAN_FLAG_START_NOTIF: notification will be sent to the driver</i></td></tr>
<tr><th id="5661">5661</th><td><i class="doc"> *	when scan starts.</i></td></tr>
<tr><th id="5662">5662</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5663">5663</th><td><b>enum</b> <dfn class="type def" id="iwm_umac_scan_flags" title='iwm_umac_scan_flags' data-ref="iwm_umac_scan_flags" data-ref-filename="iwm_umac_scan_flags">iwm_umac_scan_flags</dfn> {</td></tr>
<tr><th id="5664">5664</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_FLAG_PREEMPTIVE" title='IWM_UMAC_SCAN_FLAG_PREEMPTIVE' data-ref="IWM_UMAC_SCAN_FLAG_PREEMPTIVE" data-ref-filename="IWM_UMAC_SCAN_FLAG_PREEMPTIVE">IWM_UMAC_SCAN_FLAG_PREEMPTIVE</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5665">5665</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_FLAG_START_NOTIF" title='IWM_UMAC_SCAN_FLAG_START_NOTIF' data-ref="IWM_UMAC_SCAN_FLAG_START_NOTIF" data-ref-filename="IWM_UMAC_SCAN_FLAG_START_NOTIF">IWM_UMAC_SCAN_FLAG_START_NOTIF</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5666">5666</th><td>};</td></tr>
<tr><th id="5667">5667</th><td></td></tr>
<tr><th id="5668">5668</th><td><b>enum</b> <dfn class="type def" id="iwm_umac_scan_uid_offsets" title='iwm_umac_scan_uid_offsets' data-ref="iwm_umac_scan_uid_offsets" data-ref-filename="iwm_umac_scan_uid_offsets">iwm_umac_scan_uid_offsets</dfn> {</td></tr>
<tr><th id="5669">5669</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_UID_TYPE_OFFSET" title='IWM_UMAC_SCAN_UID_TYPE_OFFSET' data-ref="IWM_UMAC_SCAN_UID_TYPE_OFFSET" data-ref-filename="IWM_UMAC_SCAN_UID_TYPE_OFFSET">IWM_UMAC_SCAN_UID_TYPE_OFFSET</dfn>		= <var>0</var>,</td></tr>
<tr><th id="5670">5670</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_UID_SEQ_OFFSET" title='IWM_UMAC_SCAN_UID_SEQ_OFFSET' data-ref="IWM_UMAC_SCAN_UID_SEQ_OFFSET" data-ref-filename="IWM_UMAC_SCAN_UID_SEQ_OFFSET">IWM_UMAC_SCAN_UID_SEQ_OFFSET</dfn>		= <var>8</var>,</td></tr>
<tr><th id="5671">5671</th><td>};</td></tr>
<tr><th id="5672">5672</th><td></td></tr>
<tr><th id="5673">5673</th><td><b>enum</b> <dfn class="type def" id="iwm_umac_scan_general_flags" title='iwm_umac_scan_general_flags' data-ref="iwm_umac_scan_general_flags" data-ref-filename="iwm_umac_scan_general_flags">iwm_umac_scan_general_flags</dfn> {</td></tr>
<tr><th id="5674">5674</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_PERIODIC" title='IWM_UMAC_SCAN_GEN_FLAGS_PERIODIC' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_PERIODIC" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_PERIODIC">IWM_UMAC_SCAN_GEN_FLAGS_PERIODIC</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5675">5675</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_OVER_BT" title='IWM_UMAC_SCAN_GEN_FLAGS_OVER_BT' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_OVER_BT" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_OVER_BT">IWM_UMAC_SCAN_GEN_FLAGS_OVER_BT</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="5676">5676</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_PASS_ALL" title='IWM_UMAC_SCAN_GEN_FLAGS_PASS_ALL' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_PASS_ALL" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_PASS_ALL">IWM_UMAC_SCAN_GEN_FLAGS_PASS_ALL</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="5677">5677</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_PASSIVE" title='IWM_UMAC_SCAN_GEN_FLAGS_PASSIVE' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_PASSIVE" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_PASSIVE">IWM_UMAC_SCAN_GEN_FLAGS_PASSIVE</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5678">5678</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_PRE_CONNECT" title='IWM_UMAC_SCAN_GEN_FLAGS_PRE_CONNECT' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_PRE_CONNECT" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_PRE_CONNECT">IWM_UMAC_SCAN_GEN_FLAGS_PRE_CONNECT</dfn>	= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="5679">5679</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_ITER_COMPLETE" title='IWM_UMAC_SCAN_GEN_FLAGS_ITER_COMPLETE' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_ITER_COMPLETE" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_ITER_COMPLETE">IWM_UMAC_SCAN_GEN_FLAGS_ITER_COMPLETE</dfn>	= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="5680">5680</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_MULTIPLE_SSID" title='IWM_UMAC_SCAN_GEN_FLAGS_MULTIPLE_SSID' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_MULTIPLE_SSID" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_MULTIPLE_SSID">IWM_UMAC_SCAN_GEN_FLAGS_MULTIPLE_SSID</dfn>	= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="5681">5681</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_FRAGMENTED" title='IWM_UMAC_SCAN_GEN_FLAGS_FRAGMENTED' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_FRAGMENTED" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_FRAGMENTED">IWM_UMAC_SCAN_GEN_FLAGS_FRAGMENTED</dfn>	= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="5682">5682</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_RRM_ENABLED" title='IWM_UMAC_SCAN_GEN_FLAGS_RRM_ENABLED' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_RRM_ENABLED" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_RRM_ENABLED">IWM_UMAC_SCAN_GEN_FLAGS_RRM_ENABLED</dfn>	= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="5683">5683</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_MATCH" title='IWM_UMAC_SCAN_GEN_FLAGS_MATCH' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_MATCH" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_MATCH">IWM_UMAC_SCAN_GEN_FLAGS_MATCH</dfn>		= (<var>1</var> &lt;&lt; <var>9</var>),</td></tr>
<tr><th id="5684">5684</th><td>	<dfn class="enum" id="IWM_UMAC_SCAN_GEN_FLAGS_EXTENDED_DWELL" title='IWM_UMAC_SCAN_GEN_FLAGS_EXTENDED_DWELL' data-ref="IWM_UMAC_SCAN_GEN_FLAGS_EXTENDED_DWELL" data-ref-filename="IWM_UMAC_SCAN_GEN_FLAGS_EXTENDED_DWELL">IWM_UMAC_SCAN_GEN_FLAGS_EXTENDED_DWELL</dfn>	= (<var>1</var> &lt;&lt; <var>10</var>),</td></tr>
<tr><th id="5685">5685</th><td>};</td></tr>
<tr><th id="5686">5686</th><td></td></tr>
<tr><th id="5687">5687</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5688">5688</th><td><i class="doc"> * struct iwm_scan_channel_cfg_umac</i></td></tr>
<tr><th id="5689">5689</th><td><i class="doc"> *<span class="command"> @flags</span>:		bitmap - 0-19:	directed scan to i'th ssid.</i></td></tr>
<tr><th id="5690">5690</th><td><i class="doc"> *<span class="command"> @channel</span>_num:	channel number 1-13 etc.</i></td></tr>
<tr><th id="5691">5691</th><td><i class="doc"> *<span class="command"> @iter</span>_count:		repetition count for the channel.</i></td></tr>
<tr><th id="5692">5692</th><td><i class="doc"> *<span class="command"> @iter</span>_interval:	interval between two scan iterations on one channel.</i></td></tr>
<tr><th id="5693">5693</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5694">5694</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_channel_cfg_umac" title='iwm_scan_channel_cfg_umac' data-ref="iwm_scan_channel_cfg_umac" data-ref-filename="iwm_scan_channel_cfg_umac">iwm_scan_channel_cfg_umac</dfn> {</td></tr>
<tr><th id="5695">5695</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_umac::flags" title='iwm_scan_channel_cfg_umac::flags' data-ref="iwm_scan_channel_cfg_umac::flags" data-ref-filename="iwm_scan_channel_cfg_umac..flags">flags</dfn>;</td></tr>
<tr><th id="5696">5696</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_CHANNEL_UMAC_NSSIDS" data-ref="_M/IWM_SCAN_CHANNEL_UMAC_NSSIDS">IWM_SCAN_CHANNEL_UMAC_NSSIDS</dfn>(x)	((1 &lt;&lt; (x)) - 1)</u></td></tr>
<tr><th id="5697">5697</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_umac::channel_num" title='iwm_scan_channel_cfg_umac::channel_num' data-ref="iwm_scan_channel_cfg_umac::channel_num" data-ref-filename="iwm_scan_channel_cfg_umac..channel_num">channel_num</dfn>;</td></tr>
<tr><th id="5698">5698</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_umac::iter_count" title='iwm_scan_channel_cfg_umac::iter_count' data-ref="iwm_scan_channel_cfg_umac::iter_count" data-ref-filename="iwm_scan_channel_cfg_umac..iter_count">iter_count</dfn>;</td></tr>
<tr><th id="5699">5699</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_channel_cfg_umac::iter_interval" title='iwm_scan_channel_cfg_umac::iter_interval' data-ref="iwm_scan_channel_cfg_umac::iter_interval" data-ref-filename="iwm_scan_channel_cfg_umac..iter_interval">iter_interval</dfn>;</td></tr>
<tr><th id="5700">5700</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_CHANNEL_CFG_S_VER2 */</i></td></tr>
<tr><th id="5701">5701</th><td></td></tr>
<tr><th id="5702">5702</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5703">5703</th><td><i class="doc"> * struct iwm_scan_umac_schedule</i></td></tr>
<tr><th id="5704">5704</th><td><i class="doc"> *<span class="command"> @interval</span>: interval in seconds between scan iterations</i></td></tr>
<tr><th id="5705">5705</th><td><i class="doc"> *<span class="command"> @iter</span>_count: num of scan iterations for schedule plan, 0xff for infinite loop</i></td></tr>
<tr><th id="5706">5706</th><td><i class="doc"> *<span class="command"> @reserved</span>: for alignment and future use</i></td></tr>
<tr><th id="5707">5707</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5708">5708</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_umac_schedule" title='iwm_scan_umac_schedule' data-ref="iwm_scan_umac_schedule" data-ref-filename="iwm_scan_umac_schedule">iwm_scan_umac_schedule</dfn> {</td></tr>
<tr><th id="5709">5709</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_umac_schedule::interval" title='iwm_scan_umac_schedule::interval' data-ref="iwm_scan_umac_schedule::interval" data-ref-filename="iwm_scan_umac_schedule..interval">interval</dfn>;</td></tr>
<tr><th id="5710">5710</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_umac_schedule::iter_count" title='iwm_scan_umac_schedule::iter_count' data-ref="iwm_scan_umac_schedule::iter_count" data-ref-filename="iwm_scan_umac_schedule..iter_count">iter_count</dfn>;</td></tr>
<tr><th id="5711">5711</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_umac_schedule::reserved" title='iwm_scan_umac_schedule::reserved' data-ref="iwm_scan_umac_schedule::reserved" data-ref-filename="iwm_scan_umac_schedule..reserved">reserved</dfn>;</td></tr>
<tr><th id="5712">5712</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_SCHED_PARAM_API_S_VER_1 */</i></td></tr>
<tr><th id="5713">5713</th><td></td></tr>
<tr><th id="5714">5714</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5715">5715</th><td><i class="doc"> * struct iwm_scan_req_umac_tail - the rest of the UMAC scan request command</i></td></tr>
<tr><th id="5716">5716</th><td><i class="doc"> *      parameters following channels configuration array.</i></td></tr>
<tr><th id="5717">5717</th><td><i class="doc"> *<span class="command"> @schedule</span>: two scheduling plans.</i></td></tr>
<tr><th id="5718">5718</th><td><i class="doc"> *<span class="command"> @delay</span>: delay in TUs before starting the first scan iteration</i></td></tr>
<tr><th id="5719">5719</th><td><i class="doc"> *<span class="command"> @reserved</span>: for future use and alignment</i></td></tr>
<tr><th id="5720">5720</th><td><i class="doc"> * <span class="command">@pre</span>q: probe request with IEs blocks</i></td></tr>
<tr><th id="5721">5721</th><td><i class="doc"> *<span class="command"> @direct</span>_scan: list of SSIDs for directed active scan</i></td></tr>
<tr><th id="5722">5722</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5723">5723</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_req_umac_tail" title='iwm_scan_req_umac_tail' data-ref="iwm_scan_req_umac_tail" data-ref-filename="iwm_scan_req_umac_tail">iwm_scan_req_umac_tail</dfn> {</td></tr>
<tr><th id="5724">5724</th><td>	<i>/* SCAN_PERIODIC_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="5725">5725</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_umac_schedule" title='iwm_scan_umac_schedule' data-ref="iwm_scan_umac_schedule" data-ref-filename="iwm_scan_umac_schedule">iwm_scan_umac_schedule</a> <dfn class="decl field" id="iwm_scan_req_umac_tail::schedule" title='iwm_scan_req_umac_tail::schedule' data-ref="iwm_scan_req_umac_tail::schedule" data-ref-filename="iwm_scan_req_umac_tail..schedule">schedule</dfn>[<a class="macro" href="#4965" title="2" data-ref="_M/IWM_MAX_SCHED_SCAN_PLANS">IWM_MAX_SCHED_SCAN_PLANS</a>];</td></tr>
<tr><th id="5726">5726</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_req_umac_tail::delay" title='iwm_scan_req_umac_tail::delay' data-ref="iwm_scan_req_umac_tail::delay" data-ref-filename="iwm_scan_req_umac_tail..delay">delay</dfn>;</td></tr>
<tr><th id="5727">5727</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_req_umac_tail::reserved" title='iwm_scan_req_umac_tail::reserved' data-ref="iwm_scan_req_umac_tail::reserved" data-ref-filename="iwm_scan_req_umac_tail..reserved">reserved</dfn>;</td></tr>
<tr><th id="5728">5728</th><td>	<i>/* SCAN_PROBE_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="5729">5729</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_probe_req" title='iwm_scan_probe_req' data-ref="iwm_scan_probe_req" data-ref-filename="iwm_scan_probe_req">iwm_scan_probe_req</a> <dfn class="decl field" id="iwm_scan_req_umac_tail::preq" title='iwm_scan_req_umac_tail::preq' data-ref="iwm_scan_req_umac_tail::preq" data-ref-filename="iwm_scan_req_umac_tail..preq">preq</dfn>;</td></tr>
<tr><th id="5730">5730</th><td>	<b>struct</b> <a class="type" href="#iwm_ssid_ie" title='iwm_ssid_ie' data-ref="iwm_ssid_ie" data-ref-filename="iwm_ssid_ie">iwm_ssid_ie</a> <dfn class="decl field" id="iwm_scan_req_umac_tail::direct_scan" title='iwm_scan_req_umac_tail::direct_scan' data-ref="iwm_scan_req_umac_tail::direct_scan" data-ref-filename="iwm_scan_req_umac_tail..direct_scan">direct_scan</dfn>[<a class="macro" href="#4893" title="20" data-ref="_M/IWM_PROBE_OPTION_MAX">IWM_PROBE_OPTION_MAX</a>];</td></tr>
<tr><th id="5731">5731</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="5732">5732</th><td></td></tr>
<tr><th id="5733">5733</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5734">5734</th><td><i class="doc"> * struct iwm_scan_req_umac</i></td></tr>
<tr><th id="5735">5735</th><td><i class="doc"> *<span class="command"> @flags</span>: &amp;enum iwm_umac_scan_flags</i></td></tr>
<tr><th id="5736">5736</th><td><i class="doc"> *<span class="command"> @uid</span>: scan id, &amp;enum iwm_umac_scan_uid_offsets</i></td></tr>
<tr><th id="5737">5737</th><td><i class="doc"> *<span class="command"> @ooc</span>_priority: out of channel priority - &amp;enum iwm_scan_priority</i></td></tr>
<tr><th id="5738">5738</th><td><i class="doc"> *<span class="command"> @general</span>_flags: &amp;enum iwm_umac_scan_general_flags</i></td></tr>
<tr><th id="5739">5739</th><td><i class="doc"> *<span class="command"> @extended</span>_dwell: dwell time for channels 1, 6 and 11</i></td></tr>
<tr><th id="5740">5740</th><td><i class="doc"> *<span class="command"> @active</span>_dwell: dwell time for active scan</i></td></tr>
<tr><th id="5741">5741</th><td><i class="doc"> *<span class="command"> @passive</span>_dwell: dwell time for passive scan</i></td></tr>
<tr><th id="5742">5742</th><td><i class="doc"> *<span class="command"> @fragmented</span>_dwell: dwell time for fragmented passive scan</i></td></tr>
<tr><th id="5743">5743</th><td><i class="doc"> *<span class="command"> @max</span>_out_time: max out of serving channel time</i></td></tr>
<tr><th id="5744">5744</th><td><i class="doc"> *<span class="command"> @suspend</span>_time: max suspend time</i></td></tr>
<tr><th id="5745">5745</th><td><i class="doc"> *<span class="command"> @scan</span>_priority: scan internal prioritization &amp;enum iwm_scan_priority</i></td></tr>
<tr><th id="5746">5746</th><td><i class="doc"> *<span class="command"> @channel</span>_flags: &amp;enum iwm_scan_channel_flags</i></td></tr>
<tr><th id="5747">5747</th><td><i class="doc"> *<span class="command"> @n</span>_channels: num of channels in scan request</i></td></tr>
<tr><th id="5748">5748</th><td><i class="doc"> *<span class="command"> @reserved</span>: for future use and alignment</i></td></tr>
<tr><th id="5749">5749</th><td><i class="doc"> * <span class="command">@data</span>: &amp;struct iwm_scan_channel_cfg_umac and</i></td></tr>
<tr><th id="5750">5750</th><td><i class="doc"> *	&amp;struct iwm_scan_req_umac_tail</i></td></tr>
<tr><th id="5751">5751</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5752">5752</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_req_umac" title='iwm_scan_req_umac' data-ref="iwm_scan_req_umac" data-ref-filename="iwm_scan_req_umac">iwm_scan_req_umac</dfn> {</td></tr>
<tr><th id="5753">5753</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::flags" title='iwm_scan_req_umac::flags' data-ref="iwm_scan_req_umac::flags" data-ref-filename="iwm_scan_req_umac..flags">flags</dfn>;</td></tr>
<tr><th id="5754">5754</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::uid" title='iwm_scan_req_umac::uid' data-ref="iwm_scan_req_umac::uid" data-ref-filename="iwm_scan_req_umac..uid">uid</dfn>;</td></tr>
<tr><th id="5755">5755</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::ooc_priority" title='iwm_scan_req_umac::ooc_priority' data-ref="iwm_scan_req_umac::ooc_priority" data-ref-filename="iwm_scan_req_umac..ooc_priority">ooc_priority</dfn>;</td></tr>
<tr><th id="5756">5756</th><td>	<i>/* SCAN_GENERAL_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="5757">5757</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::general_flags" title='iwm_scan_req_umac::general_flags' data-ref="iwm_scan_req_umac::general_flags" data-ref-filename="iwm_scan_req_umac..general_flags">general_flags</dfn>;</td></tr>
<tr><th id="5758">5758</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::extended_dwell" title='iwm_scan_req_umac::extended_dwell' data-ref="iwm_scan_req_umac::extended_dwell" data-ref-filename="iwm_scan_req_umac..extended_dwell">extended_dwell</dfn>;</td></tr>
<tr><th id="5759">5759</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::active_dwell" title='iwm_scan_req_umac::active_dwell' data-ref="iwm_scan_req_umac::active_dwell" data-ref-filename="iwm_scan_req_umac..active_dwell">active_dwell</dfn>;</td></tr>
<tr><th id="5760">5760</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::passive_dwell" title='iwm_scan_req_umac::passive_dwell' data-ref="iwm_scan_req_umac::passive_dwell" data-ref-filename="iwm_scan_req_umac..passive_dwell">passive_dwell</dfn>;</td></tr>
<tr><th id="5761">5761</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::fragmented_dwell" title='iwm_scan_req_umac::fragmented_dwell' data-ref="iwm_scan_req_umac::fragmented_dwell" data-ref-filename="iwm_scan_req_umac..fragmented_dwell">fragmented_dwell</dfn>;</td></tr>
<tr><th id="5762">5762</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::max_out_time" title='iwm_scan_req_umac::max_out_time' data-ref="iwm_scan_req_umac::max_out_time" data-ref-filename="iwm_scan_req_umac..max_out_time">max_out_time</dfn>;</td></tr>
<tr><th id="5763">5763</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::suspend_time" title='iwm_scan_req_umac::suspend_time' data-ref="iwm_scan_req_umac::suspend_time" data-ref-filename="iwm_scan_req_umac..suspend_time">suspend_time</dfn>;</td></tr>
<tr><th id="5764">5764</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_req_umac::scan_priority" title='iwm_scan_req_umac::scan_priority' data-ref="iwm_scan_req_umac::scan_priority" data-ref-filename="iwm_scan_req_umac..scan_priority">scan_priority</dfn>;</td></tr>
<tr><th id="5765">5765</th><td>	<i>/* SCAN_CHANNEL_PARAMS_API_S_VER_1 */</i></td></tr>
<tr><th id="5766">5766</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::channel_flags" title='iwm_scan_req_umac::channel_flags' data-ref="iwm_scan_req_umac::channel_flags" data-ref-filename="iwm_scan_req_umac..channel_flags">channel_flags</dfn>;</td></tr>
<tr><th id="5767">5767</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::n_channels" title='iwm_scan_req_umac::n_channels' data-ref="iwm_scan_req_umac::n_channels" data-ref-filename="iwm_scan_req_umac..n_channels">n_channels</dfn>;</td></tr>
<tr><th id="5768">5768</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_req_umac::reserved" title='iwm_scan_req_umac::reserved' data-ref="iwm_scan_req_umac::reserved" data-ref-filename="iwm_scan_req_umac..reserved">reserved</dfn>;</td></tr>
<tr><th id="5769">5769</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_req_umac::data" title='iwm_scan_req_umac::data' data-ref="iwm_scan_req_umac::data" data-ref-filename="iwm_scan_req_umac..data">data</dfn>[];</td></tr>
<tr><th id="5770">5770</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_REQUEST_CMD_UMAC_API_S_VER_1 */</i></td></tr>
<tr><th id="5771">5771</th><td></td></tr>
<tr><th id="5772">5772</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5773">5773</th><td><i class="doc"> * struct iwm_umac_scan_abort</i></td></tr>
<tr><th id="5774">5774</th><td><i class="doc"> *<span class="command"> @uid</span>: scan id, &amp;enum iwm_umac_scan_uid_offsets</i></td></tr>
<tr><th id="5775">5775</th><td><i class="doc"> *<span class="command"> @flags</span>: reserved</i></td></tr>
<tr><th id="5776">5776</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5777">5777</th><td><b>struct</b> <dfn class="type def" id="iwm_umac_scan_abort" title='iwm_umac_scan_abort' data-ref="iwm_umac_scan_abort" data-ref-filename="iwm_umac_scan_abort">iwm_umac_scan_abort</dfn> {</td></tr>
<tr><th id="5778">5778</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_abort::uid" title='iwm_umac_scan_abort::uid' data-ref="iwm_umac_scan_abort::uid" data-ref-filename="iwm_umac_scan_abort..uid">uid</dfn>;</td></tr>
<tr><th id="5779">5779</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_abort::flags" title='iwm_umac_scan_abort::flags' data-ref="iwm_umac_scan_abort::flags" data-ref-filename="iwm_umac_scan_abort..flags">flags</dfn>;</td></tr>
<tr><th id="5780">5780</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_ABORT_CMD_UMAC_API_S_VER_1 */</i></td></tr>
<tr><th id="5781">5781</th><td></td></tr>
<tr><th id="5782">5782</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5783">5783</th><td><i class="doc"> * struct iwm_umac_scan_complete</i></td></tr>
<tr><th id="5784">5784</th><td><i class="doc"> *<span class="command"> @uid</span>: scan id, &amp;enum iwm_umac_scan_uid_offsets</i></td></tr>
<tr><th id="5785">5785</th><td><i class="doc"> *<span class="command"> @last</span>_schedule: last scheduling line</i></td></tr>
<tr><th id="5786">5786</th><td><i class="doc"> *<span class="command"> @last</span>_iter:	last scan iteration number</i></td></tr>
<tr><th id="5787">5787</th><td><i class="doc"> *<span class="command"> @scan</span> status: &amp;enum iwm_scan_offload_complete_status</i></td></tr>
<tr><th id="5788">5788</th><td><i class="doc"> *<span class="command"> @ebs</span>_status: &amp;enum iwm_scan_ebs_status</i></td></tr>
<tr><th id="5789">5789</th><td><i class="doc"> *<span class="command"> @time</span>_from_last_iter: time elapsed from last iteration</i></td></tr>
<tr><th id="5790">5790</th><td><i class="doc"> *<span class="command"> @reserved</span>: for future use</i></td></tr>
<tr><th id="5791">5791</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5792">5792</th><td><b>struct</b> <dfn class="type def" id="iwm_umac_scan_complete" title='iwm_umac_scan_complete' data-ref="iwm_umac_scan_complete" data-ref-filename="iwm_umac_scan_complete">iwm_umac_scan_complete</dfn> {</td></tr>
<tr><th id="5793">5793</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::uid" title='iwm_umac_scan_complete::uid' data-ref="iwm_umac_scan_complete::uid" data-ref-filename="iwm_umac_scan_complete..uid">uid</dfn>;</td></tr>
<tr><th id="5794">5794</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::last_schedule" title='iwm_umac_scan_complete::last_schedule' data-ref="iwm_umac_scan_complete::last_schedule" data-ref-filename="iwm_umac_scan_complete..last_schedule">last_schedule</dfn>;</td></tr>
<tr><th id="5795">5795</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::last_iter" title='iwm_umac_scan_complete::last_iter' data-ref="iwm_umac_scan_complete::last_iter" data-ref-filename="iwm_umac_scan_complete..last_iter">last_iter</dfn>;</td></tr>
<tr><th id="5796">5796</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::status" title='iwm_umac_scan_complete::status' data-ref="iwm_umac_scan_complete::status" data-ref-filename="iwm_umac_scan_complete..status">status</dfn>;</td></tr>
<tr><th id="5797">5797</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::ebs_status" title='iwm_umac_scan_complete::ebs_status' data-ref="iwm_umac_scan_complete::ebs_status" data-ref-filename="iwm_umac_scan_complete..ebs_status">ebs_status</dfn>;</td></tr>
<tr><th id="5798">5798</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::time_from_last_iter" title='iwm_umac_scan_complete::time_from_last_iter' data-ref="iwm_umac_scan_complete::time_from_last_iter" data-ref-filename="iwm_umac_scan_complete..time_from_last_iter">time_from_last_iter</dfn>;</td></tr>
<tr><th id="5799">5799</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_complete::reserved" title='iwm_umac_scan_complete::reserved' data-ref="iwm_umac_scan_complete::reserved" data-ref-filename="iwm_umac_scan_complete..reserved">reserved</dfn>;</td></tr>
<tr><th id="5800">5800</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_COMPLETE_NTF_UMAC_API_S_VER_1 */</i></td></tr>
<tr><th id="5801">5801</th><td></td></tr>
<tr><th id="5802">5802</th><td><u>#define <dfn class="macro" id="_M/IWM_SCAN_OFFLOAD_MATCHING_CHANNELS_LEN" data-ref="_M/IWM_SCAN_OFFLOAD_MATCHING_CHANNELS_LEN">IWM_SCAN_OFFLOAD_MATCHING_CHANNELS_LEN</dfn> 5</u></td></tr>
<tr><th id="5803">5803</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5804">5804</th><td><i class="doc"> * struct iwm_scan_offload_profile_match - match information</i></td></tr>
<tr><th id="5805">5805</th><td><i class="doc"> *<span class="command"> @bssid</span>: matched bssid</i></td></tr>
<tr><th id="5806">5806</th><td><i class="doc"> *<span class="command"> @channel</span>: channel where the match occurred</i></td></tr>
<tr><th id="5807">5807</th><td><i class="doc"> *<span class="command"> @energy</span>:</i></td></tr>
<tr><th id="5808">5808</th><td><i class="doc"> *<span class="command"> @matching</span>_feature:</i></td></tr>
<tr><th id="5809">5809</th><td><i class="doc"> *<span class="command"> @matching</span>_channels: bitmap of channels that matched, referencing</i></td></tr>
<tr><th id="5810">5810</th><td><i class="doc"> *	the channels passed in tue scan offload request</i></td></tr>
<tr><th id="5811">5811</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5812">5812</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_profile_match" title='iwm_scan_offload_profile_match' data-ref="iwm_scan_offload_profile_match" data-ref-filename="iwm_scan_offload_profile_match">iwm_scan_offload_profile_match</dfn> {</td></tr>
<tr><th id="5813">5813</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::bssid" title='iwm_scan_offload_profile_match::bssid' data-ref="iwm_scan_offload_profile_match::bssid" data-ref-filename="iwm_scan_offload_profile_match..bssid">bssid</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="5814">5814</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::reserved" title='iwm_scan_offload_profile_match::reserved' data-ref="iwm_scan_offload_profile_match::reserved" data-ref-filename="iwm_scan_offload_profile_match..reserved">reserved</dfn>;</td></tr>
<tr><th id="5815">5815</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::channel" title='iwm_scan_offload_profile_match::channel' data-ref="iwm_scan_offload_profile_match::channel" data-ref-filename="iwm_scan_offload_profile_match..channel">channel</dfn>;</td></tr>
<tr><th id="5816">5816</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::energy" title='iwm_scan_offload_profile_match::energy' data-ref="iwm_scan_offload_profile_match::energy" data-ref-filename="iwm_scan_offload_profile_match..energy">energy</dfn>;</td></tr>
<tr><th id="5817">5817</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::matching_feature" title='iwm_scan_offload_profile_match::matching_feature' data-ref="iwm_scan_offload_profile_match::matching_feature" data-ref-filename="iwm_scan_offload_profile_match..matching_feature">matching_feature</dfn>;</td></tr>
<tr><th id="5818">5818</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profile_match::matching_channels" title='iwm_scan_offload_profile_match::matching_channels' data-ref="iwm_scan_offload_profile_match::matching_channels" data-ref-filename="iwm_scan_offload_profile_match..matching_channels">matching_channels</dfn>[<a class="macro" href="#5802" title="5" data-ref="_M/IWM_SCAN_OFFLOAD_MATCHING_CHANNELS_LEN">IWM_SCAN_OFFLOAD_MATCHING_CHANNELS_LEN</a>];</td></tr>
<tr><th id="5819">5819</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_OFFLOAD_PROFILE_MATCH_RESULTS_S_VER_1 */</i></td></tr>
<tr><th id="5820">5820</th><td></td></tr>
<tr><th id="5821">5821</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5822">5822</th><td><i class="doc"> * struct iwm_scan_offload_profiles_query - match results query response</i></td></tr>
<tr><th id="5823">5823</th><td><i class="doc"> *<span class="command"> @matched</span>_profiles: bitmap of matched profiles, referencing the</i></td></tr>
<tr><th id="5824">5824</th><td><i class="doc"> *	matches passed in the scan offload request</i></td></tr>
<tr><th id="5825">5825</th><td><i class="doc"> *<span class="command"> @last</span>_scan_age: age of the last offloaded scan</i></td></tr>
<tr><th id="5826">5826</th><td><i class="doc"> *<span class="command"> @n</span>_scans_done: number of offloaded scans done</i></td></tr>
<tr><th id="5827">5827</th><td><i class="doc"> *<span class="command"> @gp2</span>_d0u: GP2 when D0U occurred</i></td></tr>
<tr><th id="5828">5828</th><td><i class="doc"> *<span class="command"> @gp2</span>_invoked: GP2 when scan offload was invoked</i></td></tr>
<tr><th id="5829">5829</th><td><i class="doc"> *<span class="command"> @resume</span>_while_scanning: not used</i></td></tr>
<tr><th id="5830">5830</th><td><i class="doc"> *<span class="command"> @self</span>_recovery: obsolete</i></td></tr>
<tr><th id="5831">5831</th><td><i class="doc"> *<span class="command"> @reserved</span>: reserved</i></td></tr>
<tr><th id="5832">5832</th><td><i class="doc"> *<span class="command"> @matches</span>: array of match information, one for each match</i></td></tr>
<tr><th id="5833">5833</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5834">5834</th><td><b>struct</b> <dfn class="type def" id="iwm_scan_offload_profiles_query" title='iwm_scan_offload_profiles_query' data-ref="iwm_scan_offload_profiles_query" data-ref-filename="iwm_scan_offload_profiles_query">iwm_scan_offload_profiles_query</dfn> {</td></tr>
<tr><th id="5835">5835</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::matched_profiles" title='iwm_scan_offload_profiles_query::matched_profiles' data-ref="iwm_scan_offload_profiles_query::matched_profiles" data-ref-filename="iwm_scan_offload_profiles_query..matched_profiles">matched_profiles</dfn>;</td></tr>
<tr><th id="5836">5836</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::last_scan_age" title='iwm_scan_offload_profiles_query::last_scan_age' data-ref="iwm_scan_offload_profiles_query::last_scan_age" data-ref-filename="iwm_scan_offload_profiles_query..last_scan_age">last_scan_age</dfn>;</td></tr>
<tr><th id="5837">5837</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::n_scans_done" title='iwm_scan_offload_profiles_query::n_scans_done' data-ref="iwm_scan_offload_profiles_query::n_scans_done" data-ref-filename="iwm_scan_offload_profiles_query..n_scans_done">n_scans_done</dfn>;</td></tr>
<tr><th id="5838">5838</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::gp2_d0u" title='iwm_scan_offload_profiles_query::gp2_d0u' data-ref="iwm_scan_offload_profiles_query::gp2_d0u" data-ref-filename="iwm_scan_offload_profiles_query..gp2_d0u">gp2_d0u</dfn>;</td></tr>
<tr><th id="5839">5839</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::gp2_invoked" title='iwm_scan_offload_profiles_query::gp2_invoked' data-ref="iwm_scan_offload_profiles_query::gp2_invoked" data-ref-filename="iwm_scan_offload_profiles_query..gp2_invoked">gp2_invoked</dfn>;</td></tr>
<tr><th id="5840">5840</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::resume_while_scanning" title='iwm_scan_offload_profiles_query::resume_while_scanning' data-ref="iwm_scan_offload_profiles_query::resume_while_scanning" data-ref-filename="iwm_scan_offload_profiles_query..resume_while_scanning">resume_while_scanning</dfn>;</td></tr>
<tr><th id="5841">5841</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::self_recovery" title='iwm_scan_offload_profiles_query::self_recovery' data-ref="iwm_scan_offload_profiles_query::self_recovery" data-ref-filename="iwm_scan_offload_profiles_query..self_recovery">self_recovery</dfn>;</td></tr>
<tr><th id="5842">5842</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::reserved" title='iwm_scan_offload_profiles_query::reserved' data-ref="iwm_scan_offload_profiles_query::reserved" data-ref-filename="iwm_scan_offload_profiles_query..reserved">reserved</dfn>;</td></tr>
<tr><th id="5843">5843</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_offload_profile_match" title='iwm_scan_offload_profile_match' data-ref="iwm_scan_offload_profile_match" data-ref-filename="iwm_scan_offload_profile_match">iwm_scan_offload_profile_match</a> <dfn class="decl field" id="iwm_scan_offload_profiles_query::matches" title='iwm_scan_offload_profiles_query::matches' data-ref="iwm_scan_offload_profiles_query::matches" data-ref-filename="iwm_scan_offload_profiles_query..matches">matches</dfn>[<a class="macro" href="#4954" title="11" data-ref="_M/IWM_SCAN_MAX_PROFILES">IWM_SCAN_MAX_PROFILES</a>];</td></tr>
<tr><th id="5844">5844</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_OFFLOAD_PROFILES_QUERY_RSP_S_VER_2 */</i></td></tr>
<tr><th id="5845">5845</th><td></td></tr>
<tr><th id="5846">5846</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5847">5847</th><td><i class="doc"> * struct iwm_umac_scan_iter_complete_notif - notifies end of scanning iteration</i></td></tr>
<tr><th id="5848">5848</th><td><i class="doc"> *<span class="command"> @uid</span>: scan id, &amp;enum iwm_umac_scan_uid_offsets</i></td></tr>
<tr><th id="5849">5849</th><td><i class="doc"> *<span class="command"> @scanned</span>_channels: number of channels scanned and number of valid elements in</i></td></tr>
<tr><th id="5850">5850</th><td><i class="doc"> *	results array</i></td></tr>
<tr><th id="5851">5851</th><td><i class="doc"> *<span class="command"> @status</span>: one of SCAN_COMP_STATUS_*</i></td></tr>
<tr><th id="5852">5852</th><td><i class="doc"> *<span class="command"> @bt</span><span class="arg">_status:</span> BT on/off status</i></td></tr>
<tr><th id="5853">5853</th><td><i class="doc"> *<span class="command"> @last</span>_channel: last channel that was scanned</i></td></tr>
<tr><th id="5854">5854</th><td><i class="doc"> *<span class="command"> @tsf</span>_low: TSF timer (lower half) in usecs</i></td></tr>
<tr><th id="5855">5855</th><td><i class="doc"> *<span class="command"> @tsf</span>_high: TSF timer (higher half) in usecs</i></td></tr>
<tr><th id="5856">5856</th><td><i class="doc"> * <span class="command">@result</span>s: array of scan results, only "scanned_channels" of them are valid</i></td></tr>
<tr><th id="5857">5857</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5858">5858</th><td><b>struct</b> <dfn class="type def" id="iwm_umac_scan_iter_complete_notif" title='iwm_umac_scan_iter_complete_notif' data-ref="iwm_umac_scan_iter_complete_notif" data-ref-filename="iwm_umac_scan_iter_complete_notif">iwm_umac_scan_iter_complete_notif</dfn> {</td></tr>
<tr><th id="5859">5859</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::uid" title='iwm_umac_scan_iter_complete_notif::uid' data-ref="iwm_umac_scan_iter_complete_notif::uid" data-ref-filename="iwm_umac_scan_iter_complete_notif..uid">uid</dfn>;</td></tr>
<tr><th id="5860">5860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::scanned_channels" title='iwm_umac_scan_iter_complete_notif::scanned_channels' data-ref="iwm_umac_scan_iter_complete_notif::scanned_channels" data-ref-filename="iwm_umac_scan_iter_complete_notif..scanned_channels">scanned_channels</dfn>;</td></tr>
<tr><th id="5861">5861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::status" title='iwm_umac_scan_iter_complete_notif::status' data-ref="iwm_umac_scan_iter_complete_notif::status" data-ref-filename="iwm_umac_scan_iter_complete_notif..status">status</dfn>;</td></tr>
<tr><th id="5862">5862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::bt_status" title='iwm_umac_scan_iter_complete_notif::bt_status' data-ref="iwm_umac_scan_iter_complete_notif::bt_status" data-ref-filename="iwm_umac_scan_iter_complete_notif..bt_status">bt_status</dfn>;</td></tr>
<tr><th id="5863">5863</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::last_channel" title='iwm_umac_scan_iter_complete_notif::last_channel' data-ref="iwm_umac_scan_iter_complete_notif::last_channel" data-ref-filename="iwm_umac_scan_iter_complete_notif..last_channel">last_channel</dfn>;</td></tr>
<tr><th id="5864">5864</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::tsf_low" title='iwm_umac_scan_iter_complete_notif::tsf_low' data-ref="iwm_umac_scan_iter_complete_notif::tsf_low" data-ref-filename="iwm_umac_scan_iter_complete_notif..tsf_low">tsf_low</dfn>;</td></tr>
<tr><th id="5865">5865</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::tsf_high" title='iwm_umac_scan_iter_complete_notif::tsf_high' data-ref="iwm_umac_scan_iter_complete_notif::tsf_high" data-ref-filename="iwm_umac_scan_iter_complete_notif..tsf_high">tsf_high</dfn>;</td></tr>
<tr><th id="5866">5866</th><td>	<b>struct</b> <a class="type" href="#iwm_scan_results_notif" title='iwm_scan_results_notif' data-ref="iwm_scan_results_notif" data-ref-filename="iwm_scan_results_notif">iwm_scan_results_notif</a> <dfn class="decl field" id="iwm_umac_scan_iter_complete_notif::results" title='iwm_umac_scan_iter_complete_notif::results' data-ref="iwm_umac_scan_iter_complete_notif::results" data-ref-filename="iwm_umac_scan_iter_complete_notif..results">results</dfn>[];</td></tr>
<tr><th id="5867">5867</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SCAN_ITER_COMPLETE_NTF_UMAC_API_S_VER_1 */</i></td></tr>
<tr><th id="5868">5868</th><td></td></tr>
<tr><th id="5869">5869</th><td><i>/* Please keep this enum *SORTED* by hex value.</i></td></tr>
<tr><th id="5870">5870</th><td><i> * Needed for binary search, otherwise a warning will be triggered.</i></td></tr>
<tr><th id="5871">5871</th><td><i> */</i></td></tr>
<tr><th id="5872">5872</th><td><b>enum</b> <dfn class="type def" id="iwm_scan_subcmd_ids" title='iwm_scan_subcmd_ids' data-ref="iwm_scan_subcmd_ids" data-ref-filename="iwm_scan_subcmd_ids">iwm_scan_subcmd_ids</dfn> {</td></tr>
<tr><th id="5873">5873</th><td>	<dfn class="enum" id="IWM_GSCAN_START_CMD" title='IWM_GSCAN_START_CMD' data-ref="IWM_GSCAN_START_CMD" data-ref-filename="IWM_GSCAN_START_CMD">IWM_GSCAN_START_CMD</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="5874">5874</th><td>	<dfn class="enum" id="IWM_GSCAN_STOP_CMD" title='IWM_GSCAN_STOP_CMD' data-ref="IWM_GSCAN_STOP_CMD" data-ref-filename="IWM_GSCAN_STOP_CMD">IWM_GSCAN_STOP_CMD</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="5875">5875</th><td>	<dfn class="enum" id="IWM_GSCAN_SET_HOTLIST_CMD" title='IWM_GSCAN_SET_HOTLIST_CMD' data-ref="IWM_GSCAN_SET_HOTLIST_CMD" data-ref-filename="IWM_GSCAN_SET_HOTLIST_CMD">IWM_GSCAN_SET_HOTLIST_CMD</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="5876">5876</th><td>	<dfn class="enum" id="IWM_GSCAN_RESET_HOTLIST_CMD" title='IWM_GSCAN_RESET_HOTLIST_CMD' data-ref="IWM_GSCAN_RESET_HOTLIST_CMD" data-ref-filename="IWM_GSCAN_RESET_HOTLIST_CMD">IWM_GSCAN_RESET_HOTLIST_CMD</dfn> = <var>0x3</var>,</td></tr>
<tr><th id="5877">5877</th><td>	<dfn class="enum" id="IWM_GSCAN_SET_SIGNIFICANT_CHANGE_CMD" title='IWM_GSCAN_SET_SIGNIFICANT_CHANGE_CMD' data-ref="IWM_GSCAN_SET_SIGNIFICANT_CHANGE_CMD" data-ref-filename="IWM_GSCAN_SET_SIGNIFICANT_CHANGE_CMD">IWM_GSCAN_SET_SIGNIFICANT_CHANGE_CMD</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="5878">5878</th><td>	<dfn class="enum" id="IWM_GSCAN_RESET_SIGNIFICANT_CHANGE_CMD" title='IWM_GSCAN_RESET_SIGNIFICANT_CHANGE_CMD' data-ref="IWM_GSCAN_RESET_SIGNIFICANT_CHANGE_CMD" data-ref-filename="IWM_GSCAN_RESET_SIGNIFICANT_CHANGE_CMD">IWM_GSCAN_RESET_SIGNIFICANT_CHANGE_CMD</dfn> = <var>0x5</var>,</td></tr>
<tr><th id="5879">5879</th><td>	<dfn class="enum" id="IWM_GSCAN_SIGNIFICANT_CHANGE_EVENT" title='IWM_GSCAN_SIGNIFICANT_CHANGE_EVENT' data-ref="IWM_GSCAN_SIGNIFICANT_CHANGE_EVENT" data-ref-filename="IWM_GSCAN_SIGNIFICANT_CHANGE_EVENT">IWM_GSCAN_SIGNIFICANT_CHANGE_EVENT</dfn> = <var>0xFD</var>,</td></tr>
<tr><th id="5880">5880</th><td>	<dfn class="enum" id="IWM_GSCAN_HOTLIST_CHANGE_EVENT" title='IWM_GSCAN_HOTLIST_CHANGE_EVENT' data-ref="IWM_GSCAN_HOTLIST_CHANGE_EVENT" data-ref-filename="IWM_GSCAN_HOTLIST_CHANGE_EVENT">IWM_GSCAN_HOTLIST_CHANGE_EVENT</dfn> = <var>0xFE</var>,</td></tr>
<tr><th id="5881">5881</th><td>	<dfn class="enum" id="IWM_GSCAN_RESULTS_AVAILABLE_EVENT" title='IWM_GSCAN_RESULTS_AVAILABLE_EVENT' data-ref="IWM_GSCAN_RESULTS_AVAILABLE_EVENT" data-ref-filename="IWM_GSCAN_RESULTS_AVAILABLE_EVENT">IWM_GSCAN_RESULTS_AVAILABLE_EVENT</dfn> = <var>0xFF</var>,</td></tr>
<tr><th id="5882">5882</th><td>};</td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td><i>/* STA API */</i></td></tr>
<tr><th id="5885">5885</th><td></td></tr>
<tr><th id="5886">5886</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5887">5887</th><td><i class="doc"> * enum iwm_sta_flags - flags for the ADD_STA host command</i></td></tr>
<tr><th id="5888">5888</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_REDUCED_TX_PWR_CTRL:</i></td></tr>
<tr><th id="5889">5889</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_REDUCED_TX_PWR_DATA:</i></td></tr>
<tr><th id="5890">5890</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_DISABLE_TX: set if TX should be disabled</i></td></tr>
<tr><th id="5891">5891</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_PS: set if STA is in Power Save</i></td></tr>
<tr><th id="5892">5892</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_INVALID: set if STA is invalid</i></td></tr>
<tr><th id="5893">5893</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_DLP_EN: Direct Link Protocol is enabled</i></td></tr>
<tr><th id="5894">5894</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_SET_ALL_KEYS: the current key applies to all key IDs</i></td></tr>
<tr><th id="5895">5895</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_DRAIN_FLOW: drain flow</i></td></tr>
<tr><th id="5896">5896</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_PAN: STA is for PAN interface</i></td></tr>
<tr><th id="5897">5897</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_CLASS_AUTH:</i></td></tr>
<tr><th id="5898">5898</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_CLASS_ASSOC:</i></td></tr>
<tr><th id="5899">5899</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_CLASS_MIMO_PROT:</i></td></tr>
<tr><th id="5900">5900</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_MAX_AGG_SIZE_MSK: maximal size for A-MPDU</i></td></tr>
<tr><th id="5901">5901</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_AGG_MPDU_DENS_MSK: maximal MPDU density for Tx aggregation</i></td></tr>
<tr><th id="5902">5902</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_FAT_EN_MSK: support for channel width (for Tx). This flag is</i></td></tr>
<tr><th id="5903">5903</th><td><i class="doc"> *	initialised by driver and can be updated by fw upon reception of</i></td></tr>
<tr><th id="5904">5904</th><td><i class="doc"> *	action frames that can change the channel width. When cleared the fw</i></td></tr>
<tr><th id="5905">5905</th><td><i class="doc"> *	will send all the frames in 20MHz even when FAT channel is requested.</i></td></tr>
<tr><th id="5906">5906</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_MIMO_EN_MSK: support for MIMO. This flag is initialised by the</i></td></tr>
<tr><th id="5907">5907</th><td><i class="doc"> *	driver and can be updated by fw upon reception of action frames.</i></td></tr>
<tr><th id="5908">5908</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_FLG_MFP_EN: Management Frame Protection</i></td></tr>
<tr><th id="5909">5909</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5910">5910</th><td><b>enum</b> <dfn class="type def" id="iwm_sta_flags" title='iwm_sta_flags' data-ref="iwm_sta_flags" data-ref-filename="iwm_sta_flags">iwm_sta_flags</dfn> {</td></tr>
<tr><th id="5911">5911</th><td>	<dfn class="enum" id="IWM_STA_FLG_REDUCED_TX_PWR_CTRL" title='IWM_STA_FLG_REDUCED_TX_PWR_CTRL' data-ref="IWM_STA_FLG_REDUCED_TX_PWR_CTRL" data-ref-filename="IWM_STA_FLG_REDUCED_TX_PWR_CTRL">IWM_STA_FLG_REDUCED_TX_PWR_CTRL</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5912">5912</th><td>	<dfn class="enum" id="IWM_STA_FLG_REDUCED_TX_PWR_DATA" title='IWM_STA_FLG_REDUCED_TX_PWR_DATA' data-ref="IWM_STA_FLG_REDUCED_TX_PWR_DATA" data-ref-filename="IWM_STA_FLG_REDUCED_TX_PWR_DATA">IWM_STA_FLG_REDUCED_TX_PWR_DATA</dfn>	= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="5913">5913</th><td></td></tr>
<tr><th id="5914">5914</th><td>	<dfn class="enum" id="IWM_STA_FLG_DISABLE_TX" title='IWM_STA_FLG_DISABLE_TX' data-ref="IWM_STA_FLG_DISABLE_TX" data-ref-filename="IWM_STA_FLG_DISABLE_TX">IWM_STA_FLG_DISABLE_TX</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="5915">5915</th><td></td></tr>
<tr><th id="5916">5916</th><td>	<dfn class="enum" id="IWM_STA_FLG_PS" title='IWM_STA_FLG_PS' data-ref="IWM_STA_FLG_PS" data-ref-filename="IWM_STA_FLG_PS">IWM_STA_FLG_PS</dfn>			= (<var>1</var> &lt;&lt; <var>8</var>),</td></tr>
<tr><th id="5917">5917</th><td>	<dfn class="enum" id="IWM_STA_FLG_DRAIN_FLOW" title='IWM_STA_FLG_DRAIN_FLOW' data-ref="IWM_STA_FLG_DRAIN_FLOW" data-ref-filename="IWM_STA_FLG_DRAIN_FLOW">IWM_STA_FLG_DRAIN_FLOW</dfn>		= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="5918">5918</th><td>	<dfn class="enum" id="IWM_STA_FLG_PAN" title='IWM_STA_FLG_PAN' data-ref="IWM_STA_FLG_PAN" data-ref-filename="IWM_STA_FLG_PAN">IWM_STA_FLG_PAN</dfn>			= (<var>1</var> &lt;&lt; <var>13</var>),</td></tr>
<tr><th id="5919">5919</th><td>	<dfn class="enum" id="IWM_STA_FLG_CLASS_AUTH" title='IWM_STA_FLG_CLASS_AUTH' data-ref="IWM_STA_FLG_CLASS_AUTH" data-ref-filename="IWM_STA_FLG_CLASS_AUTH">IWM_STA_FLG_CLASS_AUTH</dfn>		= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="5920">5920</th><td>	<dfn class="enum" id="IWM_STA_FLG_CLASS_ASSOC" title='IWM_STA_FLG_CLASS_ASSOC' data-ref="IWM_STA_FLG_CLASS_ASSOC" data-ref-filename="IWM_STA_FLG_CLASS_ASSOC">IWM_STA_FLG_CLASS_ASSOC</dfn>		= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="5921">5921</th><td>	<dfn class="enum" id="IWM_STA_FLG_RTS_MIMO_PROT" title='IWM_STA_FLG_RTS_MIMO_PROT' data-ref="IWM_STA_FLG_RTS_MIMO_PROT" data-ref-filename="IWM_STA_FLG_RTS_MIMO_PROT">IWM_STA_FLG_RTS_MIMO_PROT</dfn>	= (<var>1</var> &lt;&lt; <var>17</var>),</td></tr>
<tr><th id="5922">5922</th><td></td></tr>
<tr><th id="5923">5923</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</dfn>	= <var>19</var>,</td></tr>
<tr><th id="5924">5924</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_8K" title='IWM_STA_FLG_MAX_AGG_SIZE_8K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_8K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_8K">IWM_STA_FLG_MAX_AGG_SIZE_8K</dfn>	= (<var>0</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5925">5925</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_16K" title='IWM_STA_FLG_MAX_AGG_SIZE_16K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_16K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_16K">IWM_STA_FLG_MAX_AGG_SIZE_16K</dfn>	= (<var>1</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5926">5926</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_32K" title='IWM_STA_FLG_MAX_AGG_SIZE_32K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_32K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_32K">IWM_STA_FLG_MAX_AGG_SIZE_32K</dfn>	= (<var>2</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5927">5927</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_64K" title='IWM_STA_FLG_MAX_AGG_SIZE_64K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_64K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_64K">IWM_STA_FLG_MAX_AGG_SIZE_64K</dfn>	= (<var>3</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5928">5928</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_128K" title='IWM_STA_FLG_MAX_AGG_SIZE_128K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_128K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_128K">IWM_STA_FLG_MAX_AGG_SIZE_128K</dfn>	= (<var>4</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5929">5929</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_256K" title='IWM_STA_FLG_MAX_AGG_SIZE_256K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_256K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_256K">IWM_STA_FLG_MAX_AGG_SIZE_256K</dfn>	= (<var>5</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5930">5930</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_512K" title='IWM_STA_FLG_MAX_AGG_SIZE_512K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_512K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_512K">IWM_STA_FLG_MAX_AGG_SIZE_512K</dfn>	= (<var>6</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5931">5931</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_1024K" title='IWM_STA_FLG_MAX_AGG_SIZE_1024K' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_1024K" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_1024K">IWM_STA_FLG_MAX_AGG_SIZE_1024K</dfn>	= (<var>7</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5932">5932</th><td>	<dfn class="enum" id="IWM_STA_FLG_MAX_AGG_SIZE_MSK" title='IWM_STA_FLG_MAX_AGG_SIZE_MSK' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_MSK" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_MSK">IWM_STA_FLG_MAX_AGG_SIZE_MSK</dfn>	= (<var>7</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" title='IWM_STA_FLG_MAX_AGG_SIZE_SHIFT' data-ref="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT" data-ref-filename="IWM_STA_FLG_MAX_AGG_SIZE_SHIFT">IWM_STA_FLG_MAX_AGG_SIZE_SHIFT</a>),</td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</dfn>	= <var>23</var>,</td></tr>
<tr><th id="5935">5935</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_2US" title='IWM_STA_FLG_AGG_MPDU_DENS_2US' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_2US" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_2US">IWM_STA_FLG_AGG_MPDU_DENS_2US</dfn>	= (<var>4</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</a>),</td></tr>
<tr><th id="5936">5936</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_4US" title='IWM_STA_FLG_AGG_MPDU_DENS_4US' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_4US" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_4US">IWM_STA_FLG_AGG_MPDU_DENS_4US</dfn>	= (<var>5</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</a>),</td></tr>
<tr><th id="5937">5937</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_8US" title='IWM_STA_FLG_AGG_MPDU_DENS_8US' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_8US" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_8US">IWM_STA_FLG_AGG_MPDU_DENS_8US</dfn>	= (<var>6</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</a>),</td></tr>
<tr><th id="5938">5938</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_16US" title='IWM_STA_FLG_AGG_MPDU_DENS_16US' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_16US" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_16US">IWM_STA_FLG_AGG_MPDU_DENS_16US</dfn>	= (<var>7</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</a>),</td></tr>
<tr><th id="5939">5939</th><td>	<dfn class="enum" id="IWM_STA_FLG_AGG_MPDU_DENS_MSK" title='IWM_STA_FLG_AGG_MPDU_DENS_MSK' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_MSK" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_MSK">IWM_STA_FLG_AGG_MPDU_DENS_MSK</dfn>	= (<var>7</var> &lt;&lt; <a class="enum" href="#IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" title='IWM_STA_FLG_AGG_MPDU_DENS_SHIFT' data-ref="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT" data-ref-filename="IWM_STA_FLG_AGG_MPDU_DENS_SHIFT">IWM_STA_FLG_AGG_MPDU_DENS_SHIFT</a>),</td></tr>
<tr><th id="5940">5940</th><td></td></tr>
<tr><th id="5941">5941</th><td>	<dfn class="enum" id="IWM_STA_FLG_FAT_EN_20MHZ" title='IWM_STA_FLG_FAT_EN_20MHZ' data-ref="IWM_STA_FLG_FAT_EN_20MHZ" data-ref-filename="IWM_STA_FLG_FAT_EN_20MHZ">IWM_STA_FLG_FAT_EN_20MHZ</dfn>	= (<var>0</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="5942">5942</th><td>	<dfn class="enum" id="IWM_STA_FLG_FAT_EN_40MHZ" title='IWM_STA_FLG_FAT_EN_40MHZ' data-ref="IWM_STA_FLG_FAT_EN_40MHZ" data-ref-filename="IWM_STA_FLG_FAT_EN_40MHZ">IWM_STA_FLG_FAT_EN_40MHZ</dfn>	= (<var>1</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="5943">5943</th><td>	<dfn class="enum" id="IWM_STA_FLG_FAT_EN_80MHZ" title='IWM_STA_FLG_FAT_EN_80MHZ' data-ref="IWM_STA_FLG_FAT_EN_80MHZ" data-ref-filename="IWM_STA_FLG_FAT_EN_80MHZ">IWM_STA_FLG_FAT_EN_80MHZ</dfn>	= (<var>2</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="5944">5944</th><td>	<dfn class="enum" id="IWM_STA_FLG_FAT_EN_160MHZ" title='IWM_STA_FLG_FAT_EN_160MHZ' data-ref="IWM_STA_FLG_FAT_EN_160MHZ" data-ref-filename="IWM_STA_FLG_FAT_EN_160MHZ">IWM_STA_FLG_FAT_EN_160MHZ</dfn>	= (<var>3</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="5945">5945</th><td>	<dfn class="enum" id="IWM_STA_FLG_FAT_EN_MSK" title='IWM_STA_FLG_FAT_EN_MSK' data-ref="IWM_STA_FLG_FAT_EN_MSK" data-ref-filename="IWM_STA_FLG_FAT_EN_MSK">IWM_STA_FLG_FAT_EN_MSK</dfn>		= (<var>3</var> &lt;&lt; <var>26</var>),</td></tr>
<tr><th id="5946">5946</th><td></td></tr>
<tr><th id="5947">5947</th><td>	<dfn class="enum" id="IWM_STA_FLG_MIMO_EN_SISO" title='IWM_STA_FLG_MIMO_EN_SISO' data-ref="IWM_STA_FLG_MIMO_EN_SISO" data-ref-filename="IWM_STA_FLG_MIMO_EN_SISO">IWM_STA_FLG_MIMO_EN_SISO</dfn>	= (<var>0</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="5948">5948</th><td>	<dfn class="enum" id="IWM_STA_FLG_MIMO_EN_MIMO2" title='IWM_STA_FLG_MIMO_EN_MIMO2' data-ref="IWM_STA_FLG_MIMO_EN_MIMO2" data-ref-filename="IWM_STA_FLG_MIMO_EN_MIMO2">IWM_STA_FLG_MIMO_EN_MIMO2</dfn>	= (<var>1</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="5949">5949</th><td>	<dfn class="enum" id="IWM_STA_FLG_MIMO_EN_MIMO3" title='IWM_STA_FLG_MIMO_EN_MIMO3' data-ref="IWM_STA_FLG_MIMO_EN_MIMO3" data-ref-filename="IWM_STA_FLG_MIMO_EN_MIMO3">IWM_STA_FLG_MIMO_EN_MIMO3</dfn>	= (<var>2</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="5950">5950</th><td>	<dfn class="enum" id="IWM_STA_FLG_MIMO_EN_MSK" title='IWM_STA_FLG_MIMO_EN_MSK' data-ref="IWM_STA_FLG_MIMO_EN_MSK" data-ref-filename="IWM_STA_FLG_MIMO_EN_MSK">IWM_STA_FLG_MIMO_EN_MSK</dfn>		= (<var>3</var> &lt;&lt; <var>28</var>),</td></tr>
<tr><th id="5951">5951</th><td>};</td></tr>
<tr><th id="5952">5952</th><td></td></tr>
<tr><th id="5953">5953</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5954">5954</th><td><i class="doc"> * enum iwm_sta_key_flag - key flags for the ADD_STA host command</i></td></tr>
<tr><th id="5955">5955</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_NO_ENC: no encryption</i></td></tr>
<tr><th id="5956">5956</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_WEP: WEP encryption algorithm</i></td></tr>
<tr><th id="5957">5957</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_CCM: CCMP encryption algorithm</i></td></tr>
<tr><th id="5958">5958</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_TKIP: TKIP encryption algorithm</i></td></tr>
<tr><th id="5959">5959</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_EXT: extended cipher algorithm (depends on the FW support)</i></td></tr>
<tr><th id="5960">5960</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_CMAC: CMAC encryption algorithm</i></td></tr>
<tr><th id="5961">5961</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_ENC_UNKNOWN: unknown encryption algorithm</i></td></tr>
<tr><th id="5962">5962</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_EN_MSK: mask for encryption algorithmi value</i></td></tr>
<tr><th id="5963">5963</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_WEP_KEY_MAP: wep is either a group key (0 - legacy WEP) or from</i></td></tr>
<tr><th id="5964">5964</th><td><i class="doc"> *	station info array (1 - n 1X mode)</i></td></tr>
<tr><th id="5965">5965</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_KEYID_MSK: the index of the key</i></td></tr>
<tr><th id="5966">5966</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_NOT_VALID: key is invalid</i></td></tr>
<tr><th id="5967">5967</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_FLG_WEP_13BYTES: set for 13 bytes WEP key</i></td></tr>
<tr><th id="5968">5968</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_MULTICAST: set for multical key</i></td></tr>
<tr><th id="5969">5969</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_KEY_MFP: key is used for Management Frame Protection</i></td></tr>
<tr><th id="5970">5970</th><td><i class="doc"> */</i></td></tr>
<tr><th id="5971">5971</th><td><b>enum</b> <dfn class="type def" id="iwm_sta_key_flag" title='iwm_sta_key_flag' data-ref="iwm_sta_key_flag" data-ref-filename="iwm_sta_key_flag">iwm_sta_key_flag</dfn> {</td></tr>
<tr><th id="5972">5972</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_NO_ENC" title='IWM_STA_KEY_FLG_NO_ENC' data-ref="IWM_STA_KEY_FLG_NO_ENC" data-ref-filename="IWM_STA_KEY_FLG_NO_ENC">IWM_STA_KEY_FLG_NO_ENC</dfn>		= (<var>0</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5973">5973</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_WEP" title='IWM_STA_KEY_FLG_WEP' data-ref="IWM_STA_KEY_FLG_WEP" data-ref-filename="IWM_STA_KEY_FLG_WEP">IWM_STA_KEY_FLG_WEP</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5974">5974</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_CCM" title='IWM_STA_KEY_FLG_CCM' data-ref="IWM_STA_KEY_FLG_CCM" data-ref-filename="IWM_STA_KEY_FLG_CCM">IWM_STA_KEY_FLG_CCM</dfn>		= (<var>2</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5975">5975</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_TKIP" title='IWM_STA_KEY_FLG_TKIP' data-ref="IWM_STA_KEY_FLG_TKIP" data-ref-filename="IWM_STA_KEY_FLG_TKIP">IWM_STA_KEY_FLG_TKIP</dfn>		= (<var>3</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5976">5976</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_EXT" title='IWM_STA_KEY_FLG_EXT' data-ref="IWM_STA_KEY_FLG_EXT" data-ref-filename="IWM_STA_KEY_FLG_EXT">IWM_STA_KEY_FLG_EXT</dfn>		= (<var>4</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5977">5977</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_CMAC" title='IWM_STA_KEY_FLG_CMAC' data-ref="IWM_STA_KEY_FLG_CMAC" data-ref-filename="IWM_STA_KEY_FLG_CMAC">IWM_STA_KEY_FLG_CMAC</dfn>		= (<var>6</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5978">5978</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_ENC_UNKNOWN" title='IWM_STA_KEY_FLG_ENC_UNKNOWN' data-ref="IWM_STA_KEY_FLG_ENC_UNKNOWN" data-ref-filename="IWM_STA_KEY_FLG_ENC_UNKNOWN">IWM_STA_KEY_FLG_ENC_UNKNOWN</dfn>	= (<var>7</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5979">5979</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_EN_MSK" title='IWM_STA_KEY_FLG_EN_MSK' data-ref="IWM_STA_KEY_FLG_EN_MSK" data-ref-filename="IWM_STA_KEY_FLG_EN_MSK">IWM_STA_KEY_FLG_EN_MSK</dfn>		= (<var>7</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="5980">5980</th><td></td></tr>
<tr><th id="5981">5981</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_WEP_KEY_MAP" title='IWM_STA_KEY_FLG_WEP_KEY_MAP' data-ref="IWM_STA_KEY_FLG_WEP_KEY_MAP" data-ref-filename="IWM_STA_KEY_FLG_WEP_KEY_MAP">IWM_STA_KEY_FLG_WEP_KEY_MAP</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="5982">5982</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_KEYID_POS" title='IWM_STA_KEY_FLG_KEYID_POS' data-ref="IWM_STA_KEY_FLG_KEYID_POS" data-ref-filename="IWM_STA_KEY_FLG_KEYID_POS">IWM_STA_KEY_FLG_KEYID_POS</dfn>	= <var>8</var>,</td></tr>
<tr><th id="5983">5983</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_KEYID_MSK" title='IWM_STA_KEY_FLG_KEYID_MSK' data-ref="IWM_STA_KEY_FLG_KEYID_MSK" data-ref-filename="IWM_STA_KEY_FLG_KEYID_MSK">IWM_STA_KEY_FLG_KEYID_MSK</dfn>	= (<var>3</var> &lt;&lt; <a class="enum" href="#IWM_STA_KEY_FLG_KEYID_POS" title='IWM_STA_KEY_FLG_KEYID_POS' data-ref="IWM_STA_KEY_FLG_KEYID_POS" data-ref-filename="IWM_STA_KEY_FLG_KEYID_POS">IWM_STA_KEY_FLG_KEYID_POS</a>),</td></tr>
<tr><th id="5984">5984</th><td>	<dfn class="enum" id="IWM_STA_KEY_NOT_VALID" title='IWM_STA_KEY_NOT_VALID' data-ref="IWM_STA_KEY_NOT_VALID" data-ref-filename="IWM_STA_KEY_NOT_VALID">IWM_STA_KEY_NOT_VALID</dfn>		= (<var>1</var> &lt;&lt; <var>11</var>),</td></tr>
<tr><th id="5985">5985</th><td>	<dfn class="enum" id="IWM_STA_KEY_FLG_WEP_13BYTES" title='IWM_STA_KEY_FLG_WEP_13BYTES' data-ref="IWM_STA_KEY_FLG_WEP_13BYTES" data-ref-filename="IWM_STA_KEY_FLG_WEP_13BYTES">IWM_STA_KEY_FLG_WEP_13BYTES</dfn>	= (<var>1</var> &lt;&lt; <var>12</var>),</td></tr>
<tr><th id="5986">5986</th><td>	<dfn class="enum" id="IWM_STA_KEY_MULTICAST" title='IWM_STA_KEY_MULTICAST' data-ref="IWM_STA_KEY_MULTICAST" data-ref-filename="IWM_STA_KEY_MULTICAST">IWM_STA_KEY_MULTICAST</dfn>		= (<var>1</var> &lt;&lt; <var>14</var>),</td></tr>
<tr><th id="5987">5987</th><td>	<dfn class="enum" id="IWM_STA_KEY_MFP" title='IWM_STA_KEY_MFP' data-ref="IWM_STA_KEY_MFP" data-ref-filename="IWM_STA_KEY_MFP">IWM_STA_KEY_MFP</dfn>			= (<var>1</var> &lt;&lt; <var>15</var>),</td></tr>
<tr><th id="5988">5988</th><td>};</td></tr>
<tr><th id="5989">5989</th><td></td></tr>
<tr><th id="5990">5990</th><td><i class="doc">/**</i></td></tr>
<tr><th id="5991">5991</th><td><i class="doc"> * enum iwm_sta_modify_flag - indicate to the fw what flag are being changed</i></td></tr>
<tr><th id="5992">5992</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_QUEUE_REMOVAL: this command removes a queue</i></td></tr>
<tr><th id="5993">5993</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_TID_DISABLE_TX: this command modifies %tid_disable_tx</i></td></tr>
<tr><th id="5994">5994</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_TX_RATE: unused</i></td></tr>
<tr><th id="5995">5995</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_ADD_BA_TID: this command modifies %add_immediate_ba_tid</i></td></tr>
<tr><th id="5996">5996</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_REMOVE_BA_TID: this command modifies %remove_immediate_ba_tid</i></td></tr>
<tr><th id="5997">5997</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_SLEEPING_STA_TX_COUNT: this command modifies %sleep_tx_count</i></td></tr>
<tr><th id="5998">5998</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_PROT_TH:</i></td></tr>
<tr><th id="5999">5999</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_MODIFY_QUEUES: modify the queues used by this station</i></td></tr>
<tr><th id="6000">6000</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6001">6001</th><td><b>enum</b> <dfn class="type def" id="iwm_sta_modify_flag" title='iwm_sta_modify_flag' data-ref="iwm_sta_modify_flag" data-ref-filename="iwm_sta_modify_flag">iwm_sta_modify_flag</dfn> {</td></tr>
<tr><th id="6002">6002</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_QUEUE_REMOVAL" title='IWM_STA_MODIFY_QUEUE_REMOVAL' data-ref="IWM_STA_MODIFY_QUEUE_REMOVAL" data-ref-filename="IWM_STA_MODIFY_QUEUE_REMOVAL">IWM_STA_MODIFY_QUEUE_REMOVAL</dfn>		= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="6003">6003</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_TID_DISABLE_TX" title='IWM_STA_MODIFY_TID_DISABLE_TX' data-ref="IWM_STA_MODIFY_TID_DISABLE_TX" data-ref-filename="IWM_STA_MODIFY_TID_DISABLE_TX">IWM_STA_MODIFY_TID_DISABLE_TX</dfn>		= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6004">6004</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_TX_RATE" title='IWM_STA_MODIFY_TX_RATE' data-ref="IWM_STA_MODIFY_TX_RATE" data-ref-filename="IWM_STA_MODIFY_TX_RATE">IWM_STA_MODIFY_TX_RATE</dfn>			= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="6005">6005</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_ADD_BA_TID" title='IWM_STA_MODIFY_ADD_BA_TID' data-ref="IWM_STA_MODIFY_ADD_BA_TID" data-ref-filename="IWM_STA_MODIFY_ADD_BA_TID">IWM_STA_MODIFY_ADD_BA_TID</dfn>		= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="6006">6006</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_REMOVE_BA_TID" title='IWM_STA_MODIFY_REMOVE_BA_TID' data-ref="IWM_STA_MODIFY_REMOVE_BA_TID" data-ref-filename="IWM_STA_MODIFY_REMOVE_BA_TID">IWM_STA_MODIFY_REMOVE_BA_TID</dfn>		= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="6007">6007</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_SLEEPING_STA_TX_COUNT" title='IWM_STA_MODIFY_SLEEPING_STA_TX_COUNT' data-ref="IWM_STA_MODIFY_SLEEPING_STA_TX_COUNT" data-ref-filename="IWM_STA_MODIFY_SLEEPING_STA_TX_COUNT">IWM_STA_MODIFY_SLEEPING_STA_TX_COUNT</dfn>	= (<var>1</var> &lt;&lt; <var>5</var>),</td></tr>
<tr><th id="6008">6008</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_PROT_TH" title='IWM_STA_MODIFY_PROT_TH' data-ref="IWM_STA_MODIFY_PROT_TH" data-ref-filename="IWM_STA_MODIFY_PROT_TH">IWM_STA_MODIFY_PROT_TH</dfn>			= (<var>1</var> &lt;&lt; <var>6</var>),</td></tr>
<tr><th id="6009">6009</th><td>	<dfn class="enum" id="IWM_STA_MODIFY_QUEUES" title='IWM_STA_MODIFY_QUEUES' data-ref="IWM_STA_MODIFY_QUEUES" data-ref-filename="IWM_STA_MODIFY_QUEUES">IWM_STA_MODIFY_QUEUES</dfn>			= (<var>1</var> &lt;&lt; <var>7</var>),</td></tr>
<tr><th id="6010">6010</th><td>};</td></tr>
<tr><th id="6011">6011</th><td></td></tr>
<tr><th id="6012">6012</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_MODE_MODIFY" data-ref="_M/IWM_STA_MODE_MODIFY">IWM_STA_MODE_MODIFY</dfn>	1</u></td></tr>
<tr><th id="6013">6013</th><td></td></tr>
<tr><th id="6014">6014</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6015">6015</th><td><i class="doc"> * enum iwm_sta_sleep_flag - type of sleep of the station</i></td></tr>
<tr><th id="6016">6016</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_SLEEP_STATE_AWAKE:</i></td></tr>
<tr><th id="6017">6017</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_SLEEP_STATE_PS_POLL:</i></td></tr>
<tr><th id="6018">6018</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_SLEEP_STATE_UAPSD:</i></td></tr>
<tr><th id="6019">6019</th><td><i class="doc"> *<span class="command"> @IWM</span>_STA_SLEEP_STATE_MOREDATA: set more-data bit on</i></td></tr>
<tr><th id="6020">6020</th><td><i class="doc"> *	(last) released frame</i></td></tr>
<tr><th id="6021">6021</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6022">6022</th><td><b>enum</b> <dfn class="type def" id="iwm_sta_sleep_flag" title='iwm_sta_sleep_flag' data-ref="iwm_sta_sleep_flag" data-ref-filename="iwm_sta_sleep_flag">iwm_sta_sleep_flag</dfn> {</td></tr>
<tr><th id="6023">6023</th><td>	<dfn class="enum" id="IWM_STA_SLEEP_STATE_AWAKE" title='IWM_STA_SLEEP_STATE_AWAKE' data-ref="IWM_STA_SLEEP_STATE_AWAKE" data-ref-filename="IWM_STA_SLEEP_STATE_AWAKE">IWM_STA_SLEEP_STATE_AWAKE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="6024">6024</th><td>	<dfn class="enum" id="IWM_STA_SLEEP_STATE_PS_POLL" title='IWM_STA_SLEEP_STATE_PS_POLL' data-ref="IWM_STA_SLEEP_STATE_PS_POLL" data-ref-filename="IWM_STA_SLEEP_STATE_PS_POLL">IWM_STA_SLEEP_STATE_PS_POLL</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="6025">6025</th><td>	<dfn class="enum" id="IWM_STA_SLEEP_STATE_UAPSD" title='IWM_STA_SLEEP_STATE_UAPSD' data-ref="IWM_STA_SLEEP_STATE_UAPSD" data-ref-filename="IWM_STA_SLEEP_STATE_UAPSD">IWM_STA_SLEEP_STATE_UAPSD</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6026">6026</th><td>	<dfn class="enum" id="IWM_STA_SLEEP_STATE_MOREDATA" title='IWM_STA_SLEEP_STATE_MOREDATA' data-ref="IWM_STA_SLEEP_STATE_MOREDATA" data-ref-filename="IWM_STA_SLEEP_STATE_MOREDATA">IWM_STA_SLEEP_STATE_MOREDATA</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="6027">6027</th><td>};</td></tr>
<tr><th id="6028">6028</th><td></td></tr>
<tr><th id="6029">6029</th><td><i>/* STA ID and color bits definitions */</i></td></tr>
<tr><th id="6030">6030</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_ID_SEED" data-ref="_M/IWM_STA_ID_SEED">IWM_STA_ID_SEED</dfn>		(0x0f)</u></td></tr>
<tr><th id="6031">6031</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_ID_POS" data-ref="_M/IWM_STA_ID_POS">IWM_STA_ID_POS</dfn>		(0)</u></td></tr>
<tr><th id="6032">6032</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_ID_MSK" data-ref="_M/IWM_STA_ID_MSK">IWM_STA_ID_MSK</dfn>		(IWM_STA_ID_SEED &lt;&lt; IWM_STA_ID_POS)</u></td></tr>
<tr><th id="6033">6033</th><td></td></tr>
<tr><th id="6034">6034</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_COLOR_SEED" data-ref="_M/IWM_STA_COLOR_SEED">IWM_STA_COLOR_SEED</dfn>	(0x7)</u></td></tr>
<tr><th id="6035">6035</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_COLOR_POS" data-ref="_M/IWM_STA_COLOR_POS">IWM_STA_COLOR_POS</dfn>	(4)</u></td></tr>
<tr><th id="6036">6036</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_COLOR_MSK" data-ref="_M/IWM_STA_COLOR_MSK">IWM_STA_COLOR_MSK</dfn>	(IWM_STA_COLOR_SEED &lt;&lt; IWM_STA_COLOR_POS)</u></td></tr>
<tr><th id="6037">6037</th><td></td></tr>
<tr><th id="6038">6038</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_ID_N_COLOR_GET_COLOR" data-ref="_M/IWM_STA_ID_N_COLOR_GET_COLOR">IWM_STA_ID_N_COLOR_GET_COLOR</dfn>(id_n_color) \</u></td></tr>
<tr><th id="6039">6039</th><td><u>	(((id_n_color) &amp; IWM_STA_COLOR_MSK) &gt;&gt; IWM_STA_COLOR_POS)</u></td></tr>
<tr><th id="6040">6040</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_ID_N_COLOR_GET_ID" data-ref="_M/IWM_STA_ID_N_COLOR_GET_ID">IWM_STA_ID_N_COLOR_GET_ID</dfn>(id_n_color)    \</u></td></tr>
<tr><th id="6041">6041</th><td><u>	(((id_n_color) &amp; IWM_STA_ID_MSK) &gt;&gt; IWM_STA_ID_POS)</u></td></tr>
<tr><th id="6042">6042</th><td></td></tr>
<tr><th id="6043">6043</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_KEY_MAX_NUM" data-ref="_M/IWM_STA_KEY_MAX_NUM">IWM_STA_KEY_MAX_NUM</dfn> (16)</u></td></tr>
<tr><th id="6044">6044</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_KEY_IDX_INVALID" data-ref="_M/IWM_STA_KEY_IDX_INVALID">IWM_STA_KEY_IDX_INVALID</dfn> (0xff)</u></td></tr>
<tr><th id="6045">6045</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_KEY_MAX_DATA_KEY_NUM" data-ref="_M/IWM_STA_KEY_MAX_DATA_KEY_NUM">IWM_STA_KEY_MAX_DATA_KEY_NUM</dfn> (4)</u></td></tr>
<tr><th id="6046">6046</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_GLOBAL_KEYS" data-ref="_M/IWM_MAX_GLOBAL_KEYS">IWM_MAX_GLOBAL_KEYS</dfn> (4)</u></td></tr>
<tr><th id="6047">6047</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_KEY_LEN_WEP40" data-ref="_M/IWM_STA_KEY_LEN_WEP40">IWM_STA_KEY_LEN_WEP40</dfn> (5)</u></td></tr>
<tr><th id="6048">6048</th><td><u>#define <dfn class="macro" id="_M/IWM_STA_KEY_LEN_WEP104" data-ref="_M/IWM_STA_KEY_LEN_WEP104">IWM_STA_KEY_LEN_WEP104</dfn> (13)</u></td></tr>
<tr><th id="6049">6049</th><td></td></tr>
<tr><th id="6050">6050</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6051">6051</th><td><i class="doc"> * struct iwm_keyinfo - key information</i></td></tr>
<tr><th id="6052">6052</th><td><i class="doc"> *<span class="command"> @key</span>_flags: type %iwm_sta_key_flag</i></td></tr>
<tr><th id="6053">6053</th><td><i class="doc"> *<span class="command"> @tkip</span>_rx_tsc_byte2: TSC[2] for key mix ph1 detection</i></td></tr>
<tr><th id="6054">6054</th><td><i class="doc"> *<span class="command"> @tkip</span>_rx_ttak: 10-byte unicast TKIP TTAK for Rx</i></td></tr>
<tr><th id="6055">6055</th><td><i class="doc"> *<span class="command"> @key</span>_offset: key offset in the fw's key table</i></td></tr>
<tr><th id="6056">6056</th><td><i class="doc"> *<span class="command"> @key</span>: 16-byte unicast decryption key</i></td></tr>
<tr><th id="6057">6057</th><td><i class="doc"> *<span class="command"> @tx</span>_secur_seq_cnt: initial RSC / PN needed for replay check</i></td></tr>
<tr><th id="6058">6058</th><td><i class="doc"> *<span class="command"> @hw</span>_tkip_mic_rx_key: byte: MIC Rx Key - used for TKIP only</i></td></tr>
<tr><th id="6059">6059</th><td><i class="doc"> *<span class="command"> @hw</span>_tkip_mic_tx_key: byte: MIC Tx Key - used for TKIP only</i></td></tr>
<tr><th id="6060">6060</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6061">6061</th><td><b>struct</b> <dfn class="type def" id="iwm_keyinfo" title='iwm_keyinfo' data-ref="iwm_keyinfo" data-ref-filename="iwm_keyinfo">iwm_keyinfo</dfn> {</td></tr>
<tr><th id="6062">6062</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_keyinfo::key_flags" title='iwm_keyinfo::key_flags' data-ref="iwm_keyinfo::key_flags" data-ref-filename="iwm_keyinfo..key_flags">key_flags</dfn>;</td></tr>
<tr><th id="6063">6063</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_keyinfo::tkip_rx_tsc_byte2" title='iwm_keyinfo::tkip_rx_tsc_byte2' data-ref="iwm_keyinfo::tkip_rx_tsc_byte2" data-ref-filename="iwm_keyinfo..tkip_rx_tsc_byte2">tkip_rx_tsc_byte2</dfn>;</td></tr>
<tr><th id="6064">6064</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_keyinfo::reserved1" title='iwm_keyinfo::reserved1' data-ref="iwm_keyinfo::reserved1" data-ref-filename="iwm_keyinfo..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="6065">6065</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_keyinfo::tkip_rx_ttak" title='iwm_keyinfo::tkip_rx_ttak' data-ref="iwm_keyinfo::tkip_rx_ttak" data-ref-filename="iwm_keyinfo..tkip_rx_ttak">tkip_rx_ttak</dfn>[<var>5</var>];</td></tr>
<tr><th id="6066">6066</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_keyinfo::key_offset" title='iwm_keyinfo::key_offset' data-ref="iwm_keyinfo::key_offset" data-ref-filename="iwm_keyinfo..key_offset">key_offset</dfn>;</td></tr>
<tr><th id="6067">6067</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_keyinfo::reserved2" title='iwm_keyinfo::reserved2' data-ref="iwm_keyinfo::reserved2" data-ref-filename="iwm_keyinfo..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="6068">6068</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_keyinfo::key" title='iwm_keyinfo::key' data-ref="iwm_keyinfo::key" data-ref-filename="iwm_keyinfo..key">key</dfn>[<var>16</var>];</td></tr>
<tr><th id="6069">6069</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_keyinfo::tx_secur_seq_cnt" title='iwm_keyinfo::tx_secur_seq_cnt' data-ref="iwm_keyinfo::tx_secur_seq_cnt" data-ref-filename="iwm_keyinfo..tx_secur_seq_cnt">tx_secur_seq_cnt</dfn>;</td></tr>
<tr><th id="6070">6070</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_keyinfo::hw_tkip_mic_rx_key" title='iwm_keyinfo::hw_tkip_mic_rx_key' data-ref="iwm_keyinfo::hw_tkip_mic_rx_key" data-ref-filename="iwm_keyinfo..hw_tkip_mic_rx_key">hw_tkip_mic_rx_key</dfn>;</td></tr>
<tr><th id="6071">6071</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_keyinfo::hw_tkip_mic_tx_key" title='iwm_keyinfo::hw_tkip_mic_tx_key' data-ref="iwm_keyinfo::hw_tkip_mic_tx_key" data-ref-filename="iwm_keyinfo..hw_tkip_mic_tx_key">hw_tkip_mic_tx_key</dfn>;</td></tr>
<tr><th id="6072">6072</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6073">6073</th><td></td></tr>
<tr><th id="6074">6074</th><td><u>#define <dfn class="macro" id="_M/IWM_ADD_STA_STATUS_MASK" data-ref="_M/IWM_ADD_STA_STATUS_MASK">IWM_ADD_STA_STATUS_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="6075">6075</th><td><u>#define <dfn class="macro" id="_M/IWM_ADD_STA_BAID_VALID_MASK" data-ref="_M/IWM_ADD_STA_BAID_VALID_MASK">IWM_ADD_STA_BAID_VALID_MASK</dfn>	0x8000</u></td></tr>
<tr><th id="6076">6076</th><td><u>#define <dfn class="macro" id="_M/IWM_ADD_STA_BAID_MASK" data-ref="_M/IWM_ADD_STA_BAID_MASK">IWM_ADD_STA_BAID_MASK</dfn>		0x7F00</u></td></tr>
<tr><th id="6077">6077</th><td><u>#define <dfn class="macro" id="_M/IWM_ADD_STA_BAID_SHIFT" data-ref="_M/IWM_ADD_STA_BAID_SHIFT">IWM_ADD_STA_BAID_SHIFT</dfn>		8</u></td></tr>
<tr><th id="6078">6078</th><td></td></tr>
<tr><th id="6079">6079</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6080">6080</th><td><i class="doc"> * struct iwm_add_sta_cmd_v7 - Add/modify a station in the fw's sta table.</i></td></tr>
<tr><th id="6081">6081</th><td><i class="doc"> * ( REPLY_ADD_STA = 0x18 )</i></td></tr>
<tr><th id="6082">6082</th><td><i class="doc"> *<span class="command"> @add</span>_modify: 1: modify existing, 0: add new station</i></td></tr>
<tr><th id="6083">6083</th><td><i class="doc"> *<span class="command"> @awake</span>_acs:</i></td></tr>
<tr><th id="6084">6084</th><td><i class="doc"> *<span class="command"> @tid</span>_disable_tx: is tid BIT(tid) enabled for Tx. Clear BIT(x) to enable</i></td></tr>
<tr><th id="6085">6085</th><td><i class="doc"> *	AMPDU for tid x. Set %IWM_STA_MODIFY_TID_DISABLE_TX to change this field.</i></td></tr>
<tr><th id="6086">6086</th><td><i class="doc"> * <span class="command">@mac</span><span class="verb">_id_n_color: the Mac context this station belongs to</span></i></td></tr>
<tr><th id="6087">6087</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @addr[ETHER_ADDR_LEN]: station's MAC address</span></i></td></tr>
<tr><th id="6088">6088</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @sta_id: index of station in uCode's station table</span></i></td></tr>
<tr><th id="6089">6089</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @modify_mask: IWM_STA_MODIFY_*, selects which parameters to modify vs. leave</span></i></td></tr>
<tr><th id="6090">6090</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	alone. 1 - modify, 0 - don't change.</span></i></td></tr>
<tr><th id="6091">6091</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @station_flags: look at %iwm_sta_flags</span></i></td></tr>
<tr><th id="6092">6092</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @station_flags_msk: what of %station_flags have changed</span></i></td></tr>
<tr><th id="6093">6093</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @add_immediate_ba_tid: tid for which to add block-ack support (Rx)</span></i></td></tr>
<tr><th id="6094">6094</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	Set %IWM_STA_MODIFY_ADD_BA_TID to use this field, and also set</span></i></td></tr>
<tr><th id="6095">6095</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	add_immediate_ba_ssn.</span></i></td></tr>
<tr><th id="6096">6096</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @remove_immediate_ba_tid: tid for which to remove block-ack support (Rx)</span></i></td></tr>
<tr><th id="6097">6097</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	Set %IWM_STA_MODIFY_REMOVE_BA_TID to use this field</span></i></td></tr>
<tr><th id="6098">6098</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @add_immediate_ba_ssn: ssn for the Rx block-ack session. Used together with</span></i></td></tr>
<tr><th id="6099">6099</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	add_immediate_ba_tid.</span></i></td></tr>
<tr><th id="6100">6100</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @sleep_tx_count: number of packets to transmit to station even though it is</span></i></td></tr>
<tr><th id="6101">6101</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	asleep. Used to synchronise PS-poll and u-APSD responses while ucode</span></i></td></tr>
<tr><th id="6102">6102</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	keeps track of STA sleep state.</span></i></td></tr>
<tr><th id="6103">6103</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @sleep_state_flags: Look at %iwm_sta_sleep_flag.</span></i></td></tr>
<tr><th id="6104">6104</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @assoc_id: assoc_id to be sent in VHT PLCP (9-bit), for grp use 0, for AP</span></i></td></tr>
<tr><th id="6105">6105</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	mac-addr.</span></i></td></tr>
<tr><th id="6106">6106</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @beamform_flags: beam forming controls</span></i></td></tr>
<tr><th id="6107">6107</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @tfd_queue_msk: tfd queues used by this station</span></i></td></tr>
<tr><th id="6108">6108</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="6109">6109</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> The device contains an internal table of per-station information, with info</span></i></td></tr>
<tr><th id="6110">6110</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> on security keys, aggregation parameters, and Tx rates for initial Tx</span></i></td></tr>
<tr><th id="6111">6111</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> attempt and any retries (set by IWM_REPLY_TX_LINK_QUALITY_CMD).</span></i></td></tr>
<tr><th id="6112">6112</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="6113">6113</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> ADD_STA sets up the table entry for one station, either creating a new</span></i></td></tr>
<tr><th id="6114">6114</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> entry, or modifying a pre-existing one.</span></i></td></tr>
<tr><th id="6115">6115</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6116">6116</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_add_sta_cmd_v7" title='iwm_add_sta_cmd_v7' data-ref="iwm_add_sta_cmd_v7" data-ref-filename="iwm_add_sta_cmd_v7">iwm_add_sta_cmd_v7</dfn> {</td></tr>
<tr><th id="6117">6117</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::add_modify" title='iwm_add_sta_cmd_v7::add_modify' data-ref="iwm_add_sta_cmd_v7::add_modify" data-ref-filename="iwm_add_sta_cmd_v7..add_modify">add_modify</dfn>;</td></tr>
<tr><th id="6118">6118</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::awake_acs" title='iwm_add_sta_cmd_v7::awake_acs' data-ref="iwm_add_sta_cmd_v7::awake_acs" data-ref-filename="iwm_add_sta_cmd_v7..awake_acs">awake_acs</dfn>;</td></tr>
<tr><th id="6119">6119</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::tid_disable_tx" title='iwm_add_sta_cmd_v7::tid_disable_tx' data-ref="iwm_add_sta_cmd_v7::tid_disable_tx" data-ref-filename="iwm_add_sta_cmd_v7..tid_disable_tx">tid_disable_tx</dfn>;</td></tr>
<tr><th id="6120">6120</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::mac_id_n_color" title='iwm_add_sta_cmd_v7::mac_id_n_color' data-ref="iwm_add_sta_cmd_v7::mac_id_n_color" data-ref-filename="iwm_add_sta_cmd_v7..mac_id_n_color">mac_id_n_color</dfn>;</td></tr>
<tr><th id="6121">6121</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::addr" title='iwm_add_sta_cmd_v7::addr' data-ref="iwm_add_sta_cmd_v7::addr" data-ref-filename="iwm_add_sta_cmd_v7..addr">addr</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];	<i>/* _STA_ID_MODIFY_INFO_API_S_VER_1 */</i></td></tr>
<tr><th id="6122">6122</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::reserved2" title='iwm_add_sta_cmd_v7::reserved2' data-ref="iwm_add_sta_cmd_v7::reserved2" data-ref-filename="iwm_add_sta_cmd_v7..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="6123">6123</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::sta_id" title='iwm_add_sta_cmd_v7::sta_id' data-ref="iwm_add_sta_cmd_v7::sta_id" data-ref-filename="iwm_add_sta_cmd_v7..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="6124">6124</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::modify_mask" title='iwm_add_sta_cmd_v7::modify_mask' data-ref="iwm_add_sta_cmd_v7::modify_mask" data-ref-filename="iwm_add_sta_cmd_v7..modify_mask">modify_mask</dfn>;</td></tr>
<tr><th id="6125">6125</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::reserved3" title='iwm_add_sta_cmd_v7::reserved3' data-ref="iwm_add_sta_cmd_v7::reserved3" data-ref-filename="iwm_add_sta_cmd_v7..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="6126">6126</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::station_flags" title='iwm_add_sta_cmd_v7::station_flags' data-ref="iwm_add_sta_cmd_v7::station_flags" data-ref-filename="iwm_add_sta_cmd_v7..station_flags">station_flags</dfn>;</td></tr>
<tr><th id="6127">6127</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::station_flags_msk" title='iwm_add_sta_cmd_v7::station_flags_msk' data-ref="iwm_add_sta_cmd_v7::station_flags_msk" data-ref-filename="iwm_add_sta_cmd_v7..station_flags_msk">station_flags_msk</dfn>;</td></tr>
<tr><th id="6128">6128</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::add_immediate_ba_tid" title='iwm_add_sta_cmd_v7::add_immediate_ba_tid' data-ref="iwm_add_sta_cmd_v7::add_immediate_ba_tid" data-ref-filename="iwm_add_sta_cmd_v7..add_immediate_ba_tid">add_immediate_ba_tid</dfn>;</td></tr>
<tr><th id="6129">6129</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::remove_immediate_ba_tid" title='iwm_add_sta_cmd_v7::remove_immediate_ba_tid' data-ref="iwm_add_sta_cmd_v7::remove_immediate_ba_tid" data-ref-filename="iwm_add_sta_cmd_v7..remove_immediate_ba_tid">remove_immediate_ba_tid</dfn>;</td></tr>
<tr><th id="6130">6130</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::add_immediate_ba_ssn" title='iwm_add_sta_cmd_v7::add_immediate_ba_ssn' data-ref="iwm_add_sta_cmd_v7::add_immediate_ba_ssn" data-ref-filename="iwm_add_sta_cmd_v7..add_immediate_ba_ssn">add_immediate_ba_ssn</dfn>;</td></tr>
<tr><th id="6131">6131</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::sleep_tx_count" title='iwm_add_sta_cmd_v7::sleep_tx_count' data-ref="iwm_add_sta_cmd_v7::sleep_tx_count" data-ref-filename="iwm_add_sta_cmd_v7..sleep_tx_count">sleep_tx_count</dfn>;</td></tr>
<tr><th id="6132">6132</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::sleep_state_flags" title='iwm_add_sta_cmd_v7::sleep_state_flags' data-ref="iwm_add_sta_cmd_v7::sleep_state_flags" data-ref-filename="iwm_add_sta_cmd_v7..sleep_state_flags">sleep_state_flags</dfn>;</td></tr>
<tr><th id="6133">6133</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::assoc_id" title='iwm_add_sta_cmd_v7::assoc_id' data-ref="iwm_add_sta_cmd_v7::assoc_id" data-ref-filename="iwm_add_sta_cmd_v7..assoc_id">assoc_id</dfn>;</td></tr>
<tr><th id="6134">6134</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::beamform_flags" title='iwm_add_sta_cmd_v7::beamform_flags' data-ref="iwm_add_sta_cmd_v7::beamform_flags" data-ref-filename="iwm_add_sta_cmd_v7..beamform_flags">beamform_flags</dfn>;</td></tr>
<tr><th id="6135">6135</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_add_sta_cmd_v7::tfd_queue_msk" title='iwm_add_sta_cmd_v7::tfd_queue_msk' data-ref="iwm_add_sta_cmd_v7::tfd_queue_msk" data-ref-filename="iwm_add_sta_cmd_v7..tfd_queue_msk">tfd_queue_msk</dfn>;</td></tr>
<tr><th id="6136">6136</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* ADD_STA_CMD_API_S_VER_7 */</i></td></tr>
<tr><th id="6137">6137</th><td></td></tr>
<tr><th id="6138">6138</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6139">6139</th><td><i class="doc"> * struct iwm_add_sta_key_cmd - add/modify sta key</i></td></tr>
<tr><th id="6140">6140</th><td><i class="doc"> * ( IWM_REPLY_ADD_STA_KEY = 0x17 )</i></td></tr>
<tr><th id="6141">6141</th><td><i class="doc"> * <span class="command">@st</span>a_id: index of station in uCode's station table</i></td></tr>
<tr><th id="6142">6142</th><td><i class="doc"> *<span class="command"> @key</span>_offset: key offset in key storage</i></td></tr>
<tr><th id="6143">6143</th><td><i class="doc"> *<span class="command"> @key</span>_flags: type %iwm_sta_key_flag</i></td></tr>
<tr><th id="6144">6144</th><td><i class="doc"> *<span class="command"> @key</span>: key material data</i></td></tr>
<tr><th id="6145">6145</th><td><i class="doc"> *<span class="command"> @key2</span>: key material data</i></td></tr>
<tr><th id="6146">6146</th><td><i class="doc"> *<span class="command"> @rx</span>_secur_seq_cnt: RX security sequence counter for the key</i></td></tr>
<tr><th id="6147">6147</th><td><i class="doc"> *<span class="command"> @tkip</span>_rx_tsc_byte2: TSC[2] for key mix ph1 detection</i></td></tr>
<tr><th id="6148">6148</th><td><i class="doc"> *<span class="command"> @tkip</span>_rx_ttak: 10-byte unicast TKIP TTAK for Rx</i></td></tr>
<tr><th id="6149">6149</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6150">6150</th><td><b>struct</b> <dfn class="type def" id="iwm_add_sta_key_cmd" title='iwm_add_sta_key_cmd' data-ref="iwm_add_sta_key_cmd" data-ref-filename="iwm_add_sta_key_cmd">iwm_add_sta_key_cmd</dfn> {</td></tr>
<tr><th id="6151">6151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::sta_id" title='iwm_add_sta_key_cmd::sta_id' data-ref="iwm_add_sta_key_cmd::sta_id" data-ref-filename="iwm_add_sta_key_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="6152">6152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::key_offset" title='iwm_add_sta_key_cmd::key_offset' data-ref="iwm_add_sta_key_cmd::key_offset" data-ref-filename="iwm_add_sta_key_cmd..key_offset">key_offset</dfn>;</td></tr>
<tr><th id="6153">6153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::key_flags" title='iwm_add_sta_key_cmd::key_flags' data-ref="iwm_add_sta_key_cmd::key_flags" data-ref-filename="iwm_add_sta_key_cmd..key_flags">key_flags</dfn>;</td></tr>
<tr><th id="6154">6154</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::key" title='iwm_add_sta_key_cmd::key' data-ref="iwm_add_sta_key_cmd::key" data-ref-filename="iwm_add_sta_key_cmd..key">key</dfn>[<var>16</var>];</td></tr>
<tr><th id="6155">6155</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::key2" title='iwm_add_sta_key_cmd::key2' data-ref="iwm_add_sta_key_cmd::key2" data-ref-filename="iwm_add_sta_key_cmd..key2">key2</dfn>[<var>16</var>];</td></tr>
<tr><th id="6156">6156</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::rx_secur_seq_cnt" title='iwm_add_sta_key_cmd::rx_secur_seq_cnt' data-ref="iwm_add_sta_key_cmd::rx_secur_seq_cnt" data-ref-filename="iwm_add_sta_key_cmd..rx_secur_seq_cnt">rx_secur_seq_cnt</dfn>[<var>16</var>];</td></tr>
<tr><th id="6157">6157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::tkip_rx_tsc_byte2" title='iwm_add_sta_key_cmd::tkip_rx_tsc_byte2' data-ref="iwm_add_sta_key_cmd::tkip_rx_tsc_byte2" data-ref-filename="iwm_add_sta_key_cmd..tkip_rx_tsc_byte2">tkip_rx_tsc_byte2</dfn>;</td></tr>
<tr><th id="6158">6158</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::reserved" title='iwm_add_sta_key_cmd::reserved' data-ref="iwm_add_sta_key_cmd::reserved" data-ref-filename="iwm_add_sta_key_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="6159">6159</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_add_sta_key_cmd::tkip_rx_ttak" title='iwm_add_sta_key_cmd::tkip_rx_ttak' data-ref="iwm_add_sta_key_cmd::tkip_rx_ttak" data-ref-filename="iwm_add_sta_key_cmd..tkip_rx_ttak">tkip_rx_ttak</dfn>[<var>5</var>];</td></tr>
<tr><th id="6160">6160</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_ADD_MODIFY_STA_KEY_API_S_VER_1 */</i></td></tr>
<tr><th id="6161">6161</th><td></td></tr>
<tr><th id="6162">6162</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6163">6163</th><td><i class="doc"> * enum iwm_mvm_add_sta_rsp_status - status in the response to ADD_STA command</i></td></tr>
<tr><th id="6164">6164</th><td><i class="doc"> *<span class="command"> @IWM</span>_ADD_STA_SUCCESS: operation was executed successfully</i></td></tr>
<tr><th id="6165">6165</th><td><i class="doc"> *<span class="command"> @IWM</span>_ADD_STA_STATIONS_OVERLOAD: no room left in the fw's station table</i></td></tr>
<tr><th id="6166">6166</th><td><i class="doc"> *<span class="command"> @IWM</span>_ADD_STA_IMMEDIATE_BA_FAILURE: can't add Rx block ack session</i></td></tr>
<tr><th id="6167">6167</th><td><i class="doc"> *<span class="command"> @IWM</span>_ADD_STA_MODIFY_NON_EXISTING_STA: driver requested to modify a station</i></td></tr>
<tr><th id="6168">6168</th><td><i class="doc"> *	that doesn't exist.</i></td></tr>
<tr><th id="6169">6169</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6170">6170</th><td><b>enum</b> <dfn class="type def" id="iwm_mvm_add_sta_rsp_status" title='iwm_mvm_add_sta_rsp_status' data-ref="iwm_mvm_add_sta_rsp_status" data-ref-filename="iwm_mvm_add_sta_rsp_status">iwm_mvm_add_sta_rsp_status</dfn> {</td></tr>
<tr><th id="6171">6171</th><td>	<dfn class="enum" id="IWM_ADD_STA_SUCCESS" title='IWM_ADD_STA_SUCCESS' data-ref="IWM_ADD_STA_SUCCESS" data-ref-filename="IWM_ADD_STA_SUCCESS">IWM_ADD_STA_SUCCESS</dfn>			= <var>0x1</var>,</td></tr>
<tr><th id="6172">6172</th><td>	<dfn class="enum" id="IWM_ADD_STA_STATIONS_OVERLOAD" title='IWM_ADD_STA_STATIONS_OVERLOAD' data-ref="IWM_ADD_STA_STATIONS_OVERLOAD" data-ref-filename="IWM_ADD_STA_STATIONS_OVERLOAD">IWM_ADD_STA_STATIONS_OVERLOAD</dfn>		= <var>0x2</var>,</td></tr>
<tr><th id="6173">6173</th><td>	<dfn class="enum" id="IWM_ADD_STA_IMMEDIATE_BA_FAILURE" title='IWM_ADD_STA_IMMEDIATE_BA_FAILURE' data-ref="IWM_ADD_STA_IMMEDIATE_BA_FAILURE" data-ref-filename="IWM_ADD_STA_IMMEDIATE_BA_FAILURE">IWM_ADD_STA_IMMEDIATE_BA_FAILURE</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="6174">6174</th><td>	<dfn class="enum" id="IWM_ADD_STA_MODIFY_NON_EXISTING_STA" title='IWM_ADD_STA_MODIFY_NON_EXISTING_STA' data-ref="IWM_ADD_STA_MODIFY_NON_EXISTING_STA" data-ref-filename="IWM_ADD_STA_MODIFY_NON_EXISTING_STA">IWM_ADD_STA_MODIFY_NON_EXISTING_STA</dfn>	= <var>0x8</var>,</td></tr>
<tr><th id="6175">6175</th><td>};</td></tr>
<tr><th id="6176">6176</th><td></td></tr>
<tr><th id="6177">6177</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6178">6178</th><td><i class="doc"> * struct iwm_rm_sta_cmd - Add / modify a station in the fw's station table</i></td></tr>
<tr><th id="6179">6179</th><td><i class="doc"> * ( IWM_REMOVE_STA = 0x19 )</i></td></tr>
<tr><th id="6180">6180</th><td><i class="doc"> * <span class="command">@st</span>a_id: the station id of the station to be removed</i></td></tr>
<tr><th id="6181">6181</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6182">6182</th><td><b>struct</b> <dfn class="type def" id="iwm_rm_sta_cmd" title='iwm_rm_sta_cmd' data-ref="iwm_rm_sta_cmd" data-ref-filename="iwm_rm_sta_cmd">iwm_rm_sta_cmd</dfn> {</td></tr>
<tr><th id="6183">6183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rm_sta_cmd::sta_id" title='iwm_rm_sta_cmd::sta_id' data-ref="iwm_rm_sta_cmd::sta_id" data-ref-filename="iwm_rm_sta_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="6184">6184</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rm_sta_cmd::reserved" title='iwm_rm_sta_cmd::reserved' data-ref="iwm_rm_sta_cmd::reserved" data-ref-filename="iwm_rm_sta_cmd..reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="6185">6185</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* IWM_REMOVE_STA_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="6186">6186</th><td></td></tr>
<tr><th id="6187">6187</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6188">6188</th><td><i class="doc"> * struct iwm_mgmt_mcast_key_cmd</i></td></tr>
<tr><th id="6189">6189</th><td><i class="doc"> * ( IWM_MGMT_MCAST_KEY = 0x1f )</i></td></tr>
<tr><th id="6190">6190</th><td><i class="doc"> *<span class="command"> @ctrl</span>_flags: %iwm_sta_key_flag</i></td></tr>
<tr><th id="6191">6191</th><td><i class="doc"> *<span class="command"> @IGTK</span>:</i></td></tr>
<tr><th id="6192">6192</th><td><i class="doc"> *<span class="command"> @K1</span>: IGTK master key</i></td></tr>
<tr><th id="6193">6193</th><td><i class="doc"> *<span class="command"> @K2</span>: IGTK sub key</i></td></tr>
<tr><th id="6194">6194</th><td><i class="doc"> * <span class="command">@st</span>a_id: station ID that support IGTK</i></td></tr>
<tr><th id="6195">6195</th><td><i class="doc"> *<span class="command"> @key</span>_id:</i></td></tr>
<tr><th id="6196">6196</th><td><i class="doc"> *<span class="command"> @receive</span>_seq_cnt: initial RSC/PN needed for replay check</i></td></tr>
<tr><th id="6197">6197</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6198">6198</th><td><b>struct</b> <dfn class="type def" id="iwm_mgmt_mcast_key_cmd" title='iwm_mgmt_mcast_key_cmd' data-ref="iwm_mgmt_mcast_key_cmd" data-ref-filename="iwm_mgmt_mcast_key_cmd">iwm_mgmt_mcast_key_cmd</dfn> {</td></tr>
<tr><th id="6199">6199</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::ctrl_flags" title='iwm_mgmt_mcast_key_cmd::ctrl_flags' data-ref="iwm_mgmt_mcast_key_cmd::ctrl_flags" data-ref-filename="iwm_mgmt_mcast_key_cmd..ctrl_flags">ctrl_flags</dfn>;</td></tr>
<tr><th id="6200">6200</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::IGTK" title='iwm_mgmt_mcast_key_cmd::IGTK' data-ref="iwm_mgmt_mcast_key_cmd::IGTK" data-ref-filename="iwm_mgmt_mcast_key_cmd..IGTK">IGTK</dfn>[<var>16</var>];</td></tr>
<tr><th id="6201">6201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::K1" title='iwm_mgmt_mcast_key_cmd::K1' data-ref="iwm_mgmt_mcast_key_cmd::K1" data-ref-filename="iwm_mgmt_mcast_key_cmd..K1">K1</dfn>[<var>16</var>];</td></tr>
<tr><th id="6202">6202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::K2" title='iwm_mgmt_mcast_key_cmd::K2' data-ref="iwm_mgmt_mcast_key_cmd::K2" data-ref-filename="iwm_mgmt_mcast_key_cmd..K2">K2</dfn>[<var>16</var>];</td></tr>
<tr><th id="6203">6203</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::key_id" title='iwm_mgmt_mcast_key_cmd::key_id' data-ref="iwm_mgmt_mcast_key_cmd::key_id" data-ref-filename="iwm_mgmt_mcast_key_cmd..key_id">key_id</dfn>;</td></tr>
<tr><th id="6204">6204</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::sta_id" title='iwm_mgmt_mcast_key_cmd::sta_id' data-ref="iwm_mgmt_mcast_key_cmd::sta_id" data-ref-filename="iwm_mgmt_mcast_key_cmd..sta_id">sta_id</dfn>;</td></tr>
<tr><th id="6205">6205</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="iwm_mgmt_mcast_key_cmd::receive_seq_cnt" title='iwm_mgmt_mcast_key_cmd::receive_seq_cnt' data-ref="iwm_mgmt_mcast_key_cmd::receive_seq_cnt" data-ref-filename="iwm_mgmt_mcast_key_cmd..receive_seq_cnt">receive_seq_cnt</dfn>;</td></tr>
<tr><th id="6206">6206</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SEC_MGMT_MULTICAST_KEY_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="6207">6207</th><td></td></tr>
<tr><th id="6208">6208</th><td><b>struct</b> <dfn class="type def" id="iwm_wep_key" title='iwm_wep_key' data-ref="iwm_wep_key" data-ref-filename="iwm_wep_key">iwm_wep_key</dfn> {</td></tr>
<tr><th id="6209">6209</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key::key_index" title='iwm_wep_key::key_index' data-ref="iwm_wep_key::key_index" data-ref-filename="iwm_wep_key..key_index">key_index</dfn>;</td></tr>
<tr><th id="6210">6210</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key::key_offset" title='iwm_wep_key::key_offset' data-ref="iwm_wep_key::key_offset" data-ref-filename="iwm_wep_key..key_offset">key_offset</dfn>;</td></tr>
<tr><th id="6211">6211</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_wep_key::reserved1" title='iwm_wep_key::reserved1' data-ref="iwm_wep_key::reserved1" data-ref-filename="iwm_wep_key..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="6212">6212</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key::key_size" title='iwm_wep_key::key_size' data-ref="iwm_wep_key::key_size" data-ref-filename="iwm_wep_key..key_size">key_size</dfn>;</td></tr>
<tr><th id="6213">6213</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key::reserved2" title='iwm_wep_key::reserved2' data-ref="iwm_wep_key::reserved2" data-ref-filename="iwm_wep_key..reserved2">reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="6214">6214</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key::key" title='iwm_wep_key::key' data-ref="iwm_wep_key::key" data-ref-filename="iwm_wep_key..key">key</dfn>[<var>16</var>];</td></tr>
<tr><th id="6215">6215</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6216">6216</th><td></td></tr>
<tr><th id="6217">6217</th><td><b>struct</b> <dfn class="type def" id="iwm_wep_key_cmd" title='iwm_wep_key_cmd' data-ref="iwm_wep_key_cmd" data-ref-filename="iwm_wep_key_cmd">iwm_wep_key_cmd</dfn> {</td></tr>
<tr><th id="6218">6218</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_wep_key_cmd::mac_id_n_color" title='iwm_wep_key_cmd::mac_id_n_color' data-ref="iwm_wep_key_cmd::mac_id_n_color" data-ref-filename="iwm_wep_key_cmd..mac_id_n_color">mac_id_n_color</dfn>;</td></tr>
<tr><th id="6219">6219</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key_cmd::num_keys" title='iwm_wep_key_cmd::num_keys' data-ref="iwm_wep_key_cmd::num_keys" data-ref-filename="iwm_wep_key_cmd..num_keys">num_keys</dfn>;</td></tr>
<tr><th id="6220">6220</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key_cmd::decryption_type" title='iwm_wep_key_cmd::decryption_type' data-ref="iwm_wep_key_cmd::decryption_type" data-ref-filename="iwm_wep_key_cmd..decryption_type">decryption_type</dfn>;</td></tr>
<tr><th id="6221">6221</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key_cmd::flags" title='iwm_wep_key_cmd::flags' data-ref="iwm_wep_key_cmd::flags" data-ref-filename="iwm_wep_key_cmd..flags">flags</dfn>;</td></tr>
<tr><th id="6222">6222</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_wep_key_cmd::reserved" title='iwm_wep_key_cmd::reserved' data-ref="iwm_wep_key_cmd::reserved" data-ref-filename="iwm_wep_key_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="6223">6223</th><td>	<b>struct</b> <a class="type" href="#iwm_wep_key" title='iwm_wep_key' data-ref="iwm_wep_key" data-ref-filename="iwm_wep_key">iwm_wep_key</a> <dfn class="decl field" id="iwm_wep_key_cmd::wep_key" title='iwm_wep_key_cmd::wep_key' data-ref="iwm_wep_key_cmd::wep_key" data-ref-filename="iwm_wep_key_cmd..wep_key">wep_key</dfn>[<var>0</var>];</td></tr>
<tr><th id="6224">6224</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* SEC_CURR_WEP_KEY_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="6225">6225</th><td></td></tr>
<tr><th id="6226">6226</th><td><i>/*</i></td></tr>
<tr><th id="6227">6227</th><td><i> * BT coex</i></td></tr>
<tr><th id="6228">6228</th><td><i> */</i></td></tr>
<tr><th id="6229">6229</th><td></td></tr>
<tr><th id="6230">6230</th><td><b>enum</b> <dfn class="type def" id="iwm_bt_coex_mode" title='iwm_bt_coex_mode' data-ref="iwm_bt_coex_mode" data-ref-filename="iwm_bt_coex_mode">iwm_bt_coex_mode</dfn> {</td></tr>
<tr><th id="6231">6231</th><td>	<dfn class="enum" id="IWM_BT_COEX_DISABLE" title='IWM_BT_COEX_DISABLE' data-ref="IWM_BT_COEX_DISABLE" data-ref-filename="IWM_BT_COEX_DISABLE">IWM_BT_COEX_DISABLE</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="6232">6232</th><td>	<dfn class="enum" id="IWM_BT_COEX_NW" title='IWM_BT_COEX_NW' data-ref="IWM_BT_COEX_NW" data-ref-filename="IWM_BT_COEX_NW">IWM_BT_COEX_NW</dfn>			= <var>0x1</var>,</td></tr>
<tr><th id="6233">6233</th><td>	<dfn class="enum" id="IWM_BT_COEX_BT" title='IWM_BT_COEX_BT' data-ref="IWM_BT_COEX_BT" data-ref-filename="IWM_BT_COEX_BT">IWM_BT_COEX_BT</dfn>			= <var>0x2</var>,</td></tr>
<tr><th id="6234">6234</th><td>	<dfn class="enum" id="IWM_BT_COEX_WIFI" title='IWM_BT_COEX_WIFI' data-ref="IWM_BT_COEX_WIFI" data-ref-filename="IWM_BT_COEX_WIFI">IWM_BT_COEX_WIFI</dfn>		= <var>0x3</var>,</td></tr>
<tr><th id="6235">6235</th><td>}; <i>/* BT_COEX_MODES_E */</i></td></tr>
<tr><th id="6236">6236</th><td></td></tr>
<tr><th id="6237">6237</th><td><b>enum</b> <dfn class="type def" id="iwm_bt_coex_enabled_modules" title='iwm_bt_coex_enabled_modules' data-ref="iwm_bt_coex_enabled_modules" data-ref-filename="iwm_bt_coex_enabled_modules">iwm_bt_coex_enabled_modules</dfn> {</td></tr>
<tr><th id="6238">6238</th><td>	<dfn class="enum" id="IWM_BT_COEX_MPLUT_ENABLED" title='IWM_BT_COEX_MPLUT_ENABLED' data-ref="IWM_BT_COEX_MPLUT_ENABLED" data-ref-filename="IWM_BT_COEX_MPLUT_ENABLED">IWM_BT_COEX_MPLUT_ENABLED</dfn>	= (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="6239">6239</th><td>	<dfn class="enum" id="IWM_BT_COEX_MPLUT_BOOST_ENABLED" title='IWM_BT_COEX_MPLUT_BOOST_ENABLED' data-ref="IWM_BT_COEX_MPLUT_BOOST_ENABLED" data-ref-filename="IWM_BT_COEX_MPLUT_BOOST_ENABLED">IWM_BT_COEX_MPLUT_BOOST_ENABLED</dfn>	= (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="6240">6240</th><td>	<dfn class="enum" id="IWM_BT_COEX_SYNC2SCO_ENABLED" title='IWM_BT_COEX_SYNC2SCO_ENABLED' data-ref="IWM_BT_COEX_SYNC2SCO_ENABLED" data-ref-filename="IWM_BT_COEX_SYNC2SCO_ENABLED">IWM_BT_COEX_SYNC2SCO_ENABLED</dfn>	= (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="6241">6241</th><td>	<dfn class="enum" id="IWM_BT_COEX_CORUN_ENABLED" title='IWM_BT_COEX_CORUN_ENABLED' data-ref="IWM_BT_COEX_CORUN_ENABLED" data-ref-filename="IWM_BT_COEX_CORUN_ENABLED">IWM_BT_COEX_CORUN_ENABLED</dfn>	= (<var>1</var> &lt;&lt; <var>3</var>),</td></tr>
<tr><th id="6242">6242</th><td>	<dfn class="enum" id="IWM_BT_COEX_HIGH_BAND_RET" title='IWM_BT_COEX_HIGH_BAND_RET' data-ref="IWM_BT_COEX_HIGH_BAND_RET" data-ref-filename="IWM_BT_COEX_HIGH_BAND_RET">IWM_BT_COEX_HIGH_BAND_RET</dfn>	= (<var>1</var> &lt;&lt; <var>4</var>),</td></tr>
<tr><th id="6243">6243</th><td>}; <i>/* BT_COEX_MODULES_ENABLE_E_VER_1 */</i></td></tr>
<tr><th id="6244">6244</th><td></td></tr>
<tr><th id="6245">6245</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6246">6246</th><td><i class="doc"> * struct iwm_bt_coex_cmd - bt coex configuration command</i></td></tr>
<tr><th id="6247">6247</th><td><i class="doc"> * <span class="command">@mode</span><span class="verb">: enum %iwm_bt_coex_mode</span></i></td></tr>
<tr><th id="6248">6248</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @enabled_modules: enum %iwm_bt_coex_enabled_modules</span></i></td></tr>
<tr><th id="6249">6249</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="6250">6250</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> The structure is used for the BT_COEX command.</span></i></td></tr>
<tr><th id="6251">6251</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6252">6252</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_bt_coex_cmd" title='iwm_bt_coex_cmd' data-ref="iwm_bt_coex_cmd" data-ref-filename="iwm_bt_coex_cmd">iwm_bt_coex_cmd</dfn> {</td></tr>
<tr><th id="6253">6253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_bt_coex_cmd::mode" title='iwm_bt_coex_cmd::mode' data-ref="iwm_bt_coex_cmd::mode" data-ref-filename="iwm_bt_coex_cmd..mode">mode</dfn>;</td></tr>
<tr><th id="6254">6254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_bt_coex_cmd::enabled_modules" title='iwm_bt_coex_cmd::enabled_modules' data-ref="iwm_bt_coex_cmd::enabled_modules" data-ref-filename="iwm_bt_coex_cmd..enabled_modules">enabled_modules</dfn>;</td></tr>
<tr><th id="6255">6255</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* BT_COEX_CMD_API_S_VER_6 */</i></td></tr>
<tr><th id="6256">6256</th><td></td></tr>
<tr><th id="6257">6257</th><td></td></tr>
<tr><th id="6258">6258</th><td><i>/*</i></td></tr>
<tr><th id="6259">6259</th><td><i> * Location Aware Regulatory (LAR) API - MCC updates</i></td></tr>
<tr><th id="6260">6260</th><td><i> */</i></td></tr>
<tr><th id="6261">6261</th><td></td></tr>
<tr><th id="6262">6262</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6263">6263</th><td><i class="doc"> * struct iwm_mcc_update_cmd_v1 - Request the device to update geographic</i></td></tr>
<tr><th id="6264">6264</th><td><i class="doc"> * regulatory profile according to the given MCC (Mobile Country Code).</i></td></tr>
<tr><th id="6265">6265</th><td><i class="doc"> * The MCC is two letter-code, ascii upper case[A-Z] or '00' for world domain.</i></td></tr>
<tr><th id="6266">6266</th><td><i class="doc"> * 'ZZ' MCC will be used to switch to NVM default profile; in this case, the</i></td></tr>
<tr><th id="6267">6267</th><td><i class="doc"> * MCC in the cmd response will be the relevant MCC in the NVM.</i></td></tr>
<tr><th id="6268">6268</th><td><i class="doc"> * <span class="command">@mcc</span><span class="verb">: given mobile country code</span></i></td></tr>
<tr><th id="6269">6269</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @source_id: the source from where we got the MCC, see iwm_mcc_source</span></i></td></tr>
<tr><th id="6270">6270</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @reserved: reserved for alignment</span></i></td></tr>
<tr><th id="6271">6271</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6272">6272</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mcc_update_cmd_v1" title='iwm_mcc_update_cmd_v1' data-ref="iwm_mcc_update_cmd_v1" data-ref-filename="iwm_mcc_update_cmd_v1">iwm_mcc_update_cmd_v1</dfn> {</td></tr>
<tr><th id="6273">6273</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd_v1::mcc" title='iwm_mcc_update_cmd_v1::mcc' data-ref="iwm_mcc_update_cmd_v1::mcc" data-ref-filename="iwm_mcc_update_cmd_v1..mcc">mcc</dfn>;</td></tr>
<tr><th id="6274">6274</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd_v1::source_id" title='iwm_mcc_update_cmd_v1::source_id' data-ref="iwm_mcc_update_cmd_v1::source_id" data-ref-filename="iwm_mcc_update_cmd_v1..source_id">source_id</dfn>;</td></tr>
<tr><th id="6275">6275</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd_v1::reserved" title='iwm_mcc_update_cmd_v1::reserved' data-ref="iwm_mcc_update_cmd_v1::reserved" data-ref-filename="iwm_mcc_update_cmd_v1..reserved">reserved</dfn>;</td></tr>
<tr><th id="6276">6276</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* LAR_UPDATE_MCC_CMD_API_S_VER_1 */</i></td></tr>
<tr><th id="6277">6277</th><td></td></tr>
<tr><th id="6278">6278</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6279">6279</th><td><i class="doc"> * struct iwm_mcc_update_cmd - Request the device to update geographic</i></td></tr>
<tr><th id="6280">6280</th><td><i class="doc"> * regulatory profile according to the given MCC (Mobile Country Code).</i></td></tr>
<tr><th id="6281">6281</th><td><i class="doc"> * The MCC is two letter-code, ascii upper case[A-Z] or '00' for world domain.</i></td></tr>
<tr><th id="6282">6282</th><td><i class="doc"> * 'ZZ' MCC will be used to switch to NVM default profile; in this case, the</i></td></tr>
<tr><th id="6283">6283</th><td><i class="doc"> * MCC in the cmd response will be the relevant MCC in the NVM.</i></td></tr>
<tr><th id="6284">6284</th><td><i class="doc"> * <span class="command">@mcc</span><span class="verb">: given mobile country code</span></i></td></tr>
<tr><th id="6285">6285</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @source_id: the source from where we got the MCC, see iwm_mcc_source</span></i></td></tr>
<tr><th id="6286">6286</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @reserved: reserved for alignment</span></i></td></tr>
<tr><th id="6287">6287</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @key: integrity key for MCC API OEM testing</span></i></td></tr>
<tr><th id="6288">6288</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @reserved2: reserved</span></i></td></tr>
<tr><th id="6289">6289</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6290">6290</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mcc_update_cmd" title='iwm_mcc_update_cmd' data-ref="iwm_mcc_update_cmd" data-ref-filename="iwm_mcc_update_cmd">iwm_mcc_update_cmd</dfn> {</td></tr>
<tr><th id="6291">6291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd::mcc" title='iwm_mcc_update_cmd::mcc' data-ref="iwm_mcc_update_cmd::mcc" data-ref-filename="iwm_mcc_update_cmd..mcc">mcc</dfn>;</td></tr>
<tr><th id="6292">6292</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd::source_id" title='iwm_mcc_update_cmd::source_id' data-ref="iwm_mcc_update_cmd::source_id" data-ref-filename="iwm_mcc_update_cmd..source_id">source_id</dfn>;</td></tr>
<tr><th id="6293">6293</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd::reserved" title='iwm_mcc_update_cmd::reserved' data-ref="iwm_mcc_update_cmd::reserved" data-ref-filename="iwm_mcc_update_cmd..reserved">reserved</dfn>;</td></tr>
<tr><th id="6294">6294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd::key" title='iwm_mcc_update_cmd::key' data-ref="iwm_mcc_update_cmd::key" data-ref-filename="iwm_mcc_update_cmd..key">key</dfn>;</td></tr>
<tr><th id="6295">6295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_cmd::reserved2" title='iwm_mcc_update_cmd::reserved2' data-ref="iwm_mcc_update_cmd::reserved2" data-ref-filename="iwm_mcc_update_cmd..reserved2">reserved2</dfn>[<var>5</var>];</td></tr>
<tr><th id="6296">6296</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* LAR_UPDATE_MCC_CMD_API_S_VER_2 */</i></td></tr>
<tr><th id="6297">6297</th><td></td></tr>
<tr><th id="6298">6298</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6299">6299</th><td><i class="doc"> * iwm_mcc_update_resp_v1  - response to MCC_UPDATE_CMD.</i></td></tr>
<tr><th id="6300">6300</th><td><i class="doc"> * Contains the new channel control profile map, if changed, and the new MCC</i></td></tr>
<tr><th id="6301">6301</th><td><i class="doc"> * (mobile country code).</i></td></tr>
<tr><th id="6302">6302</th><td><i class="doc"> * The new MCC may be different than what was requested in MCC_UPDATE_CMD.</i></td></tr>
<tr><th id="6303">6303</th><td><i class="doc"> *<span class="command"> @status</span>: see &amp;enum iwm_mcc_update_status</i></td></tr>
<tr><th id="6304">6304</th><td><i class="doc"> * <span class="command">@mcc</span><span class="verb">: the new applied MCC</span></i></td></tr>
<tr><th id="6305">6305</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @cap: capabilities for all channels which matches the MCC</span></i></td></tr>
<tr><th id="6306">6306</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @source_id: the MCC source, see iwm_mcc_source</span></i></td></tr>
<tr><th id="6307">6307</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @n_channels: number of channels in @channels_data (may be 14, 39, 50 or 51</span></i></td></tr>
<tr><th id="6308">6308</th><td><i class="doc"><span class="verb"></span> *<span class="verb">		channels, depending on platform)</span></i></td></tr>
<tr><th id="6309">6309</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @channels: channel control data map, DWORD for each channel. Only the first</span></i></td></tr>
<tr><th id="6310">6310</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	16bits are used.</span></i></td></tr>
<tr><th id="6311">6311</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6312">6312</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mcc_update_resp_v1" title='iwm_mcc_update_resp_v1' data-ref="iwm_mcc_update_resp_v1" data-ref-filename="iwm_mcc_update_resp_v1">iwm_mcc_update_resp_v1</dfn>  {</td></tr>
<tr><th id="6313">6313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::status" title='iwm_mcc_update_resp_v1::status' data-ref="iwm_mcc_update_resp_v1::status" data-ref-filename="iwm_mcc_update_resp_v1..status">status</dfn>;</td></tr>
<tr><th id="6314">6314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::mcc" title='iwm_mcc_update_resp_v1::mcc' data-ref="iwm_mcc_update_resp_v1::mcc" data-ref-filename="iwm_mcc_update_resp_v1..mcc">mcc</dfn>;</td></tr>
<tr><th id="6315">6315</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::cap" title='iwm_mcc_update_resp_v1::cap' data-ref="iwm_mcc_update_resp_v1::cap" data-ref-filename="iwm_mcc_update_resp_v1..cap">cap</dfn>;</td></tr>
<tr><th id="6316">6316</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::source_id" title='iwm_mcc_update_resp_v1::source_id' data-ref="iwm_mcc_update_resp_v1::source_id" data-ref-filename="iwm_mcc_update_resp_v1..source_id">source_id</dfn>;</td></tr>
<tr><th id="6317">6317</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::n_channels" title='iwm_mcc_update_resp_v1::n_channels' data-ref="iwm_mcc_update_resp_v1::n_channels" data-ref-filename="iwm_mcc_update_resp_v1..n_channels">n_channels</dfn>;</td></tr>
<tr><th id="6318">6318</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp_v1::channels" title='iwm_mcc_update_resp_v1::channels' data-ref="iwm_mcc_update_resp_v1::channels" data-ref-filename="iwm_mcc_update_resp_v1..channels">channels</dfn>[<var>0</var>];</td></tr>
<tr><th id="6319">6319</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* LAR_UPDATE_MCC_CMD_RESP_S_VER_1 */</i></td></tr>
<tr><th id="6320">6320</th><td></td></tr>
<tr><th id="6321">6321</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6322">6322</th><td><i class="doc"> * iwm_mcc_update_resp - response to MCC_UPDATE_CMD.</i></td></tr>
<tr><th id="6323">6323</th><td><i class="doc"> * Contains the new channel control profile map, if changed, and the new MCC</i></td></tr>
<tr><th id="6324">6324</th><td><i class="doc"> * (mobile country code).</i></td></tr>
<tr><th id="6325">6325</th><td><i class="doc"> * The new MCC may be different than what was requested in MCC_UPDATE_CMD.</i></td></tr>
<tr><th id="6326">6326</th><td><i class="doc"> *<span class="command"> @status</span>: see &amp;enum iwm_mcc_update_status</i></td></tr>
<tr><th id="6327">6327</th><td><i class="doc"> * <span class="command">@mcc</span><span class="verb">: the new applied MCC</span></i></td></tr>
<tr><th id="6328">6328</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @cap: capabilities for all channels which matches the MCC</span></i></td></tr>
<tr><th id="6329">6329</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @source_id: the MCC source, see iwm_mcc_source</span></i></td></tr>
<tr><th id="6330">6330</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @time: time elapsed from the MCC test start (in 30 seconds TU)</span></i></td></tr>
<tr><th id="6331">6331</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @reserved: reserved.</span></i></td></tr>
<tr><th id="6332">6332</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @n_channels: number of channels in @channels_data (may be 14, 39, 50 or 51</span></i></td></tr>
<tr><th id="6333">6333</th><td><i class="doc"><span class="verb"></span> *<span class="verb">		channels, depending on platform)</span></i></td></tr>
<tr><th id="6334">6334</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @channels: channel control data map, DWORD for each channel. Only the first</span></i></td></tr>
<tr><th id="6335">6335</th><td><i class="doc"><span class="verb"></span> *<span class="verb">	16bits are used.</span></i></td></tr>
<tr><th id="6336">6336</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6337">6337</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mcc_update_resp" title='iwm_mcc_update_resp' data-ref="iwm_mcc_update_resp" data-ref-filename="iwm_mcc_update_resp">iwm_mcc_update_resp</dfn> {</td></tr>
<tr><th id="6338">6338</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::status" title='iwm_mcc_update_resp::status' data-ref="iwm_mcc_update_resp::status" data-ref-filename="iwm_mcc_update_resp..status">status</dfn>;</td></tr>
<tr><th id="6339">6339</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::mcc" title='iwm_mcc_update_resp::mcc' data-ref="iwm_mcc_update_resp::mcc" data-ref-filename="iwm_mcc_update_resp..mcc">mcc</dfn>;</td></tr>
<tr><th id="6340">6340</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::cap" title='iwm_mcc_update_resp::cap' data-ref="iwm_mcc_update_resp::cap" data-ref-filename="iwm_mcc_update_resp..cap">cap</dfn>;</td></tr>
<tr><th id="6341">6341</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::source_id" title='iwm_mcc_update_resp::source_id' data-ref="iwm_mcc_update_resp::source_id" data-ref-filename="iwm_mcc_update_resp..source_id">source_id</dfn>;</td></tr>
<tr><th id="6342">6342</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::time" title='iwm_mcc_update_resp::time' data-ref="iwm_mcc_update_resp::time" data-ref-filename="iwm_mcc_update_resp..time">time</dfn>;</td></tr>
<tr><th id="6343">6343</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::reserved" title='iwm_mcc_update_resp::reserved' data-ref="iwm_mcc_update_resp::reserved" data-ref-filename="iwm_mcc_update_resp..reserved">reserved</dfn>;</td></tr>
<tr><th id="6344">6344</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::n_channels" title='iwm_mcc_update_resp::n_channels' data-ref="iwm_mcc_update_resp::n_channels" data-ref-filename="iwm_mcc_update_resp..n_channels">n_channels</dfn>;</td></tr>
<tr><th id="6345">6345</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_mcc_update_resp::channels" title='iwm_mcc_update_resp::channels' data-ref="iwm_mcc_update_resp::channels" data-ref-filename="iwm_mcc_update_resp..channels">channels</dfn>[<var>0</var>];</td></tr>
<tr><th id="6346">6346</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* LAR_UPDATE_MCC_CMD_RESP_S_VER_2 */</i></td></tr>
<tr><th id="6347">6347</th><td></td></tr>
<tr><th id="6348">6348</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6349">6349</th><td><i class="doc"> * struct iwm_mcc_chub_notif - chub notifies of mcc change</i></td></tr>
<tr><th id="6350">6350</th><td><i class="doc"> * (MCC_CHUB_UPDATE_CMD = 0xc9)</i></td></tr>
<tr><th id="6351">6351</th><td><i class="doc"> * The Chub (Communication Hub, CommsHUB) is a HW component that connects to</i></td></tr>
<tr><th id="6352">6352</th><td><i class="doc"> * the cellular and connectivity cores that gets updates of the mcc, and</i></td></tr>
<tr><th id="6353">6353</th><td><i class="doc"> * notifies the ucode directly of any mcc change.</i></td></tr>
<tr><th id="6354">6354</th><td><i class="doc"> * The ucode requests the driver to request the device to update geographic</i></td></tr>
<tr><th id="6355">6355</th><td><i class="doc"> * regulatory  profile according to the given MCC (Mobile Country Code).</i></td></tr>
<tr><th id="6356">6356</th><td><i class="doc"> * The MCC is two letter-code, ascii upper case[A-Z] or '00' for world domain.</i></td></tr>
<tr><th id="6357">6357</th><td><i class="doc"> * 'ZZ' MCC will be used to switch to NVM default profile; in this case, the</i></td></tr>
<tr><th id="6358">6358</th><td><i class="doc"> * MCC in the cmd response will be the relevant MCC in the NVM.</i></td></tr>
<tr><th id="6359">6359</th><td><i class="doc"> * <span class="command">@mcc</span><span class="verb">: given mobile country code</span></i></td></tr>
<tr><th id="6360">6360</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @source_id: identity of the change originator, see iwm_mcc_source</span></i></td></tr>
<tr><th id="6361">6361</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> @reserved1: reserved for alignment</span></i></td></tr>
<tr><th id="6362">6362</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="6363">6363</th><td><span class="verb"></span><b>struct</b> <dfn class="type def" id="iwm_mcc_chub_notif" title='iwm_mcc_chub_notif' data-ref="iwm_mcc_chub_notif" data-ref-filename="iwm_mcc_chub_notif">iwm_mcc_chub_notif</dfn> {</td></tr>
<tr><th id="6364">6364</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_mcc_chub_notif::mcc" title='iwm_mcc_chub_notif::mcc' data-ref="iwm_mcc_chub_notif::mcc" data-ref-filename="iwm_mcc_chub_notif..mcc">mcc</dfn>;</td></tr>
<tr><th id="6365">6365</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_chub_notif::source_id" title='iwm_mcc_chub_notif::source_id' data-ref="iwm_mcc_chub_notif::source_id" data-ref-filename="iwm_mcc_chub_notif..source_id">source_id</dfn>;</td></tr>
<tr><th id="6366">6366</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_mcc_chub_notif::reserved1" title='iwm_mcc_chub_notif::reserved1' data-ref="iwm_mcc_chub_notif::reserved1" data-ref-filename="iwm_mcc_chub_notif..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="6367">6367</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* LAR_MCC_NOTIFY_S */</i></td></tr>
<tr><th id="6368">6368</th><td></td></tr>
<tr><th id="6369">6369</th><td><b>enum</b> <dfn class="type def" id="iwm_mcc_update_status" title='iwm_mcc_update_status' data-ref="iwm_mcc_update_status" data-ref-filename="iwm_mcc_update_status">iwm_mcc_update_status</dfn> {</td></tr>
<tr><th id="6370">6370</th><td>	<dfn class="enum" id="IWM_MCC_RESP_NEW_CHAN_PROFILE" title='IWM_MCC_RESP_NEW_CHAN_PROFILE' data-ref="IWM_MCC_RESP_NEW_CHAN_PROFILE" data-ref-filename="IWM_MCC_RESP_NEW_CHAN_PROFILE">IWM_MCC_RESP_NEW_CHAN_PROFILE</dfn>,</td></tr>
<tr><th id="6371">6371</th><td>	<dfn class="enum" id="IWM_MCC_RESP_SAME_CHAN_PROFILE" title='IWM_MCC_RESP_SAME_CHAN_PROFILE' data-ref="IWM_MCC_RESP_SAME_CHAN_PROFILE" data-ref-filename="IWM_MCC_RESP_SAME_CHAN_PROFILE">IWM_MCC_RESP_SAME_CHAN_PROFILE</dfn>,</td></tr>
<tr><th id="6372">6372</th><td>	<dfn class="enum" id="IWM_MCC_RESP_INVALID" title='IWM_MCC_RESP_INVALID' data-ref="IWM_MCC_RESP_INVALID" data-ref-filename="IWM_MCC_RESP_INVALID">IWM_MCC_RESP_INVALID</dfn>,</td></tr>
<tr><th id="6373">6373</th><td>	<dfn class="enum" id="IWM_MCC_RESP_NVM_DISABLED" title='IWM_MCC_RESP_NVM_DISABLED' data-ref="IWM_MCC_RESP_NVM_DISABLED" data-ref-filename="IWM_MCC_RESP_NVM_DISABLED">IWM_MCC_RESP_NVM_DISABLED</dfn>,</td></tr>
<tr><th id="6374">6374</th><td>	<dfn class="enum" id="IWM_MCC_RESP_ILLEGAL" title='IWM_MCC_RESP_ILLEGAL' data-ref="IWM_MCC_RESP_ILLEGAL" data-ref-filename="IWM_MCC_RESP_ILLEGAL">IWM_MCC_RESP_ILLEGAL</dfn>,</td></tr>
<tr><th id="6375">6375</th><td>	<dfn class="enum" id="IWM_MCC_RESP_LOW_PRIORITY" title='IWM_MCC_RESP_LOW_PRIORITY' data-ref="IWM_MCC_RESP_LOW_PRIORITY" data-ref-filename="IWM_MCC_RESP_LOW_PRIORITY">IWM_MCC_RESP_LOW_PRIORITY</dfn>,</td></tr>
<tr><th id="6376">6376</th><td>	<dfn class="enum" id="IWM_MCC_RESP_TEST_MODE_ACTIVE" title='IWM_MCC_RESP_TEST_MODE_ACTIVE' data-ref="IWM_MCC_RESP_TEST_MODE_ACTIVE" data-ref-filename="IWM_MCC_RESP_TEST_MODE_ACTIVE">IWM_MCC_RESP_TEST_MODE_ACTIVE</dfn>,</td></tr>
<tr><th id="6377">6377</th><td>	<dfn class="enum" id="IWM_MCC_RESP_TEST_MODE_NOT_ACTIVE" title='IWM_MCC_RESP_TEST_MODE_NOT_ACTIVE' data-ref="IWM_MCC_RESP_TEST_MODE_NOT_ACTIVE" data-ref-filename="IWM_MCC_RESP_TEST_MODE_NOT_ACTIVE">IWM_MCC_RESP_TEST_MODE_NOT_ACTIVE</dfn>,</td></tr>
<tr><th id="6378">6378</th><td>	<dfn class="enum" id="IWM_MCC_RESP_TEST_MODE_DENIAL_OF_SERVICE" title='IWM_MCC_RESP_TEST_MODE_DENIAL_OF_SERVICE' data-ref="IWM_MCC_RESP_TEST_MODE_DENIAL_OF_SERVICE" data-ref-filename="IWM_MCC_RESP_TEST_MODE_DENIAL_OF_SERVICE">IWM_MCC_RESP_TEST_MODE_DENIAL_OF_SERVICE</dfn>,</td></tr>
<tr><th id="6379">6379</th><td>};</td></tr>
<tr><th id="6380">6380</th><td></td></tr>
<tr><th id="6381">6381</th><td><b>enum</b> <dfn class="type def" id="iwm_mcc_source" title='iwm_mcc_source' data-ref="iwm_mcc_source" data-ref-filename="iwm_mcc_source">iwm_mcc_source</dfn> {</td></tr>
<tr><th id="6382">6382</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_OLD_FW" title='IWM_MCC_SOURCE_OLD_FW' data-ref="IWM_MCC_SOURCE_OLD_FW" data-ref-filename="IWM_MCC_SOURCE_OLD_FW">IWM_MCC_SOURCE_OLD_FW</dfn> = <var>0</var>,</td></tr>
<tr><th id="6383">6383</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_ME" title='IWM_MCC_SOURCE_ME' data-ref="IWM_MCC_SOURCE_ME" data-ref-filename="IWM_MCC_SOURCE_ME">IWM_MCC_SOURCE_ME</dfn> = <var>1</var>,</td></tr>
<tr><th id="6384">6384</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_BIOS" title='IWM_MCC_SOURCE_BIOS' data-ref="IWM_MCC_SOURCE_BIOS" data-ref-filename="IWM_MCC_SOURCE_BIOS">IWM_MCC_SOURCE_BIOS</dfn> = <var>2</var>,</td></tr>
<tr><th id="6385">6385</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_3G_LTE_HOST" title='IWM_MCC_SOURCE_3G_LTE_HOST' data-ref="IWM_MCC_SOURCE_3G_LTE_HOST" data-ref-filename="IWM_MCC_SOURCE_3G_LTE_HOST">IWM_MCC_SOURCE_3G_LTE_HOST</dfn> = <var>3</var>,</td></tr>
<tr><th id="6386">6386</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_3G_LTE_DEVICE" title='IWM_MCC_SOURCE_3G_LTE_DEVICE' data-ref="IWM_MCC_SOURCE_3G_LTE_DEVICE" data-ref-filename="IWM_MCC_SOURCE_3G_LTE_DEVICE">IWM_MCC_SOURCE_3G_LTE_DEVICE</dfn> = <var>4</var>,</td></tr>
<tr><th id="6387">6387</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_WIFI" title='IWM_MCC_SOURCE_WIFI' data-ref="IWM_MCC_SOURCE_WIFI" data-ref-filename="IWM_MCC_SOURCE_WIFI">IWM_MCC_SOURCE_WIFI</dfn> = <var>5</var>,</td></tr>
<tr><th id="6388">6388</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_RESERVED" title='IWM_MCC_SOURCE_RESERVED' data-ref="IWM_MCC_SOURCE_RESERVED" data-ref-filename="IWM_MCC_SOURCE_RESERVED">IWM_MCC_SOURCE_RESERVED</dfn> = <var>6</var>,</td></tr>
<tr><th id="6389">6389</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_DEFAULT" title='IWM_MCC_SOURCE_DEFAULT' data-ref="IWM_MCC_SOURCE_DEFAULT" data-ref-filename="IWM_MCC_SOURCE_DEFAULT">IWM_MCC_SOURCE_DEFAULT</dfn> = <var>7</var>,</td></tr>
<tr><th id="6390">6390</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_UNINITIALIZED" title='IWM_MCC_SOURCE_UNINITIALIZED' data-ref="IWM_MCC_SOURCE_UNINITIALIZED" data-ref-filename="IWM_MCC_SOURCE_UNINITIALIZED">IWM_MCC_SOURCE_UNINITIALIZED</dfn> = <var>8</var>,</td></tr>
<tr><th id="6391">6391</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_MCC_API" title='IWM_MCC_SOURCE_MCC_API' data-ref="IWM_MCC_SOURCE_MCC_API" data-ref-filename="IWM_MCC_SOURCE_MCC_API">IWM_MCC_SOURCE_MCC_API</dfn> = <var>9</var>,</td></tr>
<tr><th id="6392">6392</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_GET_CURRENT" title='IWM_MCC_SOURCE_GET_CURRENT' data-ref="IWM_MCC_SOURCE_GET_CURRENT" data-ref-filename="IWM_MCC_SOURCE_GET_CURRENT">IWM_MCC_SOURCE_GET_CURRENT</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="6393">6393</th><td>	<dfn class="enum" id="IWM_MCC_SOURCE_GETTING_MCC_TEST_MODE" title='IWM_MCC_SOURCE_GETTING_MCC_TEST_MODE' data-ref="IWM_MCC_SOURCE_GETTING_MCC_TEST_MODE" data-ref-filename="IWM_MCC_SOURCE_GETTING_MCC_TEST_MODE">IWM_MCC_SOURCE_GETTING_MCC_TEST_MODE</dfn> = <var>0x11</var>,</td></tr>
<tr><th id="6394">6394</th><td>};</td></tr>
<tr><th id="6395">6395</th><td></td></tr>
<tr><th id="6396">6396</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6397">6397</th><td><i class="doc"> * struct iwm_dts_measurement_notif_v1 - measurements notification</i></td></tr>
<tr><th id="6398">6398</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6399">6399</th><td><i class="doc"> *<span class="command"> @temp</span>: the measured temperature</i></td></tr>
<tr><th id="6400">6400</th><td><i class="doc"> *<span class="command"> @voltage</span>: the measured voltage</i></td></tr>
<tr><th id="6401">6401</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6402">6402</th><td><b>struct</b> <dfn class="type def" id="iwm_dts_measurement_notif_v1" title='iwm_dts_measurement_notif_v1' data-ref="iwm_dts_measurement_notif_v1" data-ref-filename="iwm_dts_measurement_notif_v1">iwm_dts_measurement_notif_v1</dfn> {</td></tr>
<tr><th id="6403">6403</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="iwm_dts_measurement_notif_v1::temp" title='iwm_dts_measurement_notif_v1::temp' data-ref="iwm_dts_measurement_notif_v1::temp" data-ref-filename="iwm_dts_measurement_notif_v1..temp">temp</dfn>;</td></tr>
<tr><th id="6404">6404</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="iwm_dts_measurement_notif_v1::voltage" title='iwm_dts_measurement_notif_v1::voltage' data-ref="iwm_dts_measurement_notif_v1::voltage" data-ref-filename="iwm_dts_measurement_notif_v1..voltage">voltage</dfn>;</td></tr>
<tr><th id="6405">6405</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* TEMPERATURE_MEASUREMENT_TRIGGER_NTFY_S_VER_1*/</i></td></tr>
<tr><th id="6406">6406</th><td></td></tr>
<tr><th id="6407">6407</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6408">6408</th><td><i class="doc"> * struct iwm_dts_measurement_notif_v2 - measurements notification</i></td></tr>
<tr><th id="6409">6409</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6410">6410</th><td><i class="doc"> *<span class="command"> @temp</span>: the measured temperature</i></td></tr>
<tr><th id="6411">6411</th><td><i class="doc"> *<span class="command"> @voltage</span>: the measured voltage</i></td></tr>
<tr><th id="6412">6412</th><td><i class="doc"> *<span class="command"> @threshold</span>_idx: the trip index that was crossed</i></td></tr>
<tr><th id="6413">6413</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6414">6414</th><td><b>struct</b> <dfn class="type def" id="iwm_dts_measurement_notif_v2" title='iwm_dts_measurement_notif_v2' data-ref="iwm_dts_measurement_notif_v2" data-ref-filename="iwm_dts_measurement_notif_v2">iwm_dts_measurement_notif_v2</dfn> {</td></tr>
<tr><th id="6415">6415</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="iwm_dts_measurement_notif_v2::temp" title='iwm_dts_measurement_notif_v2::temp' data-ref="iwm_dts_measurement_notif_v2::temp" data-ref-filename="iwm_dts_measurement_notif_v2..temp">temp</dfn>;</td></tr>
<tr><th id="6416">6416</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="iwm_dts_measurement_notif_v2::voltage" title='iwm_dts_measurement_notif_v2::voltage' data-ref="iwm_dts_measurement_notif_v2::voltage" data-ref-filename="iwm_dts_measurement_notif_v2..voltage">voltage</dfn>;</td></tr>
<tr><th id="6417">6417</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="iwm_dts_measurement_notif_v2::threshold_idx" title='iwm_dts_measurement_notif_v2::threshold_idx' data-ref="iwm_dts_measurement_notif_v2::threshold_idx" data-ref-filename="iwm_dts_measurement_notif_v2..threshold_idx">threshold_idx</dfn>;</td></tr>
<tr><th id="6418">6418</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>; <i>/* TEMPERATURE_MEASUREMENT_TRIGGER_NTFY_S_VER_2 */</i></td></tr>
<tr><th id="6419">6419</th><td></td></tr>
<tr><th id="6420">6420</th><td><i>/*</i></td></tr>
<tr><th id="6421">6421</th><td><i> * Some cherry-picked definitions</i></td></tr>
<tr><th id="6422">6422</th><td><i> */</i></td></tr>
<tr><th id="6423">6423</th><td></td></tr>
<tr><th id="6424">6424</th><td><u>#define <dfn class="macro" id="_M/IWM_FRAME_LIMIT" data-ref="_M/IWM_FRAME_LIMIT">IWM_FRAME_LIMIT</dfn>	64</u></td></tr>
<tr><th id="6425">6425</th><td></td></tr>
<tr><th id="6426">6426</th><td><i>/*</i></td></tr>
<tr><th id="6427">6427</th><td><i> * From Linux commit ab02165ccec4c78162501acedeef1a768acdb811:</i></td></tr>
<tr><th id="6428">6428</th><td><i> *   As the firmware is slowly running out of command IDs and grouping of</i></td></tr>
<tr><th id="6429">6429</th><td><i> *   commands is desirable anyway, the firmware is extending the command</i></td></tr>
<tr><th id="6430">6430</th><td><i> *   header from 4 bytes to 8 bytes to introduce a group (in place of the</i></td></tr>
<tr><th id="6431">6431</th><td><i> *   former flags field, since that's always 0 on commands and thus can</i></td></tr>
<tr><th id="6432">6432</th><td><i> *   be easily used to distinguish between the two).</i></td></tr>
<tr><th id="6433">6433</th><td><i> *</i></td></tr>
<tr><th id="6434">6434</th><td><i> * These functions retrieve specific information from the id field in</i></td></tr>
<tr><th id="6435">6435</th><td><i> * the iwm_host_cmd struct which contains the command id, the group id,</i></td></tr>
<tr><th id="6436">6436</th><td><i> * and the version of the command.</i></td></tr>
<tr><th id="6437">6437</th><td><i>*/</i></td></tr>
<tr><th id="6438">6438</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a></td></tr>
<tr><th id="6439">6439</th><td><dfn class="decl def fn" id="iwm_cmd_opcode" title='iwm_cmd_opcode' data-ref="iwm_cmd_opcode" data-ref-filename="iwm_cmd_opcode">iwm_cmd_opcode</dfn>(<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="8cmdid" title='cmdid' data-type='uint32_t' data-ref="8cmdid" data-ref-filename="8cmdid">cmdid</dfn>)</td></tr>
<tr><th id="6440">6440</th><td>{</td></tr>
<tr><th id="6441">6441</th><td>	<b>return</b> <a class="local col8 ref" href="#8cmdid" title='cmdid' data-ref="8cmdid" data-ref-filename="8cmdid">cmdid</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="6442">6442</th><td>}</td></tr>
<tr><th id="6443">6443</th><td></td></tr>
<tr><th id="6444">6444</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a></td></tr>
<tr><th id="6445">6445</th><td><dfn class="decl def fn" id="iwm_cmd_groupid" title='iwm_cmd_groupid' data-ref="iwm_cmd_groupid" data-ref-filename="iwm_cmd_groupid">iwm_cmd_groupid</dfn>(<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="9cmdid" title='cmdid' data-type='uint32_t' data-ref="9cmdid" data-ref-filename="9cmdid">cmdid</dfn>)</td></tr>
<tr><th id="6446">6446</th><td>{</td></tr>
<tr><th id="6447">6447</th><td>	<b>return</b> ((<a class="local col9 ref" href="#9cmdid" title='cmdid' data-ref="9cmdid" data-ref-filename="9cmdid">cmdid</a> &amp; <var>0Xff00</var>) &gt;&gt; <var>8</var>);</td></tr>
<tr><th id="6448">6448</th><td>}</td></tr>
<tr><th id="6449">6449</th><td></td></tr>
<tr><th id="6450">6450</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a></td></tr>
<tr><th id="6451">6451</th><td><dfn class="decl def fn" id="iwm_cmd_version" title='iwm_cmd_version' data-ref="iwm_cmd_version" data-ref-filename="iwm_cmd_version">iwm_cmd_version</dfn>(<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="10cmdid" title='cmdid' data-type='uint32_t' data-ref="10cmdid" data-ref-filename="10cmdid">cmdid</dfn>)</td></tr>
<tr><th id="6452">6452</th><td>{</td></tr>
<tr><th id="6453">6453</th><td>	<b>return</b> ((<a class="local col0 ref" href="#10cmdid" title='cmdid' data-ref="10cmdid" data-ref-filename="10cmdid">cmdid</a> &amp; <var>0xff0000</var>) &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="6454">6454</th><td>}</td></tr>
<tr><th id="6455">6455</th><td></td></tr>
<tr><th id="6456">6456</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a></td></tr>
<tr><th id="6457">6457</th><td><dfn class="decl def fn" id="iwm_cmd_id" title='iwm_cmd_id' data-ref="iwm_cmd_id" data-ref-filename="iwm_cmd_id">iwm_cmd_id</dfn>(<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="11opcode" title='opcode' data-type='uint8_t' data-ref="11opcode" data-ref-filename="11opcode">opcode</dfn>, <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="12groupid" title='groupid' data-type='uint8_t' data-ref="12groupid" data-ref-filename="12groupid">groupid</dfn>, <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="13ver" title='ver' data-type='uint8_t' data-ref="13ver" data-ref-filename="13ver">ver</dfn>)</td></tr>
<tr><th id="6458">6458</th><td>{</td></tr>
<tr><th id="6459">6459</th><td>	<b>return</b> <a class="local col1 ref" href="#11opcode" title='opcode' data-ref="11opcode" data-ref-filename="11opcode">opcode</a> + (<a class="local col2 ref" href="#12groupid" title='groupid' data-ref="12groupid" data-ref-filename="12groupid">groupid</a> &lt;&lt; <var>8</var>) + (<a class="local col3 ref" href="#13ver" title='ver' data-ref="13ver" data-ref-filename="13ver">ver</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="6460">6460</th><td>}</td></tr>
<tr><th id="6461">6461</th><td></td></tr>
<tr><th id="6462">6462</th><td><i>/* make uint16_t wide id out of uint8_t group and opcode */</i></td></tr>
<tr><th id="6463">6463</th><td><u>#define <dfn class="macro" id="_M/IWM_WIDE_ID" data-ref="_M/IWM_WIDE_ID">IWM_WIDE_ID</dfn>(grp, opcode) ((grp &lt;&lt; 8) | opcode)</u></td></tr>
<tr><th id="6464">6464</th><td></td></tr>
<tr><th id="6465">6465</th><td><i>/* due to the conversion, this group is special */</i></td></tr>
<tr><th id="6466">6466</th><td><u>#define <dfn class="macro" id="_M/IWM_ALWAYS_LONG_GROUP" data-ref="_M/IWM_ALWAYS_LONG_GROUP">IWM_ALWAYS_LONG_GROUP</dfn>	1</u></td></tr>
<tr><th id="6467">6467</th><td></td></tr>
<tr><th id="6468">6468</th><td><b>struct</b> <dfn class="type def" id="iwm_cmd_header" title='iwm_cmd_header' data-ref="iwm_cmd_header" data-ref-filename="iwm_cmd_header">iwm_cmd_header</dfn> {</td></tr>
<tr><th id="6469">6469</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header::code" title='iwm_cmd_header::code' data-ref="iwm_cmd_header::code" data-ref-filename="iwm_cmd_header..code">code</dfn>;</td></tr>
<tr><th id="6470">6470</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header::flags" title='iwm_cmd_header::flags' data-ref="iwm_cmd_header::flags" data-ref-filename="iwm_cmd_header..flags">flags</dfn>;</td></tr>
<tr><th id="6471">6471</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header::idx" title='iwm_cmd_header::idx' data-ref="iwm_cmd_header::idx" data-ref-filename="iwm_cmd_header..idx">idx</dfn>;</td></tr>
<tr><th id="6472">6472</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header::qid" title='iwm_cmd_header::qid' data-ref="iwm_cmd_header::qid" data-ref-filename="iwm_cmd_header..qid">qid</dfn>;</td></tr>
<tr><th id="6473">6473</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6474">6474</th><td></td></tr>
<tr><th id="6475">6475</th><td><b>struct</b> <dfn class="type def" id="iwm_cmd_header_wide" title='iwm_cmd_header_wide' data-ref="iwm_cmd_header_wide" data-ref-filename="iwm_cmd_header_wide">iwm_cmd_header_wide</dfn> {</td></tr>
<tr><th id="6476">6476</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::opcode" title='iwm_cmd_header_wide::opcode' data-ref="iwm_cmd_header_wide::opcode" data-ref-filename="iwm_cmd_header_wide..opcode">opcode</dfn>;</td></tr>
<tr><th id="6477">6477</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::group_id" title='iwm_cmd_header_wide::group_id' data-ref="iwm_cmd_header_wide::group_id" data-ref-filename="iwm_cmd_header_wide..group_id">group_id</dfn>;</td></tr>
<tr><th id="6478">6478</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::idx" title='iwm_cmd_header_wide::idx' data-ref="iwm_cmd_header_wide::idx" data-ref-filename="iwm_cmd_header_wide..idx">idx</dfn>;</td></tr>
<tr><th id="6479">6479</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::qid" title='iwm_cmd_header_wide::qid' data-ref="iwm_cmd_header_wide::qid" data-ref-filename="iwm_cmd_header_wide..qid">qid</dfn>;</td></tr>
<tr><th id="6480">6480</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::length" title='iwm_cmd_header_wide::length' data-ref="iwm_cmd_header_wide::length" data-ref-filename="iwm_cmd_header_wide..length">length</dfn>;</td></tr>
<tr><th id="6481">6481</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::reserved" title='iwm_cmd_header_wide::reserved' data-ref="iwm_cmd_header_wide::reserved" data-ref-filename="iwm_cmd_header_wide..reserved">reserved</dfn>;</td></tr>
<tr><th id="6482">6482</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_cmd_header_wide::version" title='iwm_cmd_header_wide::version' data-ref="iwm_cmd_header_wide::version" data-ref-filename="iwm_cmd_header_wide..version">version</dfn>;</td></tr>
<tr><th id="6483">6483</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6484">6484</th><td></td></tr>
<tr><th id="6485">6485</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6486">6486</th><td><i class="doc"> * enum iwm_power_scheme</i></td></tr>
<tr><th id="6487">6487</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_LEVEL_CAM - Continuously Active Mode</i></td></tr>
<tr><th id="6488">6488</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_LEVEL_BPS - Balanced Power Save (default)</i></td></tr>
<tr><th id="6489">6489</th><td><i class="doc"> *<span class="command"> @IWM</span>_POWER_LEVEL_LP  - Low Power</i></td></tr>
<tr><th id="6490">6490</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6491">6491</th><td><b>enum</b> <dfn class="type def" id="iwm_power_scheme" title='iwm_power_scheme' data-ref="iwm_power_scheme" data-ref-filename="iwm_power_scheme">iwm_power_scheme</dfn> {</td></tr>
<tr><th id="6492">6492</th><td>	<dfn class="enum" id="IWM_POWER_SCHEME_CAM" title='IWM_POWER_SCHEME_CAM' data-ref="IWM_POWER_SCHEME_CAM" data-ref-filename="IWM_POWER_SCHEME_CAM">IWM_POWER_SCHEME_CAM</dfn> = <var>1</var>,</td></tr>
<tr><th id="6493">6493</th><td>	<dfn class="enum" id="IWM_POWER_SCHEME_BPS" title='IWM_POWER_SCHEME_BPS' data-ref="IWM_POWER_SCHEME_BPS" data-ref-filename="IWM_POWER_SCHEME_BPS">IWM_POWER_SCHEME_BPS</dfn>,</td></tr>
<tr><th id="6494">6494</th><td>	<dfn class="enum" id="IWM_POWER_SCHEME_LP" title='IWM_POWER_SCHEME_LP' data-ref="IWM_POWER_SCHEME_LP" data-ref-filename="IWM_POWER_SCHEME_LP">IWM_POWER_SCHEME_LP</dfn></td></tr>
<tr><th id="6495">6495</th><td>};</td></tr>
<tr><th id="6496">6496</th><td></td></tr>
<tr><th id="6497">6497</th><td><u>#define <dfn class="macro" id="_M/IWM_DEF_CMD_PAYLOAD_SIZE" data-ref="_M/IWM_DEF_CMD_PAYLOAD_SIZE">IWM_DEF_CMD_PAYLOAD_SIZE</dfn> 320</u></td></tr>
<tr><th id="6498">6498</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_CMD_PAYLOAD_SIZE" data-ref="_M/IWM_MAX_CMD_PAYLOAD_SIZE">IWM_MAX_CMD_PAYLOAD_SIZE</dfn> ((4096 - 4) - sizeof(struct iwm_cmd_header))</u></td></tr>
<tr><th id="6499">6499</th><td><u>#define <dfn class="macro" id="_M/IWM_CMD_FAILED_MSK" data-ref="_M/IWM_CMD_FAILED_MSK">IWM_CMD_FAILED_MSK</dfn> 0x40</u></td></tr>
<tr><th id="6500">6500</th><td></td></tr>
<tr><th id="6501">6501</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6502">6502</th><td><i class="doc"> * struct iwm_device_cmd</i></td></tr>
<tr><th id="6503">6503</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6504">6504</th><td><i class="doc"> * For allocation of the command and tx queues, this establishes the overall</i></td></tr>
<tr><th id="6505">6505</th><td><i class="doc"> * size of the largest command we send to uCode, except for commands that</i></td></tr>
<tr><th id="6506">6506</th><td><i class="doc"> * aren't fully copied and use other TFD space.</i></td></tr>
<tr><th id="6507">6507</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6508">6508</th><td><b>struct</b> <dfn class="type def" id="iwm_device_cmd" title='iwm_device_cmd' data-ref="iwm_device_cmd" data-ref-filename="iwm_device_cmd">iwm_device_cmd</dfn> {</td></tr>
<tr><th id="6509">6509</th><td>	<b>union</b> {</td></tr>
<tr><th id="6510">6510</th><td>		<b>struct</b> {</td></tr>
<tr><th id="6511">6511</th><td>			<b>struct</b> <a class="type" href="#iwm_cmd_header" title='iwm_cmd_header' data-ref="iwm_cmd_header" data-ref-filename="iwm_cmd_header">iwm_cmd_header</a> <dfn class="decl field" id="iwm_device_cmd::(anonymousunion)::(anonymous)::hdr" title='iwm_device_cmd::(anonymous union)::(anonymous struct)::hdr' data-ref="iwm_device_cmd::(anonymousunion)::(anonymous)::hdr" data-ref-filename="iwm_device_cmd..(anonymousunion)..(anonymous)..hdr">hdr</dfn>;</td></tr>
<tr><th id="6512">6512</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_device_cmd::(anonymousunion)::(anonymous)::data" title='iwm_device_cmd::(anonymous union)::(anonymous struct)::data' data-ref="iwm_device_cmd::(anonymousunion)::(anonymous)::data" data-ref-filename="iwm_device_cmd..(anonymousunion)..(anonymous)..data">data</dfn>[<a class="macro" href="#6497" title="320" data-ref="_M/IWM_DEF_CMD_PAYLOAD_SIZE">IWM_DEF_CMD_PAYLOAD_SIZE</a>];</td></tr>
<tr><th id="6513">6513</th><td>		};</td></tr>
<tr><th id="6514">6514</th><td>		<b>struct</b> {</td></tr>
<tr><th id="6515">6515</th><td>			<b>struct</b> <a class="type" href="#iwm_cmd_header_wide" title='iwm_cmd_header_wide' data-ref="iwm_cmd_header_wide" data-ref-filename="iwm_cmd_header_wide">iwm_cmd_header_wide</a> <dfn class="decl field" id="iwm_device_cmd::(anonymousunion)::(anonymous)::hdr_wide" title='iwm_device_cmd::(anonymous union)::(anonymous struct)::hdr_wide' data-ref="iwm_device_cmd::(anonymousunion)::(anonymous)::hdr_wide" data-ref-filename="iwm_device_cmd..(anonymousunion)..(anonymous)..hdr_wide">hdr_wide</dfn>;</td></tr>
<tr><th id="6516">6516</th><td>			<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_device_cmd::(anonymousunion)::(anonymous)::data_wide" title='iwm_device_cmd::(anonymous union)::(anonymous struct)::data_wide' data-ref="iwm_device_cmd::(anonymousunion)::(anonymous)::data_wide" data-ref-filename="iwm_device_cmd..(anonymousunion)..(anonymous)..data_wide">data_wide</dfn>[<a class="macro" href="#6497" title="320" data-ref="_M/IWM_DEF_CMD_PAYLOAD_SIZE">IWM_DEF_CMD_PAYLOAD_SIZE</a> -</td></tr>
<tr><th id="6517">6517</th><td>					<b>sizeof</b>(<b>struct</b> <a class="type" href="#iwm_cmd_header_wide" title='iwm_cmd_header_wide' data-ref="iwm_cmd_header_wide" data-ref-filename="iwm_cmd_header_wide">iwm_cmd_header_wide</a>) +</td></tr>
<tr><th id="6518">6518</th><td>					<b>sizeof</b>(<b>struct</b> <a class="type" href="#iwm_cmd_header" title='iwm_cmd_header' data-ref="iwm_cmd_header" data-ref-filename="iwm_cmd_header">iwm_cmd_header</a>)];</td></tr>
<tr><th id="6519">6519</th><td>		};</td></tr>
<tr><th id="6520">6520</th><td>	};</td></tr>
<tr><th id="6521">6521</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6522">6522</th><td></td></tr>
<tr><th id="6523">6523</th><td><b>struct</b> <dfn class="type def" id="iwm_rx_packet" title='iwm_rx_packet' data-ref="iwm_rx_packet" data-ref-filename="iwm_rx_packet">iwm_rx_packet</dfn> {</td></tr>
<tr><th id="6524">6524</th><td>	<i>/*</i></td></tr>
<tr><th id="6525">6525</th><td><i>	 * The first 4 bytes of the RX frame header contain both the RX frame</i></td></tr>
<tr><th id="6526">6526</th><td><i>	 * size and some flags.</i></td></tr>
<tr><th id="6527">6527</th><td><i>	 * Bit fields:</i></td></tr>
<tr><th id="6528">6528</th><td><i>	 * 31:    flag flush RB request</i></td></tr>
<tr><th id="6529">6529</th><td><i>	 * 30:    flag ignore TC (terminal counter) request</i></td></tr>
<tr><th id="6530">6530</th><td><i>	 * 29:    flag fast IRQ request</i></td></tr>
<tr><th id="6531">6531</th><td><i>	 * 28-14: Reserved</i></td></tr>
<tr><th id="6532">6532</th><td><i>	 * 13-00: RX frame size</i></td></tr>
<tr><th id="6533">6533</th><td><i>	 */</i></td></tr>
<tr><th id="6534">6534</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="iwm_rx_packet::len_n_flags" title='iwm_rx_packet::len_n_flags' data-ref="iwm_rx_packet::len_n_flags" data-ref-filename="iwm_rx_packet..len_n_flags">len_n_flags</dfn>;</td></tr>
<tr><th id="6535">6535</th><td>	<b>struct</b> <a class="type" href="#iwm_cmd_header" title='iwm_cmd_header' data-ref="iwm_cmd_header" data-ref-filename="iwm_cmd_header">iwm_cmd_header</a> <dfn class="decl field" id="iwm_rx_packet::hdr" title='iwm_rx_packet::hdr' data-ref="iwm_rx_packet::hdr" data-ref-filename="iwm_rx_packet..hdr">hdr</dfn>;</td></tr>
<tr><th id="6536">6536</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="iwm_rx_packet::data" title='iwm_rx_packet::data' data-ref="iwm_rx_packet::data" data-ref-filename="iwm_rx_packet..data">data</dfn>[];</td></tr>
<tr><th id="6537">6537</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="6538">6538</th><td></td></tr>
<tr><th id="6539">6539</th><td><u>#define	<dfn class="macro" id="_M/IWM_FH_RSCSR_FRAME_SIZE_MSK" data-ref="_M/IWM_FH_RSCSR_FRAME_SIZE_MSK">IWM_FH_RSCSR_FRAME_SIZE_MSK</dfn>	0x00003fff</u></td></tr>
<tr><th id="6540">6540</th><td></td></tr>
<tr><th id="6541">6541</th><td><em>static</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a></td></tr>
<tr><th id="6542">6542</th><td><dfn class="decl def fn" id="iwm_rx_packet_len" title='iwm_rx_packet_len' data-ref="iwm_rx_packet_len" data-ref-filename="iwm_rx_packet_len">iwm_rx_packet_len</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#iwm_rx_packet" title='iwm_rx_packet' data-ref="iwm_rx_packet" data-ref-filename="iwm_rx_packet">iwm_rx_packet</a> *<dfn class="local col4 decl" id="14pkt" title='pkt' data-type='const struct iwm_rx_packet *' data-ref="14pkt" data-ref-filename="14pkt">pkt</dfn>)</td></tr>
<tr><th id="6543">6543</th><td>{</td></tr>
<tr><th id="6544">6544</th><td></td></tr>
<tr><th id="6545">6545</th><td>	<b>return</b> <a class="macro" href="../../sys/endian.h.html#178" title="(pkt-&gt;len_n_flags)" data-ref="_M/le32toh">le32toh</a>(<a class="local col4 ref" href="#14pkt" title='pkt' data-ref="14pkt" data-ref-filename="14pkt">pkt</a>-&gt;<a class="ref field" href="#iwm_rx_packet::len_n_flags" title='iwm_rx_packet::len_n_flags' data-ref="iwm_rx_packet::len_n_flags" data-ref-filename="iwm_rx_packet..len_n_flags">len_n_flags</a>) &amp; <a class="macro" href="#6539" title="0x00003fff" data-ref="_M/IWM_FH_RSCSR_FRAME_SIZE_MSK">IWM_FH_RSCSR_FRAME_SIZE_MSK</a>;</td></tr>
<tr><th id="6546">6546</th><td>}</td></tr>
<tr><th id="6547">6547</th><td></td></tr>
<tr><th id="6548">6548</th><td><em>static</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a></td></tr>
<tr><th id="6549">6549</th><td><dfn class="decl def fn" id="iwm_rx_packet_payload_len" title='iwm_rx_packet_payload_len' data-ref="iwm_rx_packet_payload_len" data-ref-filename="iwm_rx_packet_payload_len">iwm_rx_packet_payload_len</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#iwm_rx_packet" title='iwm_rx_packet' data-ref="iwm_rx_packet" data-ref-filename="iwm_rx_packet">iwm_rx_packet</a> *<dfn class="local col5 decl" id="15pkt" title='pkt' data-type='const struct iwm_rx_packet *' data-ref="15pkt" data-ref-filename="15pkt">pkt</dfn>)</td></tr>
<tr><th id="6550">6550</th><td>{</td></tr>
<tr><th id="6551">6551</th><td></td></tr>
<tr><th id="6552">6552</th><td>	<b>return</b> <a class="ref fn" href="#iwm_rx_packet_len" title='iwm_rx_packet_len' data-ref="iwm_rx_packet_len" data-ref-filename="iwm_rx_packet_len">iwm_rx_packet_len</a>(<a class="local col5 ref" href="#15pkt" title='pkt' data-ref="15pkt" data-ref-filename="15pkt">pkt</a>) - <b>sizeof</b>(<a class="local col5 ref" href="#15pkt" title='pkt' data-ref="15pkt" data-ref-filename="15pkt">pkt</a>-&gt;<a class="ref field" href="#iwm_rx_packet::hdr" title='iwm_rx_packet::hdr' data-ref="iwm_rx_packet::hdr" data-ref-filename="iwm_rx_packet..hdr">hdr</a>);</td></tr>
<tr><th id="6553">6553</th><td>}</td></tr>
<tr><th id="6554">6554</th><td></td></tr>
<tr><th id="6555">6555</th><td><i>/*</i></td></tr>
<tr><th id="6556">6556</th><td><i> * Maximum number of HW queues the transport layer</i></td></tr>
<tr><th id="6557">6557</th><td><i> * currently supports</i></td></tr>
<tr><th id="6558">6558</th><td><i> */</i></td></tr>
<tr><th id="6559">6559</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_TID_COUNT" data-ref="_M/IWM_MAX_TID_COUNT">IWM_MAX_TID_COUNT</dfn>	8</u></td></tr>
<tr><th id="6560">6560</th><td></td></tr>
<tr><th id="6561">6561</th><td><u>#define <dfn class="macro" id="_M/IWM_MIN_DBM" data-ref="_M/IWM_MIN_DBM">IWM_MIN_DBM</dfn>	-100</u></td></tr>
<tr><th id="6562">6562</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_DBM" data-ref="_M/IWM_MAX_DBM">IWM_MAX_DBM</dfn>	-33	/* realistic guess */</u></td></tr>
<tr><th id="6563">6563</th><td></td></tr>
<tr><th id="6564">6564</th><td><i>/*</i></td></tr>
<tr><th id="6565">6565</th><td><i> * Block paging calculations</i></td></tr>
<tr><th id="6566">6566</th><td><i> */</i></td></tr>
<tr><th id="6567">6567</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGE_2_EXP_SIZE" data-ref="_M/IWM_PAGE_2_EXP_SIZE">IWM_PAGE_2_EXP_SIZE</dfn> 12 /* 4K == 2^12 */</u></td></tr>
<tr><th id="6568">6568</th><td><u>#define <dfn class="macro" id="_M/IWM_FW_PAGING_SIZE" data-ref="_M/IWM_FW_PAGING_SIZE">IWM_FW_PAGING_SIZE</dfn> (1 &lt;&lt; IWM_PAGE_2_EXP_SIZE) /* page size is 4KB */</u></td></tr>
<tr><th id="6569">6569</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGE_PER_GROUP_2_EXP_SIZE" data-ref="_M/IWM_PAGE_PER_GROUP_2_EXP_SIZE">IWM_PAGE_PER_GROUP_2_EXP_SIZE</dfn> 3</u></td></tr>
<tr><th id="6570">6570</th><td><i>/* 8 pages per group */</i></td></tr>
<tr><th id="6571">6571</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_OF_PAGE_PER_GROUP" data-ref="_M/IWM_NUM_OF_PAGE_PER_GROUP">IWM_NUM_OF_PAGE_PER_GROUP</dfn> (1 &lt;&lt; IWM_PAGE_PER_GROUP_2_EXP_SIZE)</u></td></tr>
<tr><th id="6572">6572</th><td><i>/* don't change, support only 32KB size */</i></td></tr>
<tr><th id="6573">6573</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_BLOCK_SIZE" data-ref="_M/IWM_PAGING_BLOCK_SIZE">IWM_PAGING_BLOCK_SIZE</dfn> (IWM_NUM_OF_PAGE_PER_GROUP * IWM_FW_PAGING_SIZE)</u></td></tr>
<tr><th id="6574">6574</th><td><i>/* 32K == 2^15 */</i></td></tr>
<tr><th id="6575">6575</th><td><u>#define <dfn class="macro" id="_M/IWM_BLOCK_2_EXP_SIZE" data-ref="_M/IWM_BLOCK_2_EXP_SIZE">IWM_BLOCK_2_EXP_SIZE</dfn> (IWM_PAGE_2_EXP_SIZE + IWM_PAGE_PER_GROUP_2_EXP_SIZE)</u></td></tr>
<tr><th id="6576">6576</th><td></td></tr>
<tr><th id="6577">6577</th><td><i>/*</i></td></tr>
<tr><th id="6578">6578</th><td><i> * Image paging calculations</i></td></tr>
<tr><th id="6579">6579</th><td><i> */</i></td></tr>
<tr><th id="6580">6580</th><td><u>#define <dfn class="macro" id="_M/IWM_BLOCK_PER_IMAGE_2_EXP_SIZE" data-ref="_M/IWM_BLOCK_PER_IMAGE_2_EXP_SIZE">IWM_BLOCK_PER_IMAGE_2_EXP_SIZE</dfn> 5</u></td></tr>
<tr><th id="6581">6581</th><td><i>/* 2^5 == 32 blocks per image */</i></td></tr>
<tr><th id="6582">6582</th><td><u>#define <dfn class="macro" id="_M/IWM_NUM_OF_BLOCK_PER_IMAGE" data-ref="_M/IWM_NUM_OF_BLOCK_PER_IMAGE">IWM_NUM_OF_BLOCK_PER_IMAGE</dfn> (1 &lt;&lt; IWM_BLOCK_PER_IMAGE_2_EXP_SIZE)</u></td></tr>
<tr><th id="6583">6583</th><td><i>/* maximum image size 1024KB */</i></td></tr>
<tr><th id="6584">6584</th><td><u>#define <dfn class="macro" id="_M/IWM_MAX_PAGING_IMAGE_SIZE" data-ref="_M/IWM_MAX_PAGING_IMAGE_SIZE">IWM_MAX_PAGING_IMAGE_SIZE</dfn> (IWM_NUM_OF_BLOCK_PER_IMAGE * IWM_PAGING_BLOCK_SIZE)</u></td></tr>
<tr><th id="6585">6585</th><td></td></tr>
<tr><th id="6586">6586</th><td><i>/* Virtual address signature */</i></td></tr>
<tr><th id="6587">6587</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_ADDR_SIG" data-ref="_M/IWM_PAGING_ADDR_SIG">IWM_PAGING_ADDR_SIG</dfn> 0xAA000000</u></td></tr>
<tr><th id="6588">6588</th><td></td></tr>
<tr><th id="6589">6589</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_CMD_IS_SECURED" data-ref="_M/IWM_PAGING_CMD_IS_SECURED">IWM_PAGING_CMD_IS_SECURED</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="6590">6590</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_CMD_IS_ENABLED" data-ref="_M/IWM_PAGING_CMD_IS_ENABLED">IWM_PAGING_CMD_IS_ENABLED</dfn> (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="6591">6591</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_CMD_NUM_OF_PAGES_IN_LAST_GRP_POS" data-ref="_M/IWM_PAGING_CMD_NUM_OF_PAGES_IN_LAST_GRP_POS">IWM_PAGING_CMD_NUM_OF_PAGES_IN_LAST_GRP_POS</dfn> 0</u></td></tr>
<tr><th id="6592">6592</th><td><u>#define <dfn class="macro" id="_M/IWM_PAGING_TLV_SECURE_MASK" data-ref="_M/IWM_PAGING_TLV_SECURE_MASK">IWM_PAGING_TLV_SECURE_MASK</dfn> 1</u></td></tr>
<tr><th id="6593">6593</th><td></td></tr>
<tr><th id="6594">6594</th><td><u>#define <dfn class="macro" id="_M/IWM_READ" data-ref="_M/IWM_READ">IWM_READ</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="6595">6595</th><td><u>	bus_space_read_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="6596">6596</th><td></td></tr>
<tr><th id="6597">6597</th><td><u>#define <dfn class="macro" id="_M/IWM_WRITE" data-ref="_M/IWM_WRITE">IWM_WRITE</dfn>(sc, reg, val)						\</u></td></tr>
<tr><th id="6598">6598</th><td><u>	bus_space_write_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="6599">6599</th><td></td></tr>
<tr><th id="6600">6600</th><td><u>#define <dfn class="macro" id="_M/IWM_WRITE_1" data-ref="_M/IWM_WRITE_1">IWM_WRITE_1</dfn>(sc, reg, val)					\</u></td></tr>
<tr><th id="6601">6601</th><td><u>	bus_space_write_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="6602">6602</th><td></td></tr>
<tr><th id="6603">6603</th><td><u>#define <dfn class="macro" id="_M/IWM_SETBITS" data-ref="_M/IWM_SETBITS">IWM_SETBITS</dfn>(sc, reg, mask)					\</u></td></tr>
<tr><th id="6604">6604</th><td><u>	IWM_WRITE(sc, reg, IWM_READ(sc, reg) | (mask))</u></td></tr>
<tr><th id="6605">6605</th><td></td></tr>
<tr><th id="6606">6606</th><td><u>#define <dfn class="macro" id="_M/IWM_CLRBITS" data-ref="_M/IWM_CLRBITS">IWM_CLRBITS</dfn>(sc, reg, mask)					\</u></td></tr>
<tr><th id="6607">6607</th><td><u>	IWM_WRITE(sc, reg, IWM_READ(sc, reg) &amp; ~(mask))</u></td></tr>
<tr><th id="6608">6608</th><td></td></tr>
<tr><th id="6609">6609</th><td><u>#define <dfn class="macro" id="_M/IWM_BARRIER_WRITE" data-ref="_M/IWM_BARRIER_WRITE">IWM_BARRIER_WRITE</dfn>(sc)						\</u></td></tr>
<tr><th id="6610">6610</th><td><u>	bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, 0, (sc)-&gt;sc_sz,	\</u></td></tr>
<tr><th id="6611">6611</th><td><u>	    BUS_SPACE_BARRIER_WRITE)</u></td></tr>
<tr><th id="6612">6612</th><td></td></tr>
<tr><th id="6613">6613</th><td><u>#define <dfn class="macro" id="_M/IWM_BARRIER_READ_WRITE" data-ref="_M/IWM_BARRIER_READ_WRITE">IWM_BARRIER_READ_WRITE</dfn>(sc)					\</u></td></tr>
<tr><th id="6614">6614</th><td><u>	bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, 0, (sc)-&gt;sc_sz,	\</u></td></tr>
<tr><th id="6615">6615</th><td><u>	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE)</u></td></tr>
<tr><th id="6616">6616</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_iwm.c.html'>netbsd/sys/dev/pci/if_iwm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
