`timescale 1ns/1ps
module top (
    input clk,            // 66 MHz clock
    input rst,            // async reset
    inout [3:0] rows,     // keypad row lines
    inout [3:0] cols,     // keypad column lines
    output reg [3:0] key  // stable key output (0-15)
);

    // FSM states
    parameter DRIVE_ROWS = 2'b00,
              READ_COLS  = 2'b01,
              DRIVE_COLS = 2'b10,
              READ_ROWS  = 2'b11;

    // Internal regs
    reg [3:0] drive_rows, drive_cols;
    reg [1:0] i, j;
    reg [1:0] state;
    reg [3:0] matrix [0:3][0:3];
    reg [19:0] debounce_cnt;
    reg [3:0] last_key;
    reg key_stable;

    integer x, y;

    // Tri-state handling
    assign rows = (state == DRIVE_ROWS || state == READ_COLS) ? drive_rows : 4'bzzzz;
    assign cols = (state == DRIVE_COLS || state == READ_ROWS) ? drive_cols : 4'bzzzz;

    // Initialize matrix (simple key code map)
    initial begin
        for (x = 0; x < 4; x = x + 1)
            for (y = 0; y < 4; y = y + 1)
                matrix[x][y] = x * 4 + y;
    end

    // Main FSM
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            state <= DRIVE_ROWS;
            i <= 2'bzz;
            j <= 2'bzz;
            key <= 4'b0000;
            drive_rows <= 4'b1111;
            drive_cols <= 4'bzzzz;
            debounce_cnt <= 0;
            key_stable <= 0;
            last_key <= 4'b1111;
        end else begin
            case (state)

                // Step 1: Drive all rows
                DRIVE_ROWS: begin
                    drive_rows <= 4'b1111;
                    drive_cols <= 4'bzzzz;
                    state <= READ_COLS;
                end

                // Step 2: Read columns
                READ_COLS: begin
                    casez (cols)
                        4'b1zzz: j <= 2'b00;
                        4'b01zz: j <= 2'b01;
                        4'b001z: j <= 2'b10;
                        4'b0001: j <= 2'b11;
                        default: j <= 2'bzz;
                    endcase
                    state <= DRIVE_COLS;
                end

                // Step 3: Drive all columns
                DRIVE_COLS: begin
                    drive_cols <= 4'b1111;
                    drive_rows <= 4'bzzzz;
                    state <= READ_ROWS;
                end

                // Step 4: Read rows and debounce
                READ_ROWS: begin
                    casez (rows)
                        4'b1zzz: i <= 2'b00;
                        4'b01zz: i <= 2'b01;
                        4'b001z: i <= 2'b10;
                        4'b0001: i <= 2'b11;
                        default: i <= 2'bzz;
                    endcase

                    // Detect valid key position
                    if (i !== 2'bzz && j !== 2'bzz) begin
                        // Retriggerable debounce logic
                        if (matrix[i][j] == last_key) begin
                            if (debounce_cnt < 20'd660_000) // ~10ms @66MHz
                                debounce_cnt <= debounce_cnt + 1;
                            else
                                key_stable <= 1;
                        end else begin
                            debounce_cnt <= 0;
                            key_stable <= 0;
                            last_key <= matrix[i][j];
                        end
                    end else begin
                        // No valid press â†’ reset debounce
                        debounce_cnt <= 0;
                        key_stable <= 0;
                    end

                    // Update key once stable
                    if (key_stable)
                        key <= last_key;

                    state <= DRIVE_ROWS; // loop back
                end
            endcase
        end
    end

endmodule