`timescale 1ns / 1ps

module sign_extender_tb;


parameter size = 5;

reg [size-1:0] in;
wire [15:0] out;

sign_extender uut(in, out);

integer failed_tests;


initial begin
  failed_tests = 0;

  // Test case 1
  //size = 5;
  in = 5'b11111;
  #1;
  if (out != 16'b1111111111111111) begin
    $display("Test case 1 failed");
    failed_tests = failed_tests + 1;
  end

  // Test case 2
  //size = 8;
  in = 8'b11111111;
  #1;
  if (out != 16'b1111111111111111) begin
    $display("Test case 2 failed");
    failed_tests = failed_tests + 1;
  end
  
  // Test case 3
<<<<<<< HEAD
  SIZE = 4;
=======
  //size = 4;
>>>>>>> b9f75bd705458fb8d47826d67ae70ff8ef3e6959
  in = 4'b0111;
  #1;
  if (out != 16'b0000000000000111) begin
    $display("Test case 3 failed");
    failed_tests = failed_tests + 1;
  end
  
  // Test case 4
  SIZE = 4;
  in = 4'b0000;
  #1;
  if (out != 16'b0000000000000000) begin
    $display("Test case 3 failed");
    failed_tests = failed_tests + 1;
  end
    
  
  #1;
  $display("All tests finished, %d tests failed", failed_tests);
end

endmodule
