Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May 27 00:12:30 2024
| Host         : xu-Legion-Y9000P-Ubuntu running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                380         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
HPDR-1     Warning           Port pin direction inconsistency           1           
TIMING-16  Warning           Large setup violation                      775         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (380)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1795)
5. checking no_input_delay (19)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (380)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 217 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: cemera_inst/configs/clock_20k_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1795)
---------------------------------------------------
 There are 1795 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.478    -1145.116                    783                 2720        0.065        0.000                      0                 2720        3.000        0.000                       0                   895  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
cemera_inst/clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0          {0.000 20.000}     40.000          25.000          
  clk_out3_clk_wiz_0          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cemera_inst/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               35.241        0.000                      0                  721        0.198        0.000                      0                  721       20.333        0.000                       0                   427  
  clk_out2_clk_wiz_0               29.804        0.000                      0                 1126        0.146        0.000                      0                 1126       19.500        0.000                       0                   426  
  clk_out3_clk_wiz_0               14.865        0.000                      0                   84        0.211        0.000                      0                   84        9.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -1.951    -1109.411                    766                  766        0.065        0.000                      0                  766  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -2.478      -35.705                     17                   17        0.067        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       16.535        0.000                      0                   12        0.380        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cemera_inst/clk/inst/clk_in1
  To Clock:  cemera_inst/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cemera_inst/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cemera_inst/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.241ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.580ns (9.532%)  route 5.505ns (90.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.162 - 41.667 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614     1.616    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.456     2.072 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          2.888     4.960    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X63Y129        LUT4 (Prop_lut4_I0_O)        0.124     5.084 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_159/O
                         net (fo=10, routed)          2.617     7.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108_alias
    SLICE_X63Y135        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.493    43.162    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y135        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_psbram_3/C
                         clock pessimism              0.077    43.240    
                         clock uncertainty           -0.093    43.147    
    SLICE_X63Y135        FDRE (Setup_fdre_C_CE)      -0.205    42.942    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_psbram_3
  -------------------------------------------------------------------
                         required time                         42.942    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                 35.241    

Slack (MET) :             35.410ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.580ns (10.101%)  route 5.162ns (89.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 43.208 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.474     5.533    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.657 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_169/O
                         net (fo=1, routed)           1.688     7.345    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_113
    RAMB36_X1Y13         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.539    43.208    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    43.207    
                         clock uncertainty           -0.093    43.115    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    42.755    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         42.755    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 35.410    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.608ns (10.760%)  route 5.042ns (89.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 43.163 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.467     5.526    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y100        LUT3 (Prop_lut3_I1_O)        0.152     5.678 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_187/O
                         net (fo=2, routed)           1.575     7.253    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_122_alias
    SLICE_X62Y76         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.493    43.163    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y76         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/C
                         clock pessimism             -0.001    43.162    
                         clock uncertainty           -0.093    43.070    
    SLICE_X62Y76         FDRE (Setup_fdre_C_CE)      -0.377    42.693    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram
  -------------------------------------------------------------------
                         required time                         42.693    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 35.439    

Slack (MET) :             35.473ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.580ns (10.074%)  route 5.177ns (89.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 43.287 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.467     5.526    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.650 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_175/O
                         net (fo=1, routed)           1.710     7.360    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_116
    RAMB36_X2Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.618    43.287    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    43.286    
                         clock uncertainty           -0.093    43.194    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    42.834    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         42.834    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 35.473    

Slack (MET) :             35.593ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.606ns (10.961%)  route 4.923ns (89.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 43.160 - 41.667 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614     1.616    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.456     2.072 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.435     5.507    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X64Y132        LUT4 (Prop_lut4_I0_O)        0.150     5.657 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_139/O
                         net (fo=10, routed)          1.488     7.145    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98_alias
    SLICE_X61Y136        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.491    43.160    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y136        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_3/C
                         clock pessimism              0.077    43.238    
                         clock uncertainty           -0.093    43.145    
    SLICE_X61Y136        FDRE (Setup_fdre_C_CE)      -0.407    42.738    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_3
  -------------------------------------------------------------------
                         required time                         42.738    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 35.593    

Slack (MET) :             35.609ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.608ns (11.184%)  route 4.829ns (88.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 43.304 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.757     5.816    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.152     5.968 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_171/O
                         net (fo=1, routed)           1.071     7.040    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_114
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.635    43.304    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    43.303    
                         clock uncertainty           -0.093    43.211    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    42.649    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         42.649    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 35.609    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.606ns (11.451%)  route 4.686ns (88.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 43.197 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.234     5.293    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X70Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.443 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_167/O
                         net (fo=1, routed)           1.452     6.895    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_112
    RAMB36_X1Y15         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.528    43.197    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    43.196    
                         clock uncertainty           -0.093    43.104    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    42.540    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 35.645    

Slack (MET) :             35.649ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.608ns (11.285%)  route 4.780ns (88.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 43.295 - 41.667 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.601     1.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          3.474     5.533    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y100        LUT2 (Prop_lut2_I1_O)        0.152     5.685 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_177/O
                         net (fo=1, routed)           1.306     6.991    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_117
    RAMB36_X3Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.626    43.295    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    43.294    
                         clock uncertainty           -0.093    43.202    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.562    42.640    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         42.640    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                 35.649    

Slack (MET) :             35.823ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.580ns (10.479%)  route 4.955ns (89.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 43.157 - 41.667 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614     1.616    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.456     2.072 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          2.888     4.960    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X63Y129        LUT4 (Prop_lut4_I0_O)        0.124     5.084 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_159/O
                         net (fo=10, routed)          2.067     7.151    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108_alias
    SLICE_X60Y132        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.488    43.157    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y132        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_3/C
                         clock pessimism              0.077    43.235    
                         clock uncertainty           -0.093    43.142    
    SLICE_X60Y132        FDRE (Setup_fdre_C_CE)      -0.169    42.973    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_3
  -------------------------------------------------------------------
                         required time                         42.973    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 35.823    

Slack (MET) :             35.933ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.606ns (11.665%)  route 4.589ns (88.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 43.151 - 41.667 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614     1.616    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.456     2.072 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.382     5.454    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y132        LUT4 (Prop_lut4_I0_O)        0.150     5.604 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_147/O
                         net (fo=10, routed)          1.207     6.811    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102_alias
    SLICE_X64Y124        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.482    43.151    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y124        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_psbram_1/C
                         clock pessimism              0.094    43.246    
                         clock uncertainty           -0.093    43.153    
    SLICE_X64Y124        FDRE (Setup_fdre_C_CE)      -0.409    42.744    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_psbram_1
  -------------------------------------------------------------------
                         required time                         42.744    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                 35.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.645%)  route 0.142ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.563     0.565    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y108        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=48, routed)          0.142     0.870    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X65Y107        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.835     0.836    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y107        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_1/C
                         clock pessimism             -0.234     0.603    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.070     0.673    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.301%)  route 0.377ns (69.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.563     0.565    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y108        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=48, routed)          0.377     1.106    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X73Y104        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.862     0.864    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y104        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_2/C
                         clock pessimism             -0.234     0.631    
    SLICE_X73Y104        FDRE (Hold_fdre_C_D)         0.070     0.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.150%)  route 0.360ns (71.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.360     1.063    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[6]
    SLICE_X65Y103        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.836     0.837    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y103        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.070     0.652    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.164ns (30.269%)  route 0.378ns (69.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.552     0.554    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y123        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.164     0.718 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.378     1.096    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.819     0.821    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X63Y126        FDRE (Hold_fdre_C_D)         0.070     0.658    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.109%)  route 0.327ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.552     0.554    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.327     1.009    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.819     0.821    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X63Y126        FDRE (Hold_fdre_C_D)        -0.006     0.548    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.106%)  route 0.464ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.563     0.565    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y108        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=48, routed)          0.464     1.193    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X59Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.826     0.828    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.070     0.665    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.746%)  route 0.365ns (66.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.169     0.871    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.045     0.916 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_103/O
                         net (fo=10, routed)          0.197     1.113    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_80_alias
    SLICE_X65Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.830     0.831    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_psbram_3/C
                         clock pessimism             -0.256     0.576    
    SLICE_X65Y115        FDRE (Hold_fdre_C_CE)       -0.039     0.537    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_psbram_3
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_17_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.189ns (35.436%)  route 0.344ns (64.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.255     0.958    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y115        LUT4 (Prop_lut4_I0_O)        0.048     1.006 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_125/O
                         net (fo=10, routed)          0.089     1.095    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_91_alias
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_17_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.828     0.830    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_17_psbram/C
                         clock pessimism             -0.234     0.597    
    SLICE_X62Y115        FDRE (Hold_fdre_C_CE)       -0.082     0.515    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_17_psbram
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.189ns (35.436%)  route 0.344ns (64.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.255     0.958    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y115        LUT4 (Prop_lut4_I0_O)        0.048     1.006 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_125/O
                         net (fo=10, routed)          0.089     1.095    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_91_alias
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.828     0.830    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram/C
                         clock pessimism             -0.234     0.597    
    SLICE_X62Y115        FDRE (Hold_fdre_C_CE)       -0.082     0.515    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.189ns (35.436%)  route 0.344ns (64.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y114        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.255     0.958    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y115        LUT4 (Prop_lut4_I0_O)        0.048     1.006 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_125/O
                         net (fo=10, routed)          0.089     1.095    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_91_alias
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.828     0.830    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y115        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram/C
                         clock pessimism             -0.234     0.597    
    SLICE_X62Y115        FDRE (Hold_fdre_C_CE)       -0.082     0.515    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X1Y15     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X1Y16     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y16     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y17     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X1Y13     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X1Y14     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y14     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y15     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y18     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y19     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y103    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y103    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X70Y102    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X70Y102    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X63Y130    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X63Y130    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X67Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X67Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y103    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y103    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X70Y102    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X70Y102    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X63Y130    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X63Y130    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X67Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X67Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[13]_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 0.746ns (7.719%)  route 8.918ns (92.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.587    11.355    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X63Y175        FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.655    41.658    cemera_inst/vga/clk_out2
    SLICE_X63Y175        FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_6/C
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.092    41.572    
    SLICE_X63Y175        FDRE (Setup_fdre_C_CE)      -0.413    41.159    cemera_inst/vga/address_reg[13]_replica_6
  -------------------------------------------------------------------
                         required time                         41.159    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.928ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[7]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 0.746ns (7.736%)  route 8.897ns (92.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.566    11.334    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X76Y155        FDRE                                         r  cemera_inst/vga/address_reg[7]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.722    41.725    cemera_inst/vga/clk_out2
    SLICE_X76Y155        FDRE                                         r  cemera_inst/vga/address_reg[7]_replica/C
                         clock pessimism              0.006    41.731    
                         clock uncertainty           -0.092    41.639    
    SLICE_X76Y155        FDRE (Setup_fdre_C_CE)      -0.377    41.262    cemera_inst/vga/address_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 29.928    

Slack (MET) :             29.976ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[15]_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.746ns (7.859%)  route 8.746ns (92.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 41.658 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.415    11.183    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X63Y174        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.655    41.658    cemera_inst/vga/clk_out2
    SLICE_X63Y174        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_6/C
                         clock pessimism              0.006    41.664    
                         clock uncertainty           -0.092    41.572    
    SLICE_X63Y174        FDRE (Setup_fdre_C_CE)      -0.413    41.159    cemera_inst/vga/address_reg[15]_replica_6
  -------------------------------------------------------------------
                         required time                         41.159    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 29.976    

Slack (MET) :             30.120ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[16]_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.746ns (7.977%)  route 8.605ns (92.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 41.661 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.274    11.042    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X63Y172        FDRE                                         r  cemera_inst/vga/address_reg[16]_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.658    41.661    cemera_inst/vga/clk_out2
    SLICE_X63Y172        FDRE                                         r  cemera_inst/vga/address_reg[16]_replica_6/C
                         clock pessimism              0.006    41.667    
                         clock uncertainty           -0.092    41.575    
    SLICE_X63Y172        FDRE (Setup_fdre_C_CE)      -0.413    41.162    cemera_inst/vga/address_reg[16]_replica_6
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 30.120    

Slack (MET) :             30.189ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[16]_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.746ns (8.187%)  route 8.366ns (91.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.035    10.803    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X64Y73         FDRE                                         r  cemera_inst/vga/address_reg[16]_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.494    41.497    cemera_inst/vga/clk_out2
    SLICE_X64Y73         FDRE                                         r  cemera_inst/vga/address_reg[16]_replica_7/C
                         clock pessimism             -0.001    41.496    
                         clock uncertainty           -0.092    41.405    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.413    40.992    cemera_inst/vga/address_reg[16]_replica_7
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                 30.189    

Slack (MET) :             30.195ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[17]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 0.746ns (8.155%)  route 8.401ns (91.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.070    10.838    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X62Y67         FDRE                                         r  cemera_inst/vga/address_reg[17]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.500    41.503    cemera_inst/vga/clk_out2
    SLICE_X62Y67         FDRE                                         r  cemera_inst/vga/address_reg[17]_replica/C
                         clock pessimism             -0.001    41.502    
                         clock uncertainty           -0.092    41.411    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.377    41.034    cemera_inst/vga/address_reg[17]_replica
  -------------------------------------------------------------------
                         required time                         41.034    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 30.195    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[10]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.746ns (8.002%)  route 8.576ns (91.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 41.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.245    11.013    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X75Y155        FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.722    41.725    cemera_inst/vga/clk_out2
    SLICE_X75Y155        FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_1/C
                         clock pessimism              0.006    41.731    
                         clock uncertainty           -0.092    41.639    
    SLICE_X75Y155        FDRE (Setup_fdre_C_CE)      -0.413    41.226    cemera_inst/vga/address_reg[10]_replica_1
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.221ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[7]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.746ns (8.144%)  route 8.414ns (91.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.083    10.851    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.575    41.578    cemera_inst/vga/clk_out2
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_1/C
                         clock pessimism             -0.001    41.577    
                         clock uncertainty           -0.092    41.486    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.413    41.073    cemera_inst/vga/address_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                 30.221    

Slack (MET) :             30.221ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[8]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.746ns (8.144%)  route 8.414ns (91.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.689     1.691    cemera_inst/vga/clk_out2
    SLICE_X73Y119        FDRE                                         r  cemera_inst/vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.419     2.110 f  cemera_inst/vga/hCounter_reg[8]/Q
                         net (fo=10, routed)          1.331     3.441    cemera_inst/vga/hCounter[8]
    SLICE_X73Y118        LUT5 (Prop_lut5_I1_O)        0.327     3.768 r  cemera_inst/vga/address[0]_i_2/O
                         net (fo=248, routed)         7.083    10.851    cemera_inst/vga/address[0]_i_2_n_0
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[8]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.575    41.578    cemera_inst/vga/clk_out2
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[8]_replica_1/C
                         clock pessimism             -0.001    41.577    
                         clock uncertainty           -0.092    41.486    
    SLICE_X72Y74         FDRE (Setup_fdre_C_CE)      -0.413    41.073    cemera_inst/vga/address_reg[8]_replica_1
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                 30.221    

Slack (MET) :             30.251ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[7]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 0.773ns (8.486%)  route 8.337ns (91.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.694     1.696    cemera_inst/vga/clk_out2
    SLICE_X74Y117        FDRE                                         r  cemera_inst/vga/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y117        FDRE (Prop_fdre_C_Q)         0.478     2.174 r  cemera_inst/vga/vCounter_reg[8]/Q
                         net (fo=5, routed)           0.838     3.012    cemera_inst/vga/vCounter[8]
    SLICE_X74Y118        LUT5 (Prop_lut5_I1_O)        0.295     3.307 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=249, routed)         7.498    10.806    cemera_inst/vga/clear
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.575    41.578    cemera_inst/vga/clk_out2
    SLICE_X72Y74         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_1/C
                         clock pessimism             -0.001    41.577    
                         clock uncertainty           -0.092    41.486    
    SLICE_X72Y74         FDRE (Setup_fdre_C_R)       -0.429    41.057    cemera_inst/vga/address_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         41.057    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 30.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y113        FDRE                                         r  cemera_inst/vga/left_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[12]/Q
                         net (fo=2, routed)           0.101     0.804    cemera_inst/vga/left_count[12]
    SLICE_X70Y113        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X70Y113        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[12]/C
                         clock pessimism             -0.258     0.575    
    SLICE_X70Y113        FDRE (Hold_fdre_C_D)         0.083     0.658    cemera_inst/vga/left_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y114        FDRE                                         r  cemera_inst/vga/left_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[16]/Q
                         net (fo=2, routed)           0.101     0.804    cemera_inst/vga/left_count[16]
    SLICE_X70Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X70Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[16]/C
                         clock pessimism             -0.258     0.575    
    SLICE_X70Y114        FDRE (Hold_fdre_C_D)         0.083     0.658    cemera_inst/vga/left_pixel_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.562     0.564    cemera_inst/vga/clk_out2
    SLICE_X71Y111        FDRE                                         r  cemera_inst/vga/left_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cemera_inst/vga/left_count_reg[4]/Q
                         net (fo=2, routed)           0.101     0.806    cemera_inst/vga/left_count[4]
    SLICE_X70Y111        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/vga/clk_out2
    SLICE_X70Y111        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[4]/C
                         clock pessimism             -0.259     0.577    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.083     0.660    cemera_inst/vga/left_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.561     0.563    cemera_inst/vga/clk_out2
    SLICE_X71Y112        FDRE                                         r  cemera_inst/vga/left_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  cemera_inst/vga/left_count_reg[8]/Q
                         net (fo=2, routed)           0.101     0.805    cemera_inst/vga/left_count[8]
    SLICE_X70Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.832     0.834    cemera_inst/vga/clk_out2
    SLICE_X70Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[8]/C
                         clock pessimism             -0.258     0.576    
    SLICE_X70Y112        FDRE (Hold_fdre_C_D)         0.083     0.659    cemera_inst/vga/left_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cemera_inst/vga/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.586     0.588    cemera_inst/vga/clk_out2
    SLICE_X75Y118        FDRE                                         r  cemera_inst/vga/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDRE (Prop_fdre_C_Q)         0.141     0.729 r  cemera_inst/vga/vCounter_reg[3]/Q
                         net (fo=6, routed)           0.099     0.828    cemera_inst/vga/vCounter[3]
    SLICE_X74Y118        LUT5 (Prop_lut5_I2_O)        0.045     0.873 r  cemera_inst/vga/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.873    cemera_inst/vga/vCounter[4]_i_1_n_0
    SLICE_X74Y118        FDRE                                         r  cemera_inst/vga/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.857     0.859    cemera_inst/vga/clk_out2
    SLICE_X74Y118        FDRE                                         r  cemera_inst/vga/vCounter_reg[4]/C
                         clock pessimism             -0.258     0.601    
    SLICE_X74Y118        FDRE (Hold_fdre_C_D)         0.120     0.721    cemera_inst/vga/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cemera_inst/vga/right_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/right_pixel_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.587     0.589    cemera_inst/vga/clk_out2
    SLICE_X72Y113        FDRE                                         r  cemera_inst/vga/right_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y113        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  cemera_inst/vga/right_count_reg[16]/Q
                         net (fo=2, routed)           0.128     0.858    cemera_inst/vga/right_count[16]
    SLICE_X75Y113        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.860     0.862    cemera_inst/vga/clk_out2
    SLICE_X75Y113        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[16]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.071     0.700    cemera_inst/vga/right_pixel_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cemera_inst/vga/right_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/right_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.362%)  route 0.134ns (48.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.589     0.591    cemera_inst/vga/clk_out2
    SLICE_X72Y110        FDRE                                         r  cemera_inst/vga/right_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/vga/right_count_reg[1]/Q
                         net (fo=2, routed)           0.134     0.865    cemera_inst/vga/right_count[1]
    SLICE_X75Y110        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.864     0.866    cemera_inst/vga/clk_out2
    SLICE_X75Y110        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[1]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X75Y110        FDRE (Hold_fdre_C_D)         0.071     0.703    cemera_inst/vga/right_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cemera_inst/vga/middle_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/middle_pixel_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.591     0.593    cemera_inst/vga/clk_out2
    SLICE_X74Y110        FDRE                                         r  cemera_inst/vga/middle_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.164     0.757 r  cemera_inst/vga/middle_count_reg[2]/Q
                         net (fo=2, routed)           0.061     0.818    cemera_inst/vga/middle_count[2]
    SLICE_X75Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.864     0.866    cemera_inst/vga/clk_out2
    SLICE_X75Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[2]/C
                         clock pessimism             -0.260     0.606    
    SLICE_X75Y110        FDRE (Hold_fdre_C_D)         0.047     0.653    cemera_inst/vga/middle_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[4]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.392ns (71.429%)  route 0.157ns (28.571%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.567     0.569    cemera_inst/vga/clk_out2
    SLICE_X71Y99         FDRE                                         r  cemera_inst/vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 f  cemera_inst/vga/address_reg[0]/Q
                         net (fo=1, routed)           0.156     0.866    cemera_inst/vga/address_reg_n_0_[0]
    SLICE_X71Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  cemera_inst/vga/address[0]_i_4/O
                         net (fo=1, routed)           0.000     0.911    cemera_inst/vga/address[0]_i_4_n_0
    SLICE_X71Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.063 r  cemera_inst/vga/address_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.063    cemera_inst/vga/address_reg[0]_i_3_n_0
    SLICE_X71Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.117 r  cemera_inst/vga/address_reg[4]_i_1/O[0]
                         net (fo=11, routed)          0.000     1.117    cemera_inst/vga/address_reg[4]_i_1_n_7
    SLICE_X71Y100        FDRE                                         r  cemera_inst/vga/address_reg[4]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.837     0.839    cemera_inst/vga/clk_out2
    SLICE_X71Y100        FDRE                                         r  cemera_inst/vga/address_reg[4]_replica_4/C
                         clock pessimism              0.000     0.839    
    SLICE_X71Y100        FDRE (Hold_fdre_C_D)         0.102     0.941    cemera_inst/vga/address_reg[4]_replica_4
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cemera_inst/vga/right_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/right_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.698%)  route 0.127ns (47.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.588     0.590    cemera_inst/vga/clk_out2
    SLICE_X72Y112        FDRE                                         r  cemera_inst/vga/right_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y112        FDRE (Prop_fdre_C_Q)         0.141     0.731 r  cemera_inst/vga/right_count_reg[11]/Q
                         net (fo=2, routed)           0.127     0.857    cemera_inst/vga/right_count[11]
    SLICE_X75Y113        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.860     0.862    cemera_inst/vga/clk_out2
    SLICE_X75Y113        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[11]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X75Y113        FDRE (Hold_fdre_C_D)         0.047     0.676    cemera_inst/vga/right_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    cemera_inst/clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X76Y111    cemera_inst/car_run_or_stop/speed_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y91     cemera_inst/configs/clock_20k_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y91     cemera_inst/configs/clock_20k_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y91     cemera_inst/configs/clock_20k_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y111    cemera_inst/car_run_or_stop/speed_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y111    cemera_inst/car_run_or_stop/speed_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y111    cemera_inst/car_run_or_stop/speed_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y111    cemera_inst/car_run_or_stop/speed_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.865ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_rstn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.014ns (20.637%)  route 3.899ns (79.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 r  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 f  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 f  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 f  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.670     5.607    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.731 r  cemera_inst/power/camera_rstn_reg_i_1/O
                         net (fo=2, routed)           0.817     6.548    cemera_inst/power/camera_rstn_reg_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.515    21.518    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
                         clock pessimism              0.079    21.597    
                         clock uncertainty           -0.081    21.516    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.103    21.413    cemera_inst/power/camera_rstn_reg_reg
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 14.865    

Slack (MET) :             14.871ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_rstn_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.014ns (20.670%)  route 3.892ns (79.330%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 r  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 f  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 f  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 f  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.670     5.607    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.731 r  cemera_inst/power/camera_rstn_reg_i_1/O
                         net (fo=2, routed)           0.809     6.540    cemera_inst/power/camera_rstn_reg_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.515    21.518    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
                         clock pessimism              0.079    21.597    
                         clock uncertainty           -0.081    21.516    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.105    21.411    cemera_inst/power/camera_rstn_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 14.871    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.546%)  route 3.057ns (77.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.645     5.582    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[0]/C
                         clock pessimism              0.096    21.609    
                         clock uncertainty           -0.081    21.528    
    SLICE_X46Y93         FDRE (Setup_fdre_C_CE)      -0.169    21.359    cemera_inst/power/cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.546%)  route 3.057ns (77.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.645     5.582    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[1]/C
                         clock pessimism              0.096    21.609    
                         clock uncertainty           -0.081    21.528    
    SLICE_X46Y93         FDRE (Setup_fdre_C_CE)      -0.169    21.359    cemera_inst/power/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.546%)  route 3.057ns (77.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.645     5.582    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/C
                         clock pessimism              0.096    21.609    
                         clock uncertainty           -0.081    21.528    
    SLICE_X46Y93         FDRE (Setup_fdre_C_CE)      -0.169    21.359    cemera_inst/power/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.546%)  route 3.057ns (77.454%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.645     5.582    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/C
                         clock pessimism              0.096    21.609    
                         clock uncertainty           -0.081    21.528    
    SLICE_X46Y93         FDRE (Setup_fdre_C_CE)      -0.169    21.359    cemera_inst/power/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.605%)  route 3.047ns (77.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.634     5.572    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/C
                         clock pessimism              0.121    21.634    
                         clock uncertainty           -0.081    21.553    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    21.384    cemera_inst/power/cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                         21.384    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                 15.813    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.605%)  route 3.047ns (77.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.634     5.572    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[13]/C
                         clock pessimism              0.121    21.634    
                         clock uncertainty           -0.081    21.553    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    21.384    cemera_inst/power/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         21.384    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                 15.813    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.605%)  route 3.047ns (77.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.634     5.572    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/C
                         clock pessimism              0.121    21.634    
                         clock uncertainty           -0.081    21.553    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    21.384    cemera_inst/power/cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                         21.384    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                 15.813    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.605%)  route 3.047ns (77.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518     2.152 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.677     2.830    cemera_inst/power/cnt2_reg[15]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.954 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.797     3.751    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.875 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.938     4.813    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.937 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.634     5.572    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.510    21.513    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
                         clock pessimism              0.121    21.634    
                         clock uncertainty           -0.081    21.553    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    21.384    cemera_inst/power/cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         21.384    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                 15.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.567     0.569    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 f  cemera_inst/power/cnt1_reg[14]/Q
                         net (fo=3, routed)           0.132     0.842    cemera_inst/power/cnt1_reg[14]
    SLICE_X44Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.887 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.000     0.887    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.837     0.839    cemera_inst/power/clk_out3
    SLICE_X44Y97         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
                         clock pessimism             -0.254     0.585    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.091     0.676    cemera_inst/power/camera_pwnd_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/cnt1_reg[3]/Q
                         net (fo=1, routed)           0.108     0.817    cemera_inst/power/cnt1_reg_n_0_[3]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.925 r  cemera_inst/power/cnt1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.925    cemera_inst/power/cnt1_reg[0]_i_2_n_4
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.105     0.673    cemera_inst/power/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/cnt1_reg[4]/Q
                         net (fo=1, routed)           0.105     0.814    cemera_inst/power/cnt1_reg_n_0_[4]
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.929 r  cemera_inst/power/cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.929    cemera_inst/power/cnt1_reg[4]_i_1_n_7
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X45Y96         FDRE (Hold_fdre_C_D)         0.105     0.673    cemera_inst/power/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/cnt1_reg[2]/Q
                         net (fo=1, routed)           0.109     0.818    cemera_inst/power/cnt1_reg_n_0_[2]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.929 r  cemera_inst/power/cnt1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.929    cemera_inst/power/cnt1_reg[0]_i_2_n_5
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.105     0.673    cemera_inst/power/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.567     0.569    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  cemera_inst/power/cnt1_reg[11]/Q
                         net (fo=2, routed)           0.119     0.829    cemera_inst/power/cnt1_reg[11]
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.937 r  cemera_inst/power/cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.937    cemera_inst/power/cnt1_reg[8]_i_1_n_4
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.837     0.839    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.105     0.674    cemera_inst/power/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.567     0.569    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  cemera_inst/power/cnt1_reg[15]/Q
                         net (fo=3, routed)           0.120     0.830    cemera_inst/power/cnt1_reg[15]
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.938 r  cemera_inst/power/cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.938    cemera_inst/power/cnt1_reg[12]_i_1_n_4
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.837     0.839    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.105     0.674    cemera_inst/power/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.120     0.829    cemera_inst/power/cnt1_reg[7]
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.937 r  cemera_inst/power/cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.937    cemera_inst/power/cnt1_reg[4]_i_1_n_4
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X45Y96         FDRE (Hold_fdre_C_D)         0.105     0.673    cemera_inst/power/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.564     0.566    cemera_inst/power/clk_out3
    SLICE_X46Y95         FDRE                                         r  cemera_inst/power/cnt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  cemera_inst/power/cnt2_reg[10]/Q
                         net (fo=2, routed)           0.125     0.855    cemera_inst/power/cnt2_reg[10]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  cemera_inst/power/cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.965    cemera_inst/power/cnt2_reg[8]_i_1_n_5
    SLICE_X46Y95         FDRE                                         r  cemera_inst/power/cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.835     0.837    cemera_inst/power/clk_out3
    SLICE_X46Y95         FDRE                                         r  cemera_inst/power/cnt2_reg[10]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.134     0.700    cemera_inst/power/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.564     0.566    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  cemera_inst/power/cnt2_reg[14]/Q
                         net (fo=2, routed)           0.125     0.855    cemera_inst/power/cnt2_reg[14]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  cemera_inst/power/cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.965    cemera_inst/power/cnt2_reg[12]_i_1_n_5
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.835     0.837    cemera_inst/power/clk_out3
    SLICE_X46Y96         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.134     0.700    cemera_inst/power/cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.564     0.566    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  cemera_inst/power/cnt2_reg[2]/Q
                         net (fo=2, routed)           0.125     0.855    cemera_inst/power/cnt2_reg[2]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  cemera_inst/power/cnt2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.965    cemera_inst/power/cnt2_reg[0]_i_2_n_5
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.835     0.837    cemera_inst/power/clk_out3
    SLICE_X46Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.134     0.700    cemera_inst/power/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    cemera_inst/clk/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y96     cemera_inst/power/camera_pwnd_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y97     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y95     cemera_inst/power/cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y97     cemera_inst/power/cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y97     cemera_inst/power/cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y98     cemera_inst/power/cnt1_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y96     cemera_inst/power/camera_pwnd_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y96     cemera_inst/power/camera_pwnd_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y97     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y97     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y95     cemera_inst/power/cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y95     cemera_inst/power/cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y96     cemera_inst/power/camera_pwnd_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y96     cemera_inst/power/camera_pwnd_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y97     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y97     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y95     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y95     cemera_inst/power/cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y95     cemera_inst/power/cnt1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cemera_inst/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          766  Failing Endpoints,  Worst Slack       -1.951ns,  Total Violation    -1109.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.951ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[14]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.882ns  (logic 0.580ns (20.123%)  route 2.302ns (79.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 43.292 - 41.667 ) 
    Source Clock Delay      (SCD):    1.604ns = ( 41.604 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.602    41.604    cemera_inst/vga/clk_out2
    SLICE_X71Y122        FDRE                                         r  cemera_inst/vga/address_reg[14]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.456    42.060 f  cemera_inst/vga/address_reg[14]_replica_9/Q
                         net (fo=15, routed)          1.275    43.335    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/out[13]_repN_9_alias
    SLICE_X75Y124        LUT6 (Prop_lut6_I0_O)        0.124    43.459 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           1.028    44.486    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb
    RAMB36_X3Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.622    43.292    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.191    
                         clock uncertainty           -0.213    42.978    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.535    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.535    
                         arrival time                         -44.486    
  -------------------------------------------------------------------
                         slack                                 -1.951    

Slack (VIOLATED) :        -1.932ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[18]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.974%)  route 2.185ns (79.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 43.284 - 41.667 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 41.694 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.692    41.694    cemera_inst/vga/clk_out2
    SLICE_X77Y131        FDRE                                         r  cemera_inst/vga/address_reg[18]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDRE (Prop_fdre_C_Q)         0.456    42.150 f  cemera_inst/vga/address_reg[18]_replica_6/Q
                         net (fo=7, routed)           1.246    43.396    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/out[17]_repN_6_alias
    SLICE_X70Y133        LUT6 (Prop_lut6_I3_O)        0.124    43.520 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.939    44.459    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/ramloop[32].ram.ram_enb
    RAMB36_X2Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614    43.284    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.183    
                         clock uncertainty           -0.213    42.970    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.527    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.527    
                         arrival time                         -44.459    
  -------------------------------------------------------------------
                         slack                                 -1.932    

Slack (VIOLATED) :        -1.919ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[16]_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.751ns  (logic 0.580ns (21.086%)  route 2.171ns (78.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 43.211 - 41.667 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 41.622 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.620    41.622    cemera_inst/vga/clk_out2
    SLICE_X67Y100        FDRE                                         r  cemera_inst/vga/address_reg[16]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.456    42.078 f  cemera_inst/vga/address_reg[16]_replica_11/Q
                         net (fo=13, routed)          1.252    43.330    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/out[15]_repN_11_alias
    SLICE_X62Y103        LUT6 (Prop_lut6_I4_O)        0.124    43.454 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.918    44.373    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/ramloop[42].ram.ram_enb
    RAMB36_X1Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.541    43.211    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.110    
                         clock uncertainty           -0.213    42.897    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.454    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.454    
                         arrival time                         -44.373    
  -------------------------------------------------------------------
                         slack                                 -1.919    

Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[18]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.913ns  (logic 0.580ns (19.911%)  route 2.333ns (80.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 43.384 - 41.667 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 41.619 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.617    41.619    cemera_inst/vga/clk_out2
    SLICE_X69Y139        FDRE                                         r  cemera_inst/vga/address_reg[18]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y139        FDRE (Prop_fdre_C_Q)         0.456    42.075 r  cemera_inst/vga/address_reg[18]_replica_4/Q
                         net (fo=8, routed)           1.627    43.702    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/out[17]_repN_4_alias
    SLICE_X62Y157        LUT6 (Prop_lut6_I2_O)        0.124    43.826 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.706    44.532    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ramloop[43].ram.ram_enb
    RAMB36_X1Y31         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.715    43.384    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.283    
                         clock uncertainty           -0.213    43.070    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.627    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.627    
                         arrival time                         -44.532    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[18]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.721ns  (logic 0.704ns (25.869%)  route 2.017ns (74.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 43.205 - 41.667 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 41.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.610    41.612    cemera_inst/vga/clk_out2
    SLICE_X69Y132        FDRE                                         r  cemera_inst/vga/address_reg[18]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y132        FDRE (Prop_fdre_C_Q)         0.456    42.068 r  cemera_inst/vga/address_reg[18]_replica_10/Q
                         net (fo=2, routed)           0.810    42.878    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/out[17]_repN_10_alias
    SLICE_X62Y136        LUT2 (Prop_lut2_I1_O)        0.124    43.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_comp_1/O
                         net (fo=1, routed)           0.436    43.438    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/ramloop[3].ram.ram_enb_repN
    SLICE_X62Y136        LUT6 (Prop_lut6_I4_O)        0.124    43.562 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_comp_1/O
                         net (fo=1, routed)           0.771    44.333    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[74]
    RAMB18_X1Y54         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.535    43.205    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y54         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.104    
                         clock uncertainty           -0.213    42.891    
    RAMB18_X1Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.448    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -44.333    
  -------------------------------------------------------------------
                         slack                                 -1.885    

Slack (VIOLATED) :        -1.873ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.720ns  (logic 0.580ns (21.322%)  route 2.140ns (78.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 43.301 - 41.667 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 41.697 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.695    41.697    cemera_inst/vga/clk_out2
    SLICE_X77Y133        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_fdre_C_Q)         0.456    42.153 f  cemera_inst/vga/address_reg[17]_replica_6/Q
                         net (fo=6, routed)           1.369    43.522    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/out[16]_repN_6_alias
    SLICE_X80Y142        LUT6 (Prop_lut6_I3_O)        0.124    43.646 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.771    44.417    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/ramloop[39].ram.ram_enb
    RAMB36_X3Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.631    43.301    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.200    
                         clock uncertainty           -0.213    42.987    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.544    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.544    
                         arrival time                         -44.417    
  -------------------------------------------------------------------
                         slack                                 -1.873    

Slack (VIOLATED) :        -1.862ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.780ns  (logic 0.580ns (20.860%)  route 2.200ns (79.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 43.287 - 41.667 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 41.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.610    41.612    cemera_inst/vga/clk_out2
    SLICE_X71Y117        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_fdre_C_Q)         0.456    42.068 f  cemera_inst/vga/address_reg[17]_replica_15/Q
                         net (fo=12, routed)          1.427    43.495    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/out[16]_repN_15_alias
    SLICE_X73Y117        LUT6 (Prop_lut6_I3_O)        0.124    43.619 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.773    44.393    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/ramloop[40].ram.ram_enb
    RAMB36_X2Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.617    43.287    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.186    
                         clock uncertainty           -0.213    42.973    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.530    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.530    
                         arrival time                         -44.392    
  -------------------------------------------------------------------
                         slack                                 -1.862    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[18]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.658%)  route 2.098ns (78.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 43.200 - 41.667 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 41.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.610    41.612    cemera_inst/vga/clk_out2
    SLICE_X69Y132        FDRE                                         r  cemera_inst/vga/address_reg[18]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y132        FDRE (Prop_fdre_C_Q)         0.456    42.068 f  cemera_inst/vga/address_reg[18]_replica_10/Q
                         net (fo=2, routed)           1.109    43.177    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/out[17]_repN_10_alias
    SLICE_X69Y128        LUT6 (Prop_lut6_I3_O)        0.124    43.301 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21/O
                         net (fo=1, routed)           0.989    44.290    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ramloop[37].ram.ram_enb
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.530    43.200    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.099    
                         clock uncertainty           -0.213    42.886    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.443    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.443    
                         arrival time                         -44.290    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.840ns  (logic 0.580ns (20.420%)  route 2.260ns (79.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 43.385 - 41.667 ) 
    Source Clock Delay      (SCD):    1.618ns = ( 41.618 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.616    41.618    cemera_inst/vga/clk_out2
    SLICE_X71Y138        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.456    42.074 r  cemera_inst/vga/address_reg[17]_replica_4/Q
                         net (fo=8, routed)           1.587    43.661    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/out[16]_repN_4_alias
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.124    43.785 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.674    44.458    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ramloop[24].ram.ram_enb
    RAMB36_X1Y30         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.716    43.385    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.284    
                         clock uncertainty           -0.213    43.071    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.628    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.628    
                         arrival time                         -44.458    
  -------------------------------------------------------------------
                         slack                                 -1.830    

Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[13]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.656ns  (logic 0.580ns (21.833%)  route 2.076ns (78.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 43.216 - 41.667 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 41.622 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.620    41.622    cemera_inst/vga/clk_out2
    SLICE_X67Y101        FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.456    42.078 f  cemera_inst/vga/address_reg[13]_replica_3/Q
                         net (fo=7, routed)           1.264    43.342    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out[12]_repN_3_alias
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    43.466 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.812    44.278    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ramloop[11].ram.ram_enb
    RAMB36_X1Y17         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.546    43.216    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.114    
                         clock uncertainty           -0.213    42.902    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.459    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -44.278    
  -------------------------------------------------------------------
                         slack                                 -1.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[6]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.647     0.649    cemera_inst/vga/clk_out2
    SLICE_X65Y152        FDRE                                         r  cemera_inst/vga/address_reg[6]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y152        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  cemera_inst/vga/address_reg[6]_replica_2/Q
                         net (fo=5, routed)           0.596     1.386    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/out[5]_repN_2_alias
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.868     0.870    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.213     1.138    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.321    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[15]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.875%)  route 0.695ns (83.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.599     0.601    cemera_inst/vga/clk_out2
    SLICE_X81Y100        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  cemera_inst/vga/address_reg[15]_replica_5/Q
                         net (fo=3, routed)           0.695     1.436    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/out[14]_repN_5_alias
    RAMB36_X3Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.913     0.915    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.970    
                         clock uncertainty            0.213     1.183    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.366    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.580%)  route 0.618ns (81.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.668     0.670    cemera_inst/vga/clk_out2
    SLICE_X77Y150        FDRE                                         r  cemera_inst/vga/address_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  cemera_inst/vga/address_reg[1]_replica/Q
                         net (fo=2, routed)           0.618     1.429    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/out[0]_repN_alias
    RAMB36_X2Y29         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.905     0.907    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.962    
                         clock uncertainty            0.213     1.175    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.358    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.930%)  route 0.604ns (81.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.646     0.648    cemera_inst/vga/clk_out2
    SLICE_X65Y153        FDRE                                         r  cemera_inst/vga/address_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  cemera_inst/vga/address_reg[12]_replica_2/Q
                         net (fo=5, routed)           0.604     1.393    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/out[11]_repN_2_alias
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.868     0.870    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.213     1.138    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.321    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[1]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.021%)  route 0.687ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.601     0.603    cemera_inst/vga/clk_out2
    SLICE_X83Y108        FDRE                                         r  cemera_inst/vga/address_reg[1]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  cemera_inst/vga/address_reg[1]_replica_6/Q
                         net (fo=3, routed)           0.687     1.431    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/out[0]_repN_6_alias
    RAMB36_X3Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.905     0.907    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.962    
                         clock uncertainty            0.213     1.175    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.358    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[11]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.127%)  route 0.682ns (82.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.592     0.594    cemera_inst/vga/clk_out2
    SLICE_X83Y122        FDRE                                         r  cemera_inst/vga/address_reg[11]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cemera_inst/vga/address_reg[11]_replica_8/Q
                         net (fo=3, routed)           0.682     1.417    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/out[10]_repN_8_alias
    RAMB36_X2Y25         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.890     0.892    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.947    
                         clock uncertainty            0.213     1.160    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.343    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[8]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.601     0.603    cemera_inst/vga/clk_out2
    SLICE_X82Y108        FDRE                                         r  cemera_inst/vga/address_reg[8]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  cemera_inst/vga/address_reg[8]_replica_7/Q
                         net (fo=3, routed)           0.696     1.439    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out[7]_repN_7_alias
    RAMB36_X3Y21         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.912     0.914    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.969    
                         clock uncertainty            0.213     1.182    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.365    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[4]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.013%)  route 0.688ns (82.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.598     0.600    cemera_inst/vga/clk_out2
    SLICE_X82Y134        FDRE                                         r  cemera_inst/vga/address_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  cemera_inst/vga/address_reg[4]_replica_6/Q
                         net (fo=3, routed)           0.688     1.428    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/out[3]_repN_6_alias
    RAMB36_X3Y24         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.900     0.902    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.213     1.170    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.353    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[7]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.176%)  route 0.731ns (83.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.552     0.554    cemera_inst/vga/clk_out2
    SLICE_X68Y126        FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y126        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/vga/address_reg[7]_replica_9/Q
                         net (fo=5, routed)           0.731     1.425    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/out[6]_repN_9_alias
    RAMB36_X2Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.896     0.898    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.953    
                         clock uncertainty            0.213     1.166    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.349    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[3]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.847%)  route 0.696ns (83.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.598     0.600    cemera_inst/vga/clk_out2
    SLICE_X82Y134        FDRE                                         r  cemera_inst/vga/address_reg[3]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  cemera_inst/vga/address_reg[3]_replica_6/Q
                         net (fo=3, routed)           0.696     1.437    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/out[2]_repN_6_alias
    RAMB36_X3Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.907     0.909    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.964    
                         clock uncertainty            0.213     1.177    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.360    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -2.478ns,  Total Violation      -35.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.478ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.689ns  (logic 0.704ns (19.083%)  route 2.985ns (80.917%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 961.507 - 960.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 959.935 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.600   959.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.456   960.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          1.148   961.539    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X65Y107        LUT4 (Prop_lut4_I2_O)        0.124   961.663 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.128   962.791    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X70Y85         LUT6 (Prop_lut6_I1_O)        0.124   962.915 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.710   963.625    cemera_inst/vga/doutb[0]
    SLICE_X71Y85         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.504   961.507    cemera_inst/vga/clk_out2
    SLICE_X71Y85         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/C
                         clock pessimism             -0.101   961.406    
                         clock uncertainty           -0.213   961.193    
    SLICE_X71Y85         FDRE (Setup_fdre_C_D)       -0.047   961.146    cemera_inst/vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        961.147    
                         arrival time                        -963.625    
  -------------------------------------------------------------------
                         slack                                 -2.478    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.668ns  (logic 1.207ns (32.903%)  route 2.461ns (67.097%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 961.482 - 960.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 959.935 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.600   959.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.456   960.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          1.176   961.567    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124   961.691 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.691    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13_n_0
    SLICE_X64Y126        MUXF7 (Prop_muxf7_I1_O)      0.217   961.908 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   961.908    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X64Y126        MUXF8 (Prop_muxf8_I1_O)      0.094   962.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.662   962.664    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.316   962.980 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.624   963.604    cemera_inst/vga/doutb[4]
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.479   961.482    cemera_inst/vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]/C
                         clock pessimism             -0.101   961.380    
                         clock uncertainty           -0.213   961.168    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)       -0.036   961.132    cemera_inst/vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                        961.132    
                         arrival time                        -963.604    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.668ns  (logic 1.207ns (32.903%)  route 2.461ns (67.097%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 961.482 - 960.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 959.935 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.600   959.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.456   960.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          1.176   961.567    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y126        LUT6 (Prop_lut6_I4_O)        0.124   961.691 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.691    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_13_n_0
    SLICE_X64Y126        MUXF7 (Prop_muxf7_I1_O)      0.217   961.908 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   961.908    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X64Y126        MUXF8 (Prop_muxf8_I1_O)      0.094   962.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.662   962.664    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.316   962.980 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.624   963.604    cemera_inst/vga/doutb[4]
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.479   961.482    cemera_inst/vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
                         clock pessimism             -0.101   961.380    
                         clock uncertainty           -0.213   961.168    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)       -0.013   961.155    cemera_inst/vga/vga_green_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.155    
                         arrival time                        -963.604    
  -------------------------------------------------------------------
                         slack                                 -2.449    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.558ns  (logic 1.045ns (29.372%)  route 2.513ns (70.627%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 961.482 - 960.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 959.949 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614   959.949    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y113        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.456   960.405 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          1.270   961.675    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X61Y131        MUXF8 (Prop_muxf8_S_O)       0.273   961.948 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.616   962.564    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.316   962.880 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.627   963.507    cemera_inst/vga/doutb[8]
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.479   961.482    cemera_inst/vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
                         clock pessimism             -0.101   961.380    
                         clock uncertainty           -0.213   961.168    
    SLICE_X60Y125        FDRE (Setup_fdre_C_D)       -0.030   961.138    cemera_inst/vga/vga_red_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.138    
                         arrival time                        -963.507    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.301ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.633ns  (logic 0.704ns (19.377%)  route 2.929ns (80.623%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 961.597 - 960.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 959.935 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.600   959.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.456   960.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          1.627   962.018    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X72Y103        LUT4 (Prop_lut4_I2_O)        0.124   962.142 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.783   962.925    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I1_O)        0.124   963.049 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.519   963.569    cemera_inst/vga/doutb[1]
    SLICE_X76Y96         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.594   961.597    cemera_inst/vga/clk_out2
    SLICE_X76Y96         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/C
                         clock pessimism             -0.101   961.496    
                         clock uncertainty           -0.213   961.284    
    SLICE_X76Y96         FDRE (Setup_fdre_C_D)       -0.016   961.268    cemera_inst/vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                        961.268    
                         arrival time                        -963.568    
  -------------------------------------------------------------------
                         slack                                 -2.301    

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.472ns  (logic 1.045ns (30.097%)  route 2.427ns (69.903%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 961.482 - 960.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 959.949 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.614   959.949    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y113        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.456   960.405 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          1.270   961.675    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X61Y131        MUXF8 (Prop_muxf8_S_O)       0.273   961.948 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.616   962.564    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.316   962.880 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.541   963.421    cemera_inst/vga/doutb[8]
    SLICE_X58Y125        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.479   961.482    cemera_inst/vga/clk_out2
    SLICE_X58Y125        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]/C
                         clock pessimism             -0.101   961.380    
                         clock uncertainty           -0.213   961.168    
    SLICE_X58Y125        FDRE (Setup_fdre_C_D)       -0.016   961.152    cemera_inst/vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                        961.152    
                         arrival time                        -963.421    
  -------------------------------------------------------------------
                         slack                                 -2.270    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.390ns  (logic 1.155ns (34.071%)  route 2.235ns (65.929%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 961.484 - 960.000 ) 
    Source Clock Delay      (SCD):    1.602ns = ( 959.935 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.600   959.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.456   960.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          1.378   961.770    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X58Y121        MUXF7 (Prop_muxf7_S_O)       0.292   962.062 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000   962.062    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_9_n_0
    SLICE_X58Y121        MUXF8 (Prop_muxf8_I1_O)      0.088   962.150 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.532   962.682    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X60Y127        LUT6 (Prop_lut6_I5_O)        0.319   963.001 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.324   963.325    cemera_inst/vga/doutb[9]
    SLICE_X58Y126        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.481   961.484    cemera_inst/vga/clk_out2
    SLICE_X58Y126        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
                         clock pessimism             -0.101   961.382    
                         clock uncertainty           -0.213   961.170    
    SLICE_X58Y126        FDRE (Setup_fdre_C_D)       -0.013   961.157    cemera_inst/vga/vga_red_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.157    
                         arrival time                        -963.325    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.425ns  (logic 1.381ns (40.320%)  route 2.044ns (59.680%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 961.486 - 960.000 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 959.943 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.608   959.943    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y131        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.419   960.362 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_psbram_2/Q
                         net (fo=1, routed)           1.100   961.462    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[8]
    SLICE_X64Y127        LUT6 (Prop_lut6_I3_O)        0.297   961.759 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   961.759    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_11_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245   962.004 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   962.004    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104   962.108 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.944   963.052    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X63Y123        LUT6 (Prop_lut6_I3_O)        0.316   963.368 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000   963.368    cemera_inst/vga/doutb[10]
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.483   961.486    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
                         clock pessimism             -0.101   961.384    
                         clock uncertainty           -0.213   961.172    
    SLICE_X63Y123        FDRE (Setup_fdre_C_D)        0.029   961.201    cemera_inst/vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                        961.201    
                         arrival time                        -963.368    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.359ns  (logic 1.238ns (36.856%)  route 2.121ns (63.144%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 961.490 - 960.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 959.946 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.611   959.946    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y134        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.456   960.402 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]_replica/Q
                         net (fo=16, routed)          1.056   961.458    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]_repN
    SLICE_X65Y132        LUT6 (Prop_lut6_I2_O)        0.124   961.582 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000   961.582    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0
    SLICE_X65Y132        MUXF7 (Prop_muxf7_I0_O)      0.238   961.820 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   961.820    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X65Y132        MUXF8 (Prop_muxf8_I0_O)      0.104   961.924 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.065   962.989    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I3_O)        0.316   963.305 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000   963.305    cemera_inst/vga/doutb[3]
    SLICE_X65Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.487   961.490    cemera_inst/vga/clk_out2
    SLICE_X65Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/C
                         clock pessimism             -0.101   961.388    
                         clock uncertainty           -0.213   961.176    
    SLICE_X65Y121        FDRE (Setup_fdre_C_D)        0.029   961.205    cemera_inst/vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                        961.205    
                         arrival time                        -963.305    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.325ns  (logic 1.207ns (36.297%)  route 2.118ns (63.703%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 961.485 - 960.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 959.934 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         1.599   959.934    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y125        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.456   960.390 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_psbram/Q
                         net (fo=1, routed)           1.141   961.531    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[38].ram.ram_doutb[0]
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124   961.655 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.655    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_13_n_0
    SLICE_X63Y131        MUXF7 (Prop_muxf7_I1_O)      0.217   961.872 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   961.872    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_7_n_0
    SLICE_X63Y131        MUXF8 (Prop_muxf8_I1_O)      0.094   961.966 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.977   962.944    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I3_O)        0.316   963.260 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000   963.260    cemera_inst/vga/doutb[2]
    SLICE_X59Y122        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.482   961.485    cemera_inst/vga/clk_out2
    SLICE_X59Y122        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/C
                         clock pessimism             -0.101   961.383    
                         clock uncertainty           -0.213   961.171    
    SLICE_X59Y122        FDRE (Setup_fdre_C_D)        0.032   961.203    cemera_inst/vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                        961.203    
                         arrival time                        -963.260    
  -------------------------------------------------------------------
                         slack                                 -2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_16_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.379ns (54.775%)  route 0.313ns (45.225%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.554     0.556    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_16_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y122        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_16_psbram_2/Q
                         net (fo=1, routed)           0.137     0.834    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[18].ram.ram_doutb[8]
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.879    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_16_n_0
    SLICE_X64Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     0.941 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9_n_0
    SLICE_X64Y122        MUXF8 (Prop_muxf8_I1_O)      0.019     0.960 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.176     1.136    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X63Y123        LUT6 (Prop_lut6_I5_O)        0.112     1.248 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.248    cemera_inst/vga/doutb[10]
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.819     0.821    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X63Y123        FDRE (Hold_fdre_C_D)         0.091     1.181    cemera_inst/vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.249ns (37.139%)  route 0.421ns (62.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.636     0.638    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.842 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.421     1.263    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_0[0]
    SLICE_X77Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.308    cemera_inst/vga/doutb[1]
    SLICE_X77Y96         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.868     0.870    cemera_inst/vga/clk_out2
    SLICE_X77Y96         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.213     1.138    
    SLICE_X77Y96         FDRE (Hold_fdre_C_D)         0.091     1.229    cemera_inst/vga/vga_blue_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.249ns (35.898%)  route 0.445ns (64.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.625     0.627    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.831 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.445     1.276    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.000     1.321    cemera_inst/vga/doutb[0]
    SLICE_X70Y85         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.833     0.835    cemera_inst/vga/clk_out2
    SLICE_X70Y85         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.213     1.103    
    SLICE_X70Y85         FDRE (Hold_fdre_C_D)         0.120     1.223    cemera_inst/vga/vga_blue_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.895%)  route 0.351ns (48.105%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.557     0.559    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y118        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16_psbram_3/Q
                         net (fo=1, routed)           0.126     0.826    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[15].ram.ram_doutb[1]
    SLICE_X65Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.871    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_16_n_0
    SLICE_X65Y117        MUXF7 (Prop_muxf7_I0_O)      0.062     0.933 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.933    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_9_n_0
    SLICE_X65Y117        MUXF8 (Prop_muxf8_I1_O)      0.019     0.952 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     1.177    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I5_O)        0.112     1.289 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.289    cemera_inst/vga/doutb[3]
    SLICE_X65Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.824     0.826    cemera_inst/vga/clk_out2
    SLICE_X65Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/C
                         clock pessimism              0.056     0.881    
                         clock uncertainty            0.213     1.094    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091     1.185    cemera_inst/vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.356ns (48.799%)  route 0.374ns (51.201%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.555     0.557    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y129        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y129        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_3/Q
                         net (fo=1, routed)           0.143     0.841    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[42].ram.ram_doutb[3]
    SLICE_X63Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.886 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.886    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X63Y127        MUXF7 (Prop_muxf7_I0_O)      0.062     0.948 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.230     1.178    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.108     1.286 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.286    cemera_inst/vga/doutb[5]
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.819     0.821    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X63Y123        FDRE (Hold_fdre_C_D)         0.092     1.182    cemera_inst/vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.249ns (37.090%)  route 0.422ns (62.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.616     0.618    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.822 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.422     1.244    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11][0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.289    cemera_inst/vga/doutb[11]
    SLICE_X63Y76         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.822     0.824    cemera_inst/vga/clk_out2
    SLICE_X63Y76         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.213     1.092    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.091     1.183    cemera_inst/vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.356ns (47.222%)  route 0.398ns (52.778%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.554     0.556    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y127        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_psbram_1/Q
                         net (fo=1, routed)           0.169     0.866    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[39].ram.ram_doutb[5]
    SLICE_X62Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.911 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.911    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X62Y125        MUXF7 (Prop_muxf7_I0_O)      0.062     0.973 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     1.202    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.108     1.310 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.310    cemera_inst/vga/doutb[7]
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.819     0.821    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X63Y123        FDRE (Hold_fdre_C_D)         0.092     1.182    cemera_inst/vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.379ns (47.626%)  route 0.417ns (52.374%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.552     0.554    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y128        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.164     0.718 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_psbram_1/Q
                         net (fo=1, routed)           0.145     0.863    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[39].ram.ram_doutb[7]
    SLICE_X58Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.908 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.908    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X58Y127        MUXF7 (Prop_muxf7_I0_O)      0.062     0.970 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.272     1.241    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X60Y127        LUT6 (Prop_lut6_I1_O)        0.108     1.349 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.000     1.349    cemera_inst/vga/doutb[9]
    SLICE_X60Y127        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.819     0.821    cemera_inst/vga/clk_out2
    SLICE_X60Y127        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X60Y127        FDRE (Hold_fdre_C_D)         0.120     1.210    cemera_inst/vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.382ns (44.890%)  route 0.469ns (55.110%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.560     0.562    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y135        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram_3/Q
                         net (fo=1, routed)           0.171     0.874    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[35].ram.ram_doutb[4]
    SLICE_X62Y133        LUT6 (Prop_lut6_I5_O)        0.045     0.919 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     0.919    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_n_0
    SLICE_X62Y133        MUXF7 (Prop_muxf7_I1_O)      0.064     0.983 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.983    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y133        MUXF8 (Prop_muxf8_I1_O)      0.019     1.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     1.300    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X62Y127        LUT6 (Prop_lut6_I3_O)        0.113     1.413 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.413    cemera_inst/vga/doutb[6]
    SLICE_X62Y127        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.821     0.823    cemera_inst/vga/clk_out2
    SLICE_X62Y127        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/C
                         clock pessimism              0.056     0.879    
                         clock uncertainty            0.213     1.092    
    SLICE_X62Y127        FDRE (Hold_fdre_C_D)         0.121     1.213    cemera_inst/vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.358ns (40.621%)  route 0.523ns (59.379%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.552     0.554    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5_psbram/Q
                         net (fo=1, routed)           0.210     0.905    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[43].ram.ram_doutb[0]
    SLICE_X62Y126        LUT5 (Prop_lut5_I0_O)        0.045     0.950 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.950    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_5_n_0
    SLICE_X62Y126        MUXF7 (Prop_muxf7_I1_O)      0.064     1.014 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.313     1.327    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I1_O)        0.108     1.435 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.435    cemera_inst/vga/doutb[2]
    SLICE_X59Y122        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.819     0.821    cemera_inst/vga/clk_out2
    SLICE_X59Y122        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X59Y122        FDRE (Hold_fdre_C_D)         0.092     1.182    cemera_inst/vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.535ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[10]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X47Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.535    

Slack (MET) :             16.535ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[5]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X47Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.535    

Slack (MET) :             16.535ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[6]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X47Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.535    

Slack (MET) :             16.535ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_reg/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X47Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_reg
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.535    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.388ns  (logic 0.610ns (25.539%)  route 1.778ns (74.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.807    24.028    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[7]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X48Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.028    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.388ns  (logic 0.610ns (25.539%)  route 1.778ns (74.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.807    24.028    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X48Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.028    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.388ns  (logic 0.610ns (25.539%)  route 1.778ns (74.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.807    24.028    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[9]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X48Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -24.028    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.579ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[3]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X46Y91         FDCE (Recov_fdce_C_CLR)     -0.564    40.635    cemera_inst/configs/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.635    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.579    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[2]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X46Y91         FDCE (Recov_fdce_C_CLR)     -0.522    40.677    cemera_inst/configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.242%)  route 1.807ns (74.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns = ( 21.639 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637    21.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    22.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971    23.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154    23.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.836    24.056    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X46Y91         FDCE (Recov_fdce_C_CLR)     -0.522    40.677    cemera_inst/configs/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -24.056    
  -------------------------------------------------------------------
                         slack                                 16.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.185ns (24.378%)  route 0.574ns (75.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.215     1.326    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X45Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.835     0.837    cemera_inst/configs/clk_out2
    SLICE_X45Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[0]/C
                         clock pessimism              0.056     0.892    
                         clock uncertainty            0.212     1.104    
    SLICE_X45Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.947    cemera_inst/configs/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.185ns (24.378%)  route 0.574ns (75.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.215     1.326    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X45Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.835     0.837    cemera_inst/configs/clk_out2
    SLICE_X45Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[1]/C
                         clock pessimism              0.056     0.892    
                         clock uncertainty            0.212     1.104    
    SLICE_X45Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.947    cemera_inst/configs/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.081%)  route 0.693ns (78.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.334     1.445    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[2]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.971    cemera_inst/configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.081%)  route 0.693ns (78.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.334     1.445    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[3]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.971    cemera_inst/configs/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.081%)  route 0.693ns (78.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.334     1.445    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X46Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X46Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[4]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.971    cemera_inst/configs/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.425%)  route 0.678ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.319     1.431    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[7]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.425%)  route 0.678ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.319     1.431    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.425%)  route 0.678ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.319     1.431    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X48Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X48Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[9]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.081%)  route 0.693ns (78.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.334     1.445    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[10]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X47Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.081%)  route 0.693ns (78.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.334     1.445    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X47Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[5]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X47Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.499    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1795 Endpoints
Min Delay          1795 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.575ns  (logic 8.148ns (39.602%)  route 12.427ns (60.398%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.999    20.208    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X37Y103        LUT5 (Prop_lut5_I1_O)        0.367    20.575 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    20.575    ultrasound_distance_detect_inst/chaosheng_inst/distance[0]_i_1_n_0
    SLICE_X37Y103        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.190ns  (logic 8.148ns (40.357%)  route 12.042ns (59.643%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.614    19.823    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X37Y105        LUT5 (Prop_lut5_I1_O)        0.367    20.190 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[5]_i_1/O
                         net (fo=1, routed)           0.000    20.190    ultrasound_distance_detect_inst/chaosheng_inst/distance[5]_i_1_n_0
    SLICE_X37Y105        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.080ns  (logic 8.148ns (40.578%)  route 11.932ns (59.422%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.504    19.713    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X36Y103        LUT5 (Prop_lut5_I1_O)        0.367    20.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    20.080    ultrasound_distance_detect_inst/chaosheng_inst/distance[1]_i_1_n_0
    SLICE_X36Y103        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.077ns  (logic 8.148ns (40.584%)  route 11.929ns (59.416%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.501    19.710    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X36Y103        LUT5 (Prop_lut5_I1_O)        0.367    20.077 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    20.077    ultrasound_distance_detect_inst/chaosheng_inst/distance[3]_i_1_n_0
    SLICE_X36Y103        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.022ns  (logic 8.148ns (40.695%)  route 11.874ns (59.305%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.446    19.655    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X37Y105        LUT5 (Prop_lut5_I1_O)        0.367    20.022 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[6]_i_1/O
                         net (fo=1, routed)           0.000    20.022    ultrasound_distance_detect_inst/chaosheng_inst/distance[6]_i_1_n_0
    SLICE_X37Y105        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.915ns  (logic 8.148ns (40.914%)  route 11.767ns (59.086%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.339    19.548    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X36Y106        LUT5 (Prop_lut5_I1_O)        0.367    19.915 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[2]_i_1/O
                         net (fo=1, routed)           0.000    19.915    ultrasound_distance_detect_inst/chaosheng_inst/distance[2]_i_1_n_0
    SLICE_X36Y106        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.912ns  (logic 8.148ns (40.921%)  route 11.764ns (59.079%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.336    19.545    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X36Y106        LUT5 (Prop_lut5_I1_O)        0.367    19.912 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    19.912    ultrasound_distance_detect_inst/chaosheng_inst/distance[4]_i_1_n_0
    SLICE_X36Y106        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.906ns  (logic 8.148ns (40.932%)  route 11.758ns (59.068%))
  Logic Levels:           27  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/C
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]/Q
                         net (fo=21, routed)          1.644     2.100    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[6]
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.152     2.252 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4/O
                         net (fo=1, routed)           0.629     2.881    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     3.639 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.756 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.757    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.080 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           0.825     4.905    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     5.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           1.046     6.257    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X39Y99         LUT5 (Prop_lut5_I4_O)        0.154     6.411 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           1.034     7.446    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.327     7.773 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.773    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.171 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.171    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.285    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.399    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.513 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.513    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.847 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[1]
                         net (fo=23, routed)          1.663    10.510    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_6
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.835 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3/O
                         net (fo=1, routed)           0.665    11.500    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_i_3_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    12.211 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.211    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__1_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/O[2]
                         net (fo=3, routed)           0.965    13.416    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_5
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.302    13.718 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9/O
                         net (fo=2, routed)           0.965    14.683    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_9_n_0
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.154    14.837 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1/O
                         net (fo=2, routed)           0.965    15.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_1_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.327    16.128 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.128    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.529 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.529    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__1_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.643    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.977 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[1]
                         net (fo=3, routed)           1.024    18.002    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_6
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.303    18.305 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7/O
                         net (fo=1, routed)           0.000    18.305    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_i_7_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.838 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.838    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.955 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.955    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.209 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.330    19.539    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X37Y105        LUT5 (Prop_lut5_I1_O)        0.367    19.906 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[7]_i_2/O
                         net (fo=1, routed)           0.000    19.906    ultrasound_distance_detect_inst/chaosheng_inst/distance[7]_i_2_n_0
    SLICE_X37Y105        FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.228ns  (logic 5.414ns (40.925%)  route 7.815ns (59.075%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF_inst/O
                         net (fo=6, routed)           4.808     6.332    remote_control_part/car_control/Control_motor1/Pwm_to_control_motor/SW_IBUF
    SLICE_X79Y96         LUT4 (Prop_lut4_I0_O)        0.152     6.484 r  remote_control_part/car_control/Control_motor1/Pwm_to_control_motor/OUT_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           3.007     9.491    OUT_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         3.738    13.228 r  OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.228    OUT[8]
    F3                                                                r  OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.869ns  (logic 5.170ns (40.177%)  route 7.699ns (59.823%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF_inst/O
                         net (fo=6, routed)           4.808     6.332    remote_control_part/car_control/Control_motor1/Pwm_to_control_motor/SW_IBUF
    SLICE_X79Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.456 r  remote_control_part/car_control/Control_motor1/Pwm_to_control_motor/OUT_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.891     9.347    OUT_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.522    12.869 r  OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.869    OUT[7]
    G2                                                                r  OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/wr_hold_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[0]/C
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/wr_hold_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    cemera_inst/mycapture/wr_hold[0]
    SLICE_X67Y117        FDRE                                         r  cemera_inst/mycapture/wr_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/address_next_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE                         0.000     0.000 r  cemera_inst/mycapture/address_next_reg[10]/C
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/address_next_reg[10]/Q
                         net (fo=2, routed)           0.071     0.212    cemera_inst/mycapture/address_next_reg[10]
    SLICE_X68Y117        FDRE                                         r  cemera_inst/mycapture/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE                         0.000     0.000 r  ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/C
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/Q
                         net (fo=2, routed)           0.064     0.205    ultrasound_distance_detect_inst/bintobcd8_inst/Q[5]
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.250 r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.250    ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg[6]_i_1_n_0
    SLICE_X37Y104        FDCE                                         r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/C
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    ultrasound_distance_detect_inst/numtodisp_inst/D[0]
    SLICE_X37Y102        FDRE                                         r  ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE                         0.000     0.000 r  ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/C
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay_reg[5]/Q
                         net (fo=2, routed)           0.065     0.206    ultrasound_distance_detect_inst/bintobcd8_inst/Q[5]
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.251    ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg[5]_i_1_n_0
    SLICE_X37Y104        FDCE                                         r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/bintobcd8_inst/hun_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[17]/C
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg_reg[17]/Q
                         net (fo=2, routed)           0.114     0.255    ultrasound_distance_detect_inst/bintobcd8_inst/shift_reg[17]
    SLICE_X32Y110        FDCE                                         r  ultrasound_distance_detect_inst/bintobcd8_inst/hun_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/d_latch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/d_latch_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/d_latch_reg[0]/C
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/d_latch_reg[0]/Q
                         net (fo=2, routed)           0.116     0.257    cemera_inst/mycapture/d_latch[0]
    SLICE_X66Y117        FDRE                                         r  cemera_inst/mycapture/d_latch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/d_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/d_latch_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE                         0.000     0.000 r  cemera_inst/mycapture/d_latch_reg[1]/C
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/d_latch_reg[1]/Q
                         net (fo=2, routed)           0.119     0.260    cemera_inst/mycapture/d_latch[1]
    SLICE_X69Y120        FDRE                                         r  cemera_inst/mycapture/d_latch_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.227%)  route 0.137ns (51.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.137     0.265    cemera_inst/mycapture/p_1_in
    SLICE_X69Y117        FDRE                                         r  cemera_inst/mycapture/address_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.227%)  route 0.137ns (51.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.137     0.265    cemera_inst/mycapture/p_1_in
    SLICE_X69Y117        FDRE                                         r  cemera_inst/mycapture/address_next_reg[11]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 3.617ns (41.839%)  route 5.028ns (58.161%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 f  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809    22.643    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    18.721 f  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    20.739    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.835 f  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         3.010    23.845    xclk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    27.366 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    27.366    xclk
    G17                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.248ns (47.162%)  route 1.398ns (52.838%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=426, routed)         0.750     0.752    xclk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     1.975 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    xclk
    G17                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.448ns  (logic 5.329ns (51.005%)  route 5.119ns (48.995%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.614     1.616    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.456     2.072 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=11, routed)          2.736     4.808    cemera_inst/signalrlint/lr_reg[1]_0[0]
    SLICE_X77Y80         LUT4 (Prop_lut4_I1_O)        0.150     4.958 r  cemera_inst/signalrlint/car_control/high_time0_i_3/O
                         net (fo=2, routed)           1.087     6.045    auto_control_part/car_control/Control_motor1/A[2]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      4.049    10.094 r  auto_control_part/car_control/Control_motor1/high_time0/P[17]
                         net (fo=2, routed)           1.296    11.390    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/P[10]
    SLICE_X79Y78         LUT3 (Prop_lut3_I1_O)        0.124    11.514 r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_i_7_n_0
    SLICE_X79Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X79Y78         FDRE                                         r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 5.157ns (52.929%)  route 4.586ns (47.071%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.614     1.616    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.456     2.072 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=11, routed)          2.733     4.805    cemera_inst/car_run_or_stop/high_time0[0]
    SLICE_X77Y80         LUT4 (Prop_lut4_I2_O)        0.152     4.957 r  cemera_inst/car_run_or_stop/car_control/high_time0_i_2__0/O
                         net (fo=1, routed)           0.544     5.501    auto_control_part/car_control/Control_motor3/high_time0_0[3]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[6]_P[21])
                                                      4.049     9.550 f  auto_control_part/car_control/Control_motor3/high_time0/P[21]
                         net (fo=2, routed)           1.309    10.859    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/P[14]
    SLICE_X78Y83         LUT2 (Prop_lut2_I1_O)        0.124    10.983 r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    10.983    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_i_5__0_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.359 r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.359    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X78Y83         FDRE                                         r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.021ns (49.006%)  route 4.184ns (50.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.681     1.683    cemera_inst/vga/clk_out2
    SLICE_X72Y124        FDRE                                         r  cemera_inst/vga/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.456     2.139 r  cemera_inst/vga/vga_hsync_reg/Q
                         net (fo=1, routed)           4.184     6.323    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.887 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.887    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.065ns (49.560%)  route 4.137ns (50.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.626     1.628    cemera_inst/vga/clk_out2
    SLICE_X70Y85         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE (Prop_fdre_C_Q)         0.518     2.146 r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.137     6.284    lopt_2
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.830 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.830    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 4.008ns (48.825%)  route 4.200ns (51.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.612     1.614    cemera_inst/vga/clk_out2
    SLICE_X63Y76         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  cemera_inst/vga/vga_red_reg[3]/Q
                         net (fo=2, routed)           4.200     6.271    vga_r_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.822 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.822    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/configs/clock_20k_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.254ns (52.014%)  route 3.925ns (47.986%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.631     1.633    cemera_inst/configs/clk_out2
    SLICE_X47Y91         FDCE                                         r  cemera_inst/configs/clock_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.419     2.052 f  cemera_inst/configs/clock_20k_reg/Q
                         net (fo=3, routed)           0.774     2.826    cemera_inst/configs/u1/sioc
    SLICE_X39Y91         LUT6 (Prop_lut6_I0_O)        0.299     3.125 r  cemera_inst/configs/u1/sioc_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.151     6.276    sioc_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536     9.813 r  sioc_OBUF_inst/O
                         net (fo=0)                   0.000     9.813    sioc
    D17                                                               r  sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.021ns (49.746%)  route 4.062ns (50.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.683     1.685    cemera_inst/vga/clk_out2
    SLICE_X72Y123        FDRE                                         r  cemera_inst/vga/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     2.141 r  cemera_inst/vga/vga_vsync_reg/Q
                         net (fo=1, routed)           4.062     6.203    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     9.769 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.769    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.007ns (52.959%)  route 3.559ns (47.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.715     1.717    cemera_inst/vga/clk_out2
    SLICE_X77Y96         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.456     2.173 r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.559     5.733    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.284 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.284    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 4.190ns (55.973%)  route 3.296ns (44.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.596     1.598    cemera_inst/vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)         0.478     2.076 r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.296     5.372    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         3.712     9.084 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.084    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 4.064ns (54.952%)  route 3.332ns (45.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.601     1.603    cemera_inst/vga/clk_out2
    SLICE_X62Y127        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.518     2.121 r  cemera_inst/vga/vga_green_reg[2]/Q
                         net (fo=6, routed)           3.332     5.453    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.999 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.999    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            attack_inst/attack_signal_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 0.292ns (28.245%)  route 0.742ns (71.755%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.560     0.562    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=11, routed)          0.484     1.187    cemera_inst/signalrlint/lr_reg[1]_0[0]
    SLICE_X77Y112        LUT5 (Prop_lut5_I1_O)        0.044     1.231 r  cemera_inst/signalrlint/attack_signal_i_7/O
                         net (fo=1, routed)           0.202     1.433    attack_inst/attack_signal_reg_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I4_O)        0.107     1.540 r  attack_inst/attack_signal_i_2/O
                         net (fo=2, routed)           0.056     1.596    attack_inst/attack_signal_i_2_n_0
    SLICE_X76Y114        FDRE                                         r  attack_inst/attack_signal_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            attack_inst/attack_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.292ns (25.295%)  route 0.862ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.560     0.562    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=11, routed)          0.484     1.187    cemera_inst/signalrlint/lr_reg[1]_0[0]
    SLICE_X77Y112        LUT5 (Prop_lut5_I1_O)        0.044     1.231 r  cemera_inst/signalrlint/attack_signal_i_7/O
                         net (fo=1, routed)           0.202     1.433    attack_inst/attack_signal_reg_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I4_O)        0.107     1.540 r  attack_inst/attack_signal_i_2/O
                         net (fo=2, routed)           0.176     1.716    attack_inst/attack_signal_i_2_n_0
    SLICE_X76Y114        FDRE                                         r  attack_inst/attack_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/car_run_or_stop/speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 0.998ns (48.906%)  route 1.043ns (51.094%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.591     0.593    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y111        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDCE (Prop_fdce_C_Q)         0.164     0.757 f  cemera_inst/car_run_or_stop/speed_reg[1]/Q
                         net (fo=10, routed)          0.638     1.395    cemera_inst/car_run_or_stop/Q[1]
    SLICE_X77Y80         LUT4 (Prop_lut4_I1_O)        0.045     1.440 r  cemera_inst/car_run_or_stop/car_control/high_time0_i_5__0/O
                         net (fo=1, routed)           0.214     1.654    auto_control_part/car_control/Control_motor3/high_time0_0[0]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      0.609     2.263 r  auto_control_part/car_control/Control_motor3/high_time0/P[13]
                         net (fo=2, routed)           0.190     2.453    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/P[6]
    SLICE_X78Y82         LUT4 (Prop_lut4_I2_O)        0.049     2.502 r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     2.502    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry_i_1__0_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.593 r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.593    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.633 r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.633    auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X78Y83         FDRE                                         r  auto_control_part/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/car_run_or_stop/speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 0.963ns (44.249%)  route 1.213ns (55.751%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.591     0.593    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y111        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y111        FDCE (Prop_fdce_C_Q)         0.164     0.757 r  cemera_inst/car_run_or_stop/speed_reg[1]/Q
                         net (fo=10, routed)          0.638     1.395    cemera_inst/car_run_or_stop/Q[1]
    SLICE_X77Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.440 r  cemera_inst/car_run_or_stop/car_control/high_time0_i_1/O
                         net (fo=1, routed)           0.323     1.763    auto_control_part/car_control/Control_motor1/A[4]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      0.609     2.372 r  auto_control_part/car_control/Control_motor1/high_time0/P[20]
                         net (fo=2, routed)           0.252     2.624    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/P[13]
    SLICE_X79Y78         LUT2 (Prop_lut2_I0_O)        0.051     2.675 r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.675    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_i_2_n_0
    SLICE_X79Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.769 r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.769    auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X79Y78         FDRE                                         r  auto_control_part/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.456ns (61.309%)  route 0.919ns (38.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.549     0.551    cemera_inst/vga/clk_out2
    SLICE_X60Y125        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_fdre_C_Q)         0.148     0.699 r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.919     1.618    lopt_5
    A3                   OBUF (Prop_obuf_I_O)         1.308     2.926 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.926    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.450ns (60.213%)  route 0.958ns (39.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.550     0.552    cemera_inst/vga/clk_out2
    SLICE_X58Y126        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.148     0.700 r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.958     1.658    lopt_6
    B4                   OBUF (Prop_obuf_I_O)         1.302     2.960 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.960    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.365ns (55.165%)  route 1.110ns (44.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.552     0.554    cemera_inst/vga/clk_out2
    SLICE_X59Y122        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/vga/vga_blue_reg[2]/Q
                         net (fo=3, routed)           1.110     1.804    vga_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.029 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.029    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.393ns (55.846%)  route 1.102ns (44.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X65Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/vga/vga_blue_reg[3]/Q
                         net (fo=2, routed)           1.102     1.798    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.050 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.050    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.386ns (55.363%)  route 1.118ns (44.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.552     0.554    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/vga/vga_green_reg[1]/Q
                         net (fo=6, routed)           1.118     1.812    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.058 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.058    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.377ns (54.891%)  route 1.132ns (45.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.552     0.554    cemera_inst/vga/clk_out2
    SLICE_X63Y123        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/vga/vga_red_reg[2]/Q
                         net (fo=3, routed)           1.132     1.826    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.062 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.062    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 4.011ns (57.152%)  route 3.007ns (42.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           3.007     5.103    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.658 r  reset_OBUF_inst/O
                         net (fo=0)                   0.000     8.658    reset
    D18                                                               r  reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwdn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 3.994ns (59.518%)  route 2.716ns (40.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.634     1.636    cemera_inst/power/clk_out3
    SLICE_X44Y97         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.456     2.092 r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.716     4.809    lopt
    F18                  OBUF (Prop_obuf_I_O)         3.538     8.346 r  pwdn_OBUF_inst/O
                         net (fo=0)                   0.000     8.346    pwdn
    F18                                                               r  pwdn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.081ns  (logic 0.580ns (18.825%)  route 2.501ns (81.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.972     3.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  cemera_inst/configs/i2c_data[22]_i_1/O
                         net (fo=9, routed)           1.529     4.720    cemera_inst/configs/i2c_data[22]_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  cemera_inst/configs/i2c_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.580ns (18.920%)  route 2.486ns (81.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971     3.066    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          1.515     4.705    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  cemera_inst/configs/i2c_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.925ns  (logic 0.580ns (19.830%)  route 2.345ns (80.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971     3.066    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          1.374     4.564    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X36Y89         FDRE                                         r  cemera_inst/configs/i2c_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/cyc_count_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.610ns (20.949%)  route 2.302ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971     3.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154     3.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.331     4.551    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X37Y91         FDPE                                         f  cemera_inst/configs/u1/cyc_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/cyc_count_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.610ns (20.949%)  route 2.302ns (79.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.971     3.066    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.154     3.220 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.331     4.551    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X37Y91         FDPE                                         f  cemera_inst/configs/u1/cyc_count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.829ns  (logic 0.580ns (20.505%)  route 2.249ns (79.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.972     3.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  cemera_inst/configs/i2c_data[22]_i_1/O
                         net (fo=9, routed)           1.276     4.468    cemera_inst/configs/i2c_data[22]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  cemera_inst/configs/i2c_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 0.580ns (20.706%)  route 2.221ns (79.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.972     3.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  cemera_inst/configs/i2c_data[22]_i_1/O
                         net (fo=9, routed)           1.249     4.440    cemera_inst/configs/i2c_data[22]_i_1_n_0
    SLICE_X35Y89         FDRE                                         r  cemera_inst/configs/i2c_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 0.580ns (20.714%)  route 2.220ns (79.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.972     3.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     3.192 r  cemera_inst/configs/i2c_data[22]_i_1/O
                         net (fo=9, routed)           1.248     4.439    cemera_inst/configs/i2c_data[22]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  cemera_inst/configs/i2c_data_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.048%)  route 0.557ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.198     1.310    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  cemera_inst/configs/i2c_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.186ns (25.048%)  route 0.557ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.198     1.310    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X39Y90         FDRE                                         r  cemera_inst/configs/i2c_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.208     1.321    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  cemera_inst/configs/i2c_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.208     1.321    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X34Y91         FDRE                                         r  cemera_inst/configs/i2c_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.186ns (24.679%)  route 0.568ns (75.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.209     1.321    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  cemera_inst/configs/i2c_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_conf_done_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.185ns (24.482%)  route 0.571ns (75.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.212     1.323    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X41Y91         FDCE                                         f  cemera_inst/configs/reg_conf_done_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.185ns (24.342%)  route 0.575ns (75.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.216     1.328    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X40Y91         FDCE                                         f  cemera_inst/configs/start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/tr_end_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.185ns (24.342%)  route 0.575ns (75.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.216     1.328    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X40Y91         FDCE                                         f  cemera_inst/configs/u1/tr_end_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.113 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.252     1.365    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  cemera_inst/configs/i2c_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/FSM_onehot_config_step_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.185ns (22.968%)  route 0.620ns (77.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.566     0.568    cemera_inst/power/clk_out3
    SLICE_X40Y95         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.359     1.068    cemera_inst/power/reset_OBUF
    SLICE_X40Y91         LUT1 (Prop_lut1_I0_O)        0.044     1.112 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.261     1.373    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X40Y92         FDPE                                         f  cemera_inst/configs/FSM_onehot_config_step_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.809     6.809    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    cemera_inst/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.002 f  cemera_inst/clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    cemera_inst/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    cemera_inst/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.480ns (25.923%)  route 4.228ns (74.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           4.228     5.708    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y112        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.580     1.583    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y112        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.569ns  (logic 1.480ns (26.568%)  route 4.090ns (73.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           4.090     5.569    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y111        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.581     1.584    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y111        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 1.480ns (28.633%)  route 3.688ns (71.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           3.688     5.167    cemera_inst/signalrlint/AR[0]
    SLICE_X68Y114        FDCE                                         f  cemera_inst/signalrlint/lr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.494     1.497    cemera_inst/signalrlint/clk_out2
    SLICE_X68Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 1.480ns (28.657%)  route 3.683ns (71.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           3.683     5.163    cemera_inst/signalrlint/AR[0]
    SLICE_X69Y114        FDCE                                         f  cemera_inst/signalrlint/lr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         1.494     1.497    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.247ns (13.485%)  route 1.587ns (86.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.587     1.835    cemera_inst/signalrlint/AR[0]
    SLICE_X69Y114        FDCE                                         f  cemera_inst/signalrlint/lr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.831     0.832    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.247ns (13.453%)  route 1.592ns (86.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.592     1.839    cemera_inst/signalrlint/AR[0]
    SLICE_X68Y114        FDCE                                         f  cemera_inst/signalrlint/lr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.831     0.832    cemera_inst/signalrlint/clk_out2
    SLICE_X68Y114        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.247ns (12.213%)  route 1.779ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.779     2.026    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y111        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.864     0.866    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y111        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.247ns (11.899%)  route 1.832ns (88.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.832     2.079    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y112        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=424, routed)         0.862     0.863    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y112        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.628ns (29.286%)  route 3.930ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.976     5.558    cemera_inst/power/rst_n_not
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.628ns (29.286%)  route 3.930ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.976     5.558    cemera_inst/power/rst_n_not
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.628ns (29.286%)  route 3.930ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.976     5.558    cemera_inst/power/rst_n_not
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.628ns (29.286%)  route 3.930ns (70.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.976     5.558    cemera_inst/power/rst_n_not
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y97         FDRE                                         r  cemera_inst/power/cnt1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.628ns (30.139%)  route 3.773ns (69.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.819     5.400    cemera_inst/power/rst_n_not
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.628ns (30.139%)  route 3.773ns (69.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.819     5.400    cemera_inst/power/rst_n_not
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.628ns (30.139%)  route 3.773ns (69.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.819     5.400    cemera_inst/power/rst_n_not
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.628ns (30.139%)  route 3.773ns (69.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.819     5.400    cemera_inst/power/rst_n_not
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.513     1.516    cemera_inst/power/clk_out3
    SLICE_X45Y98         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.628ns (30.901%)  route 3.639ns (69.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.686     5.267    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512     1.515    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.628ns (30.901%)  route 3.639ns (69.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.954     3.431    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.150     3.581 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         1.686     5.267    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.512     1.515    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.290ns (19.916%)  route 1.168ns (80.084%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.168     1.413    cemera_inst/power/rst_n_IBUF
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.458 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.000     1.458    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.837     0.839    cemera_inst/power/clk_out3
    SLICE_X44Y97         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/camera_pwnd_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.290ns (18.461%)  route 1.283ns (81.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.168     1.413    cemera_inst/power/rst_n_IBUF
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.458 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.115     1.573    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X44Y96         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X44Y96         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.291ns (16.396%)  route 1.486ns (83.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.658     1.778    cemera_inst/power/rst_n_not
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.291ns (16.396%)  route 1.486ns (83.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.658     1.778    cemera_inst/power/rst_n_not
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.291ns (16.396%)  route 1.486ns (83.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.658     1.778    cemera_inst/power/rst_n_not
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.291ns (16.396%)  route 1.486ns (83.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.658     1.778    cemera_inst/power/rst_n_not
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.291ns (15.832%)  route 1.549ns (84.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.721     1.841    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.291ns (15.832%)  route 1.549ns (84.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.721     1.841    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.291ns (15.832%)  route 1.549ns (84.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.721     1.841    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.291ns (15.832%)  route 1.549ns (84.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           0.829     1.074    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.046     1.120 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.721     1.841    cemera_inst/power/rst_n_not
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.836     0.838    cemera_inst/power/clk_out3
    SLICE_X45Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/C





