// Seed: 451698763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  assign module_1.id_0 = 0;
  assign id_1 = id_1++;
  always_ff @(posedge 1'd0) begin : LABEL_0
    {1} += id_2;
    $display(1);
  end
  wire id_10;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
