# --- T2-COPYRIGHT-NOTE-BEGIN ---
# T2 SDE: package/*/rustc/sparc.patch
# Copyright (C) 2023 The T2 SDE Project
# 
# This Copyright note is generated by scripts/Create-CopyPatch,
# more information can be found in the files COPYING and README.
# 
# This patch file is dual-licensed. It is available under the license the
# patched project is licensed under, as long as it is an OpenSource license
# as defined at http://www.opensource.org/ (e.g. BSD, X11) or under the terms
# of the GNU General Public License version 2 as used by the T2 SDE.
# --- T2-COPYRIGHT-NOTE-END ---

--- rustc-1.69.0-src/vendor/object/src/write/elf/object.rs.vanilla	2023-05-04 20:43:01.836676712 +0200
+++ rustc-1.69.0-src/vendor/object/src/write/elf/object.rs	2023-05-04 20:44:42.775682447 +0200
@@ -85,6 +85,7 @@
             Architecture::Riscv32 => true,
             Architecture::S390x => true,
             Architecture::Sbf => false,
+            Architecture::Sparc => true,
             Architecture::Sparc64 => true,
             Architecture::Xtensa => true,
             _ => {
@@ -285,6 +286,7 @@
             Architecture::Riscv64 => elf::EM_RISCV,
             Architecture::S390x => elf::EM_S390,
             Architecture::Sbf => elf::EM_SBF,
+            Architecture::Sparc => elf::EM_SPARC,
             Architecture::Sparc64 => elf::EM_SPARCV9,
             Architecture::Xtensa => elf::EM_XTENSA,
             _ => {
--- rustc-1.69.0-src/vendor/object/src/common.rs.vanilla	2023-05-04 20:28:36.842627565 +0200
+++ rustc-1.69.0-src/vendor/object/src/common.rs	2023-05-04 20:32:28.876640748 +0200
@@ -25,6 +25,7 @@
     Riscv64,
     S390x,
     Sbf,
+    Sparc,
     Sparc64,
     Wasm32,
     Xtensa,
@@ -56,6 +57,7 @@
             Architecture::Riscv64 => Some(AddressSize::U64),
             Architecture::S390x => Some(AddressSize::U64),
             Architecture::Sbf => Some(AddressSize::U64),
+            Architecture::Sparc => Some(AddressSize::U32),
             Architecture::Sparc64 => Some(AddressSize::U64),
             Architecture::Wasm32 => Some(AddressSize::U32),
             Architecture::Xtensa => Some(AddressSize::U32),
-
--- rustc-1.69.0-src/vendor/object-0.30.4/src/write/elf/object.rs.vanilla	2023-05-04 20:45:16.050684338 +0200
+++ rustc-1.69.0-src/vendor/object-0.30.4/src/write/elf/object.rs	2023-05-04 20:45:40.319685717 +0200
@@ -85,6 +85,7 @@
             Architecture::Riscv32 => true,
             Architecture::S390x => true,
             Architecture::Sbf => false,
+            Architecture::Sparc => true,
             Architecture::Sparc64 => true,
             Architecture::Xtensa => true,
             _ => {
@@ -285,6 +286,7 @@
             Architecture::Riscv64 => elf::EM_RISCV,
             Architecture::S390x => elf::EM_S390,
             Architecture::Sbf => elf::EM_SBF,
+            Architecture::Sparc => elf::EM_SPARC,
             Architecture::Sparc64 => elf::EM_SPARCV9,
             Architecture::Xtensa => elf::EM_XTENSA,
             _ => {
--- rustc-1.69.0-src/vendor/object-0.30.4/src/common.rs.vanilla	2023-05-04 20:29:18.222629916 +0200
+++ rustc-1.69.0-src/vendor/object-0.30.4/src/common.rs	2023-05-04 20:34:02.602646074 +0200
@@ -25,6 +25,7 @@
     Riscv64,
     S390x,
     Sbf,
+    Sparc,
     Sparc64,
     Wasm32,
     Xtensa,
@@ -56,6 +57,7 @@
             Architecture::Riscv64 => Some(AddressSize::U64),
             Architecture::S390x => Some(AddressSize::U64),
             Architecture::Sbf => Some(AddressSize::U64),
+            Architecture::Sparc => Some(AddressSize::U32),
             Architecture::Sparc64 => Some(AddressSize::U64),
             Architecture::Wasm32 => Some(AddressSize::U32),
             Architecture::Xtensa => Some(AddressSize::U32),
--- rustc-1.69.0-src/compiler/rustc_codegen_ssa/src/back/metadata.rs.vanilla	2023-05-04 20:22:35.333607024 +0200
+++ rustc-1.69.0-src/compiler/rustc_codegen_ssa/src/back/metadata.rs	2023-05-04 20:27:44.560624594 +0200
@@ -123,6 +123,7 @@
         "powerpc64" => Architecture::PowerPc64,
         "riscv32" => Architecture::Riscv32,
         "riscv64" => Architecture::Riscv64,
+        "sparc" => Architecture::Sparc,
         "sparc64" => Architecture::Sparc64,
         "avr" => Architecture::Avr,
         "msp430" => Architecture::Msp430,
