<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>
defines: 
time_elapsed: 1.232s
ram usage: 39668 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmzls9yna/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:3</a>: No timescale set for &#34;A&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:24</a>: No timescale set for &#34;B&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:35</a>: No timescale set for &#34;C&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:3</a>: Compile module &#34;work@A&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:24</a>: Compile module &#34;work@B&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:35</a>: Compile module &#34;work@C&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:3</a>: Implicit port type (wire) for &#34;CH&#34;,
there are 3 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:24</a>: Implicit port type (wire) for &#34;CH&#34;,
there are 3 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:35</a>: Implicit port type (wire) for &#34;CH&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v:3</a>: Top level module &#34;work@A&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8
+ cat /tmpfs/tmp/tmpmzls9yna/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_A
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmzls9yna/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmzls9yna/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@A)
 |vpiName:work@A
 |uhdmallPackages:
 \_package: builtin, parent:work@A
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@A, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:3, parent:work@A
   |vpiDefName:work@A
   |vpiFullName:work@A
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:17
       |vpiFullName:work@A
       |vpiStmt:
       \_delay_control: , line:18
         |#1
         |vpiStmt:
         \_sys_func_call: ($display), line:18
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:18
             |vpiConstType:6
             |vpiDecompile:&#34;C1H=%h, {C1L, CL}={%h, %h}, S1H=%h, {S1L, SL}={%h, %h}&#34;
             |vpiSize:56
             |STRING:&#34;C1H=%h, {C1L, CL}={%h, %h}, S1H=%h, {S1L, SL}={%h, %h}&#34;
           |vpiArgument:
           \_ref_obj: (C1H), line:19
             |vpiName:C1H
           |vpiArgument:
           \_ref_obj: (C1L), line:19
             |vpiName:C1L
           |vpiArgument:
           \_ref_obj: (CL), line:19
             |vpiName:CL
           |vpiArgument:
           \_ref_obj: (S1H), line:19
             |vpiName:S1H
           |vpiArgument:
           \_ref_obj: (S1L), line:19
             |vpiName:S1L
           |vpiArgument:
           \_ref_obj: (SL), line:19
             |vpiName:SL
   |vpiPort:
   \_port: (CH), line:3
     |vpiName:CH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CH), line:3
         |vpiName:CH
         |vpiFullName:work@A.CH
   |vpiPort:
   \_port: (CL), line:3
     |vpiName:CL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CL), line:3
         |vpiName:CL
         |vpiFullName:work@A.CL
   |vpiPort:
   \_port: (SH), line:3
     |vpiName:SH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SH), line:3
         |vpiName:SH
         |vpiFullName:work@A.SH
   |vpiPort:
   \_port: (SL), line:3
     |vpiName:SL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SL), line:3
         |vpiName:SL
         |vpiFullName:work@A.SL
   |vpiNet:
   \_logic_net: (S1L), line:5
     |vpiName:S1L
     |vpiFullName:work@A.S1L
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (S1H), line:6
     |vpiName:S1H
     |vpiFullName:work@A.S1H
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (C1L), line:7
     |vpiName:C1L
     |vpiFullName:work@A.C1L
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (C1H), line:8
     |vpiName:C1H
     |vpiFullName:work@A.C1H
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (CH), line:3
   |vpiNet:
   \_logic_net: (CL), line:3
   |vpiNet:
   \_logic_net: (SH), line:3
   |vpiNet:
   \_logic_net: (SL), line:3
 |uhdmallModules:
 \_module: work@B, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:24, parent:work@A
   |vpiDefName:work@B
   |vpiFullName:work@B
   |vpiPort:
   \_port: (CH), line:24
     |vpiName:CH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CH), line:24
         |vpiName:CH
         |vpiFullName:work@B.CH
   |vpiPort:
   \_port: (CL), line:24
     |vpiName:CL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CL), line:24
         |vpiName:CL
         |vpiFullName:work@B.CL
   |vpiPort:
   \_port: (SH), line:24
     |vpiName:SH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SH), line:24
         |vpiName:SH
         |vpiFullName:work@B.SH
   |vpiPort:
   \_port: (SL), line:24
     |vpiName:SL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SL), line:24
         |vpiName:SL
         |vpiFullName:work@B.SL
   |vpiNet:
   \_logic_net: (CH), line:24
   |vpiNet:
   \_logic_net: (CL), line:24
   |vpiNet:
   \_logic_net: (SH), line:24
   |vpiNet:
   \_logic_net: (SL), line:24
 |uhdmallModules:
 \_module: work@C, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:35, parent:work@A
   |vpiDefName:work@C
   |vpiFullName:work@C
   |vpiPort:
   \_port: (CH), line:35
     |vpiName:CH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CH), line:35
         |vpiName:CH
         |vpiFullName:work@C.CH
   |vpiPort:
   \_port: (CL), line:35
     |vpiName:CL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CL), line:35
         |vpiName:CL
         |vpiFullName:work@C.CL
   |vpiPort:
   \_port: (SH), line:35
     |vpiName:SH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SH), line:35
         |vpiName:SH
         |vpiFullName:work@C.SH
   |vpiPort:
   \_port: (SL), line:35
     |vpiName:SL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SL), line:35
         |vpiName:SL
         |vpiFullName:work@C.SL
   |vpiContAssign:
   \_cont_assign: , line:42
     |vpiRhs:
     \_constant: , line:42
       |vpiConstType:5
       |vpiDecompile:6&#39;h33
       |vpiSize:6
       |HEX:6&#39;h33
     |vpiLhs:
     \_ref_obj: (CH), line:42
       |vpiName:CH
       |vpiFullName:work@C.CH
   |vpiContAssign:
   \_cont_assign: , line:43
     |vpiRhs:
     \_constant: , line:43
       |vpiConstType:5
       |vpiDecompile:32&#39;h55555555
       |vpiSize:32
       |HEX:32&#39;h55555555
     |vpiLhs:
     \_ref_obj: (CL), line:43
       |vpiName:CL
       |vpiFullName:work@C.CL
   |vpiContAssign:
   \_cont_assign: , line:44
     |vpiRhs:
     \_constant: , line:44
       |vpiConstType:5
       |vpiDecompile:7&#39;h66
       |vpiSize:7
       |HEX:7&#39;h66
     |vpiLhs:
     \_ref_obj: (SH), line:44
       |vpiName:SH
       |vpiFullName:work@C.SH
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_constant: , line:45
       |vpiConstType:5
       |vpiDecompile:32&#39;haaaaaaaa
       |vpiSize:32
       |HEX:32&#39;haaaaaaaa
     |vpiLhs:
     \_ref_obj: (SL), line:45
       |vpiName:SL
       |vpiFullName:work@C.SL
   |vpiNet:
   \_logic_net: (CH), line:35
   |vpiNet:
   \_logic_net: (CL), line:35
   |vpiNet:
   \_logic_net: (SH), line:35
   |vpiNet:
   \_logic_net: (SL), line:35
 |uhdmtopModules:
 \_module: work@A (work@A), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:3
   |vpiDefName:work@A
   |vpiName:work@A
   |vpiPort:
   \_port: (CH), line:3, parent:work@A
     |vpiName:CH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CH), line:3, parent:work@A
         |vpiName:CH
         |vpiFullName:work@A.CH
         |vpiRange:
         \_range: , line:13
           |vpiLeftRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:47
             |vpiSize:32
             |INT:47
           |vpiRightRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
   |vpiPort:
   \_port: (CL), line:3, parent:work@A
     |vpiName:CL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (CL), line:3, parent:work@A
         |vpiName:CL
         |vpiFullName:work@A.CL
         |vpiRange:
         \_range: , line:11
           |vpiLeftRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (SH), line:3, parent:work@A
     |vpiName:SH
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SH), line:3, parent:work@A
         |vpiName:SH
         |vpiFullName:work@A.SH
         |vpiRange:
         \_range: , line:12
           |vpiLeftRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:47
             |vpiSize:32
             |INT:47
           |vpiRightRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
   |vpiPort:
   \_port: (SL), line:3, parent:work@A
     |vpiName:SL
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (SL), line:3, parent:work@A
         |vpiName:SL
         |vpiFullName:work@A.SL
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@B (B0), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:15, parent:work@A
     |vpiDefName:work@B
     |vpiName:B0
     |vpiFullName:work@A.B0
     |vpiPort:
     \_port: (CH), line:24, parent:B0
       |vpiName:CH
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (C1H)
         |vpiName:C1H
         |vpiActual:
         \_logic_net: (C1H), line:8, parent:work@A
           |vpiName:C1H
           |vpiFullName:work@A.C1H
           |vpiNetType:1
           |vpiRange:
           \_range: , line:8
             |vpiLeftRange:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:38
               |vpiSize:32
               |INT:38
             |vpiRightRange:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:32
               |vpiSize:32
               |INT:32
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (CH), line:24, parent:B0
           |vpiName:CH
           |vpiFullName:work@A.B0.CH
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:37
               |vpiSize:32
               |INT:37
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:32
               |vpiSize:32
               |INT:32
     |vpiPort:
     \_port: (CL), line:24, parent:B0
       |vpiName:CL
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (@@BAD_SYMBOL@@)
         |vpiName:@@BAD_SYMBOL@@
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (CL), line:24, parent:B0
           |vpiName:CL
           |vpiFullName:work@A.B0.CL
           |vpiRange:
           \_range: , line:27
             |vpiLeftRange:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (SH), line:24, parent:B0
       |vpiName:SH
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (S1H)
         |vpiName:S1H
         |vpiActual:
         \_logic_net: (S1H), line:6, parent:work@A
           |vpiName:S1H
           |vpiFullName:work@A.S1H
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:39
               |vpiSize:32
               |INT:39
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:32
               |vpiSize:32
               |INT:32
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (SH), line:24, parent:B0
           |vpiName:SH
           |vpiFullName:work@A.B0.SH
           |vpiRange:
           \_range: , line:28
             |vpiLeftRange:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:38
               |vpiSize:32
               |INT:38
             |vpiRightRange:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:32
               |vpiSize:32
               |INT:32
     |vpiPort:
     \_port: (SL), line:24, parent:B0
       |vpiName:SL
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (@@BAD_SYMBOL@@)
         |vpiName:@@BAD_SYMBOL@@
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (SL), line:24, parent:B0
           |vpiName:SL
           |vpiFullName:work@A.B0.SL
           |vpiRange:
           \_range: , line:29
             |vpiLeftRange:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiModule:
     \_module: work@C (C0), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:31, parent:B0
       |vpiDefName:work@C
       |vpiName:C0
       |vpiFullName:work@A.B0.C0
       |vpiPort:
       \_port: (CH), line:35, parent:C0
         |vpiName:CH
         |vpiDirection:2
         |vpiHighConn:
         \_ref_obj: (CH)
           |vpiName:CH
           |vpiActual:
           \_logic_net: (CH), line:24, parent:B0
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (CH), line:35, parent:C0
             |vpiName:CH
             |vpiFullName:work@A.B0.C0.CH
             |vpiRange:
             \_range: , line:37
               |vpiLeftRange:
               \_constant: , line:37
                 |vpiConstType:7
                 |vpiDecompile:38
                 |vpiSize:32
                 |INT:38
               |vpiRightRange:
               \_constant: , line:37
                 |vpiConstType:7
                 |vpiDecompile:32
                 |vpiSize:32
                 |INT:32
       |vpiPort:
       \_port: (CL), line:35, parent:C0
         |vpiName:CL
         |vpiDirection:2
         |vpiHighConn:
         \_ref_obj: (CL)
           |vpiName:CL
           |vpiActual:
           \_logic_net: (CL), line:24, parent:B0
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (CL), line:35, parent:C0
             |vpiName:CL
             |vpiFullName:work@A.B0.C0.CL
             |vpiRange:
             \_range: , line:38
               |vpiLeftRange:
               \_constant: , line:38
                 |vpiConstType:7
                 |vpiDecompile:31
                 |vpiSize:32
                 |INT:31
               |vpiRightRange:
               \_constant: , line:38
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiPort:
       \_port: (SH), line:35, parent:C0
         |vpiName:SH
         |vpiDirection:2
         |vpiHighConn:
         \_ref_obj: (SH)
           |vpiName:SH
           |vpiActual:
           \_logic_net: (SH), line:24, parent:B0
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (SH), line:35, parent:C0
             |vpiName:SH
             |vpiFullName:work@A.B0.C0.SH
             |vpiRange:
             \_range: , line:39
               |vpiLeftRange:
               \_constant: , line:39
                 |vpiConstType:7
                 |vpiDecompile:39
                 |vpiSize:32
                 |INT:39
               |vpiRightRange:
               \_constant: , line:39
                 |vpiConstType:7
                 |vpiDecompile:32
                 |vpiSize:32
                 |INT:32
       |vpiPort:
       \_port: (SL), line:35, parent:C0
         |vpiName:SL
         |vpiDirection:2
         |vpiHighConn:
         \_ref_obj: (SL)
           |vpiName:SL
           |vpiActual:
           \_logic_net: (SL), line:24, parent:B0
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (SL), line:35, parent:C0
             |vpiName:SL
             |vpiFullName:work@A.B0.C0.SL
             |vpiRange:
             \_range: , line:40
               |vpiLeftRange:
               \_constant: , line:40
                 |vpiConstType:7
                 |vpiDecompile:31
                 |vpiSize:32
                 |INT:31
               |vpiRightRange:
               \_constant: , line:40
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
       |vpiNet:
       \_logic_net: (CH), line:35, parent:C0
       |vpiNet:
       \_logic_net: (CL), line:35, parent:C0
       |vpiNet:
       \_logic_net: (SH), line:35, parent:C0
       |vpiNet:
       \_logic_net: (SL), line:35, parent:C0
       |vpiInstance:
       \_module: work@B (B0), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:15, parent:work@A
     |vpiNet:
     \_logic_net: (CH), line:24, parent:B0
     |vpiNet:
     \_logic_net: (CL), line:24, parent:B0
     |vpiNet:
     \_logic_net: (SH), line:24, parent:B0
     |vpiNet:
     \_logic_net: (SL), line:24, parent:B0
     |vpiInstance:
     \_module: work@A (work@A), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1866215.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1866215.v</a>, line:3
   |vpiNet:
   \_logic_net: (S1L), line:5, parent:work@A
     |vpiName:S1L
     |vpiFullName:work@A.S1L
     |vpiNetType:1
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiNet:
   \_logic_net: (S1H), line:6, parent:work@A
   |vpiNet:
   \_logic_net: (C1L), line:7, parent:work@A
     |vpiName:C1L
     |vpiFullName:work@A.C1L
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiNet:
   \_logic_net: (C1H), line:8, parent:work@A
   |vpiNet:
   \_logic_net: (CH), line:3, parent:work@A
   |vpiNet:
   \_logic_net: (CL), line:3, parent:work@A
   |vpiNet:
   \_logic_net: (SH), line:3, parent:work@A
   |vpiNet:
   \_logic_net: (SL), line:3, parent:work@A
Object: \work_A of type 3000
Object: \work_A of type 32
Object: \CH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \B0 of type 32
Object: \CH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \C0 of type 32
Object: \CH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \S1L of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \S1H of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \C1L of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \C1H of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SH of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \SL of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_A of type 32
Object: \CH of type 44
Object: \CL of type 44
Object: \SH of type 44
Object: \SL of type 44
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>