// Seed: 1076534813
module module_0;
  wire id_2;
  module_2 modCall_1 ();
  id_3(
      .id_0((id_2)), .id_1(1)
  );
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  tri  id_2
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input  wire id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wand id_3
);
  wire id_5;
  id_6 :
  assert property (@(posedge id_2 or 1) id_1)
  else;
  module_2 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
