//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21122541
// Driver 367.48
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_52, texmode_independent
.address_size 64

	// .globl	mcx_main_loop
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry mcx_main_loop(
	.param .u32 mcx_main_loop_param_0,
	.param .u32 mcx_main_loop_param_1,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_2,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_3,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_4,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_5,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_6,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_7,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_8,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_9,
	.param .u64 .ptr .global .align 4 mcx_main_loop_param_10,
	.param .u64 .ptr .shared .align 4 mcx_main_loop_param_11,
	.param .u64 .ptr .const .align 16 mcx_main_loop_param_12
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .f32 	%f<721>;
	.reg .b32 	%r<410>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<131>;


	mov.u64 	%rd130, __local_depot0;
	cvta.local.u64 	%SP, %rd130;
	ld.param.u32 	%r129, [mcx_main_loop_param_0];
	ld.param.u32 	%r130, [mcx_main_loop_param_1];
	ld.param.u64 	%rd34, [mcx_main_loop_param_3];
	ld.param.u64 	%rd36, [mcx_main_loop_param_5];
	ld.param.u64 	%rd37, [mcx_main_loop_param_7];
	ld.param.u64 	%rd38, [mcx_main_loop_param_12];
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd39;
	mov.u32 	%r131, %ctaid.x;
	mov.u32 	%r132, %ntid.x;
	mov.b32	%r133, %envreg3;
	mad.lo.s32 	%r134, %r131, %r132, %r133;
	mov.u32 	%r135, %tid.x;
	add.s32 	%r1, %r134, %r135;
	add.s64 	%rd2, %rd38, 176;
	ld.const.u32 	%r361, [%rd38+176];
	shl.b32 	%r136, %r1, 2;
	mul.wide.s32 	%rd40, %r136, 4;
	add.s64 	%rd41, %rd36, %rd40;
	ld.global.u32 	%rd42, [%rd41];
	shl.b64 	%rd43, %rd42, 32;
	ld.global.u32 	%rd44, [%rd41+4];
	or.b64  	%rd120, %rd43, %rd44;
	ld.global.u32 	%rd45, [%rd41+8];
	shl.b64 	%rd46, %rd45, 32;
	ld.global.u32 	%rd47, [%rd41+12];
	or.b64  	%rd122, %rd46, %rd47;
	setp.lt.s32	%p4, %r1, %r130;
	selp.u32	%r137, 1, 0, %p4;
	add.s32 	%r138, %r137, %r129;
	cvt.rn.f32.s32	%f1, %r138;
	mov.f32 	%f662, 0fBF800000;
	mov.f32 	%f660, 0f00000000;
	mov.f32 	%f653, %f660;
	mov.f32 	%f646, %f660;
	mov.f32 	%f690, %f660;
	mov.f32 	%f681, %f660;
	mov.f32 	%f680, %f660;
	mov.pred 	%p111, 0;
	mov.f32 	%f720, %f660;
	setp.le.f32	%p5, %f1, 0f00000000;
	@%p5 bra 	BB0_2;

	mov.f32 	%f690, 0f3F800000;
	mov.f32 	%f681, 0f00000000;
	mov.f32 	%f680, %f681;
	ld.const.u32 	%r371, [%rd2+-4];
	and.b32  	%r139, %r361, 127;
	mul.wide.u32 	%rd48, %r139, 16;
	add.s64 	%rd49, %rd37, %rd48;
	ld.const.v4.f32 	{%f262, %f263, %f264, %f265}, [%rd49];
	mov.f32 	%f664, %f265;
	mov.f32 	%f663, %f264;
	mov.f32 	%f7, %f263;
	mov.f32 	%f6, %f262;
	ld.const.v4.f32 	{%f266, %f267, %f268, %f269}, [%rd2+-176];
	mov.f32 	%f660, %f268;
	mov.f32 	%f653, %f267;
	mov.f32 	%f646, %f266;
	mov.f32 	%f662, %f269;
	mov.f32 	%f718, %f269;
	add.f32 	%f720, %f269, 0f00000000;
	mov.pred 	%p111, -1;

BB0_2:
	mov.f32 	%f717, %f718;
	mov.f32 	%f688, %f690;
	mov.u32 	%r369, %r371;
	mov.f32 	%f658, %f660;
	mov.f32 	%f651, %f653;
	mov.f32 	%f644, %f646;
	@%p111 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	setp.gtu.f32	%p7, %f688, %f1;
	mov.f32 	%f719, 0f00000000;
	@%p7 bra 	BB0_95;

	ld.const.v4.f32 	{%f272, %f273, %f274, %f275}, [%rd2+-160];
	mov.f32 	%f701, %f275;
	mov.f32 	%f700, %f274;
	mov.f32 	%f699, %f273;
	mov.f32 	%f698, %f272;
	ld.const.v4.f32 	{%f276, %f277, %f278, %f279}, [%rd2+-176];
	mov.f32 	%f36, %f278;
	mov.f32 	%f35, %f277;
	mov.f32 	%f34, %f276;
	mov.f32 	%f719, 0f00000000;
	mov.u32 	%r354, 0;

BB0_6:
	mov.f32 	%f712, %f717;
	mov.f32 	%f47, %f712;
	mov.f32 	%f686, %f688;
	mov.f32 	%f687, %f686;
	mov.u64 	%rd6, %rd122;
	mov.u64 	%rd5, %rd120;
	mov.u32 	%r5, %r354;
	setp.gtu.f32	%p8, %f680, 0f00000000;
	@%p8 bra 	BB0_63;
	bra.uni 	BB0_7;

BB0_63:
	mov.f32 	%f679, %f662;
	mov.u64 	%rd123, %rd6;
	mov.u64 	%rd121, %rd5;
	bra.uni 	BB0_64;

BB0_7:
	shl.b64 	%rd52, %rd5, 23;
	xor.b64  	%rd53, %rd52, %rd5;
	shr.u64 	%rd54, %rd53, 18;
	shr.u64 	%rd55, %rd6, 5;
	xor.b64  	%rd56, %rd55, %rd6;
	xor.b64  	%rd57, %rd56, %rd53;
	xor.b64  	%rd123, %rd57, %rd54;
	add.s64 	%rd58, %rd123, %rd6;
	shr.u64 	%rd59, %rd58, 12;
	or.b64  	%rd60, %rd59, 4607182418800017408;
	mov.b64 	 %fd1, %rd60;
	cvt.rn.f32.f64	%f280, %fd1;
	add.f32 	%f281, %f280, 0fBF800000;
	add.f32 	%f58, %f281, 0f34000000;
	setp.gt.f32	%p9, %f58, 0f00000000;
	setp.lt.f32	%p10, %f58, 0f7F800000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	setp.lt.f32	%p12, %f58, 0f00800000;
	mul.f32 	%f284, %f58, 0f4B800000;
	selp.f32	%f285, %f284, %f58, %p12;
	selp.f32	%f286, 0fC3170000, 0fC2FE0000, %p12;
	mov.b32 	 %r142, %f285;
	and.b32  	%r143, %r142, 8388607;
	or.b32  	%r144, %r143, 1065353216;
	mov.b32 	 %f287, %r144;
	shr.u32 	%r145, %r142, 23;
	cvt.rn.f32.u32	%f288, %r145;
	add.f32 	%f289, %f286, %f288;
	setp.gt.f32	%p13, %f287, 0f3FAE147B;
	mul.f32 	%f290, %f287, 0f3F000000;
	add.f32 	%f291, %f289, 0f3F800000;
	selp.f32	%f292, %f290, %f287, %p13;
	selp.f32	%f293, %f291, %f289, %p13;
	add.f32 	%f283, %f292, 0f3F800000;
	add.f32 	%f294, %f292, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f282,%f283;
	// inline asm
	mul.f32 	%f295, %f294, %f294;
	neg.f32 	%f296, %f295;
	mul.rn.f32 	%f297, %f282, %f296;
	add.rn.f32 	%f298, %f294, %f297;
	mul.f32 	%f299, %f298, %f298;
	mov.f32 	%f300, 0f3C4C6A36;
	mov.f32 	%f301, 0f3B1E94E6;
	fma.rn.f32 	%f302, %f301, %f299, %f300;
	mov.f32 	%f303, 0f3DAAAB1A;
	fma.rn.f32 	%f304, %f302, %f299, %f303;
	mul.f32 	%f305, %f299, %f304;
	fma.rn.f32 	%f306, %f305, %f298, %f297;
	add.f32 	%f307, %f294, %f306;
	mov.f32 	%f308, 0f3F317218;
	fma.rn.f32 	%f665, %f293, %f308, %f307;
	bra.uni 	BB0_10;

BB0_8:
	lg2.approx.f32 	%f665, %f58;

BB0_10:
	neg.f32 	%f680, %f665;
	mov.f32 	%f679, %f662;
	setp.geu.f32	%p14, %f662, 0f3F800000;
	mov.u64 	%rd121, %rd6;
	@%p14 bra 	BB0_64;

	shl.b64 	%rd61, %rd6, 23;
	xor.b64  	%rd62, %rd61, %rd6;
	shr.u64 	%rd63, %rd62, 18;
	xor.b64  	%rd64, %rd63, %rd62;
	xor.b64  	%rd65, %rd64, %rd123;
	shr.u64 	%rd66, %rd123, 5;
	xor.b64  	%rd121, %rd65, %rd66;
	add.s64 	%rd67, %rd121, %rd123;
	shr.u64 	%rd68, %rd67, 12;
	or.b64  	%rd69, %rd68, 4607182418800017408;
	mov.b64 	 %fd2, %rd69;
	cvt.rn.f32.f64	%f309, %fd2;
	add.f32 	%f310, %f309, 0fBF800000;
	mul.f32 	%f666, %f310, 0f40C90FDB;
	abs.f32 	%f311, %f666;
	setp.neu.f32	%p15, %f311, 0f7F800000;
	@%p15 bra 	BB0_13;

	mov.f32 	%f312, 0f00000000;
	mul.rn.f32 	%f666, %f666, %f312;

BB0_13:
	mul.f32 	%f313, %f666, 0f3F22F983;
	cvt.rni.s32.f32	%r384, %f313;
	cvt.rn.f32.s32	%f314, %r384;
	neg.f32 	%f315, %f314;
	mov.f32 	%f316, 0f3FC90FDA;
	fma.rn.f32 	%f317, %f315, %f316, %f666;
	mov.f32 	%f318, 0f33A22168;
	fma.rn.f32 	%f319, %f315, %f318, %f317;
	mov.f32 	%f320, 0f27C234C5;
	fma.rn.f32 	%f667, %f315, %f320, %f319;
	abs.f32 	%f321, %f666;
	setp.leu.f32	%p16, %f321, 0f47CE4780;
	@%p16 bra 	BB0_23;

	mov.u64 	%rd125, %rd1;
	mov.b32 	 %r9, %f666;
	and.b32  	%r10, %r9, -2147483648;
	shl.b32 	%r149, %r9, 8;
	or.b32  	%r11, %r149, -2147483648;
	mov.u32 	%r375, 0;
	mov.u32 	%r376, %r375;
	mov.u32 	%r373, %r375;
	mov.u64 	%rd124, 0;
	mov.pred 	%p17, 0;
	@%p17 bra 	BB0_16;

BB0_15:
	shl.b64 	%rd71, %rd124, 2;
	mov.u64 	%rd72, __cudart_i2opi_f;
	add.s64 	%rd73, %rd72, %rd71;
	ld.const.u32 	%r152, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r150, %r152, %r11, %r376;
	madc.hi.u32     %r376, %r152, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd125], %r150;
	add.s32 	%r373, %r373, 1;
	setp.lt.s32	%p18, %r373, 6;
	cvt.s64.s32	%rd124, %r373;
	mul.wide.s32 	%rd74, %r373, 4;
	add.s64 	%rd125, %rd1, %rd74;
	mov.u32 	%r375, %r376;
	@%p18 bra 	BB0_15;

BB0_16:
	bfe.u32 	%r155, %r9, 23, 8;
	add.s32 	%r156, %r155, -128;
	shr.u32 	%r157, %r156, 5;
	st.local.u32 	[%rd125], %r375;
	mov.u32 	%r158, 6;
	sub.s32 	%r159, %r158, %r157;
	mul.wide.s32 	%rd75, %r159, 4;
	add.s64 	%rd15, %rd1, %rd75;
	ld.local.u32 	%r377, [%rd15];
	ld.local.u32 	%r378, [%rd15+-4];
	bfe.u32 	%r19, %r9, 23, 5;
	setp.eq.s32	%p19, %r19, 0;
	@%p19 bra 	BB0_18;

	mov.u32 	%r160, 32;
	sub.s32 	%r161, %r160, %r19;
	shr.u32 	%r162, %r378, %r161;
	shl.b32 	%r163, %r377, %r19;
	add.s32 	%r377, %r162, %r163;
	ld.local.u32 	%r164, [%rd15+-8];
	shr.u32 	%r165, %r164, %r161;
	shl.b32 	%r166, %r378, %r19;
	add.s32 	%r378, %r165, %r166;

BB0_18:
	shr.u32 	%r167, %r378, 30;
	shl.b32 	%r168, %r377, 2;
	add.s32 	%r379, %r167, %r168;
	shl.b32 	%r25, %r378, 2;
	shr.u32 	%r169, %r379, 31;
	shr.u32 	%r170, %r377, 30;
	add.s32 	%r26, %r169, %r170;
	setp.eq.s32	%p20, %r169, 0;
	mov.u32 	%r380, %r10;
	mov.u32 	%r381, %r25;
	@%p20 bra 	BB0_20;

	not.b32 	%r171, %r379;
	neg.s32 	%r27, %r25;
	setp.eq.s32	%p21, %r25, 0;
	selp.u32	%r172, 1, 0, %p21;
	add.s32 	%r379, %r172, %r171;
	xor.b32  	%r29, %r10, -2147483648;
	mov.u32 	%r380, %r29;
	mov.u32 	%r381, %r27;

BB0_20:
	mov.u32 	%r31, %r380;
	neg.s32 	%r173, %r26;
	setp.eq.s32	%p22, %r10, 0;
	selp.b32	%r384, %r26, %r173, %p22;
	clz.b32 	%r383, %r379;
	setp.eq.s32	%p23, %r383, 0;
	shl.b32 	%r174, %r379, %r383;
	mov.u32 	%r175, 32;
	sub.s32 	%r176, %r175, %r383;
	shr.u32 	%r177, %r381, %r176;
	add.s32 	%r178, %r177, %r174;
	selp.b32	%r35, %r379, %r178, %p23;
	mov.u32 	%r179, -921707870;
	mul.hi.u32 	%r382, %r35, %r179;
	setp.lt.s32	%p24, %r382, 1;
	@%p24 bra 	BB0_22;

	mul.lo.s32 	%r180, %r35, -921707870;
	shr.u32 	%r181, %r180, 31;
	shl.b32 	%r182, %r382, 1;
	add.s32 	%r382, %r181, %r182;
	add.s32 	%r383, %r383, 1;

BB0_22:
	mov.u32 	%r183, 126;
	sub.s32 	%r184, %r183, %r383;
	shl.b32 	%r185, %r184, 23;
	add.s32 	%r186, %r382, 1;
	shr.u32 	%r187, %r186, 7;
	add.s32 	%r188, %r187, 1;
	shr.u32 	%r189, %r188, 1;
	add.s32 	%r190, %r189, %r185;
	or.b32  	%r191, %r190, %r31;
	mov.b32 	 %f667, %r191;

BB0_23:
	mul.f32 	%f322, %f667, %f667;
	mov.f32 	%f323, 0fBAB6061A;
	mov.f32 	%f324, 0f37CCF5CE;
	fma.rn.f32 	%f325, %f324, %f322, %f323;
	mov.f32 	%f326, 0f3D2AAAA5;
	fma.rn.f32 	%f327, %f325, %f322, %f326;
	mov.f32 	%f328, 0fBF000000;
	fma.rn.f32 	%f329, %f327, %f322, %f328;
	mov.f32 	%f330, 0f3F800000;
	fma.rn.f32 	%f331, %f329, %f322, %f330;
	mov.f32 	%f332, 0f3C08839E;
	mov.f32 	%f333, 0fB94CA1F9;
	fma.rn.f32 	%f334, %f333, %f322, %f332;
	mov.f32 	%f335, 0fBE2AAAA3;
	fma.rn.f32 	%f336, %f334, %f322, %f335;
	mov.f32 	%f337, 0f00000000;
	fma.rn.f32 	%f338, %f336, %f322, %f337;
	fma.rn.f32 	%f339, %f338, %f667, %f667;
	and.b32  	%r192, %r384, 1;
	setp.eq.b32	%p25, %r192, 1;
	not.pred 	%p26, %p25;
	selp.f32	%f340, %f339, %f331, %p26;
	selp.f32	%f341, %f331, %f339, %p26;
	and.b32  	%r193, %r384, 2;
	setp.eq.s32	%p27, %r193, 0;
	neg.f32 	%f342, %f340;
	selp.f32	%f73, %f340, %f342, %p27;
	add.s32 	%r194, %r384, 1;
	and.b32  	%r195, %r194, 2;
	setp.eq.s32	%p28, %r195, 0;
	neg.f32 	%f343, %f341;
	selp.f32	%f74, %f341, %f343, %p28;
	setp.gt.f32	%p29, %f663, 0f34000000;
	shl.b64 	%rd76, %rd123, 23;
	xor.b64  	%rd77, %rd76, %rd123;
	xor.b64  	%rd78, %rd77, %rd121;
	shr.u64 	%rd79, %rd77, 18;
	xor.b64  	%rd80, %rd78, %rd79;
	shr.u64 	%rd81, %rd121, 5;
	xor.b64  	%rd16, %rd80, %rd81;
	add.s64 	%rd82, %rd16, %rd121;
	shr.u64 	%rd83, %rd82, 12;
	or.b64  	%rd84, %rd83, 4607182418800017408;
	mov.b64 	 %fd3, %rd84;
	cvt.rn.f32.f64	%f344, %fd3;
	add.f32 	%f76, %f344, 0fBF800000;
	@%p29 bra 	BB0_37;
	bra.uni 	BB0_24;

BB0_37:
	neg.f32 	%f403, %f663;
	fma.rn.f32 	%f404, %f403, %f663, 0f3F800000;
	add.f32 	%f405, %f663, %f663;
	sub.f32 	%f407, %f330, %f663;
	fma.rn.f32 	%f408, %f405, %f76, %f407;
	div.full.f32 	%f409, %f404, %f408;
	mul.rn.f32 	%f410, %f409, %f409;
	fma.rn.f32 	%f411, %f663, %f663, 0f3F800000;
	sub.f32 	%f412, %f411, %f410;
	div.full.f32 	%f413, %f412, %f405;
	min.f32 	%f414, %f330, %f413;
	mov.f32 	%f415, 0fBF800000;
	max.f32 	%f675, %f415, %f414;
	abs.f32 	%f416, %f675;
	sub.f32 	%f417, %f330, %f416;
	mul.f32 	%f418, %f417, 0f3F000000;
	sqrt.approx.f32 	%f419, %f418;
	setp.gt.f32	%p46, %f416, 0f3F11EB85;
	selp.f32	%f420, %f419, %f416, %p46;
	mul.f32 	%f421, %f420, %f420;
	mov.f32 	%f422, 0f3C94D2E9;
	mov.f32 	%f423, 0f3D53F941;
	fma.rn.f32 	%f424, %f423, %f421, %f422;
	mov.f32 	%f425, 0f3D3F841F;
	fma.rn.f32 	%f426, %f424, %f421, %f425;
	mov.f32 	%f427, 0f3D994929;
	fma.rn.f32 	%f428, %f426, %f421, %f427;
	mov.f32 	%f429, 0f3E2AAB94;
	fma.rn.f32 	%f430, %f428, %f421, %f429;
	mul.f32 	%f431, %f421, %f430;
	fma.rn.f32 	%f432, %f431, %f420, %f420;
	add.f32 	%f433, %f432, %f432;
	mov.f32 	%f434, 0f3FC90FDB;
	sub.f32 	%f435, %f434, %f432;
	selp.f32	%f436, %f433, %f435, %p46;
	setp.lt.f32	%p47, %f675, 0f00000000;
	mov.f32 	%f437, 0f40490FDB;
	sub.f32 	%f438, %f437, %f436;
	selp.f32	%f670, %f438, %f436, %p47;
	abs.f32 	%f439, %f670;
	setp.neu.f32	%p48, %f439, 0f7F800000;
	@%p48 bra 	BB0_39;

	mul.rn.f32 	%f670, %f670, %f337;

BB0_39:
	mov.f32 	%f606, 0f27C234C5;
	mov.f32 	%f605, 0f33A22168;
	mov.f32 	%f604, 0f3FC90FDA;
	mul.f32 	%f441, %f670, 0f3F22F983;
	cvt.rni.s32.f32	%r408, %f441;
	cvt.rn.f32.s32	%f442, %r408;
	neg.f32 	%f443, %f442;
	fma.rn.f32 	%f445, %f443, %f604, %f670;
	fma.rn.f32 	%f447, %f443, %f605, %f445;
	fma.rn.f32 	%f671, %f443, %f606, %f447;
	abs.f32 	%f449, %f670;
	setp.leu.f32	%p49, %f449, 0f47CE4780;
	@%p49 bra 	BB0_49;

	mov.u64 	%rd129, %rd1;
	mov.b32 	 %r77, %f670;
	and.b32  	%r78, %r77, -2147483648;
	shl.b32 	%r249, %r77, 8;
	or.b32  	%r79, %r249, -2147483648;
	mov.u32 	%r399, 0;
	mov.u32 	%r400, %r399;
	mov.u32 	%r397, %r399;
	mov.u64 	%rd128, 0;
	mov.pred 	%p50, 0;
	@%p50 bra 	BB0_42;

BB0_41:
	shl.b64 	%rd92, %rd128, 2;
	mov.u64 	%rd93, __cudart_i2opi_f;
	add.s64 	%rd94, %rd93, %rd92;
	ld.const.u32 	%r252, [%rd94];
	// inline asm
	{
	mad.lo.cc.u32   %r250, %r252, %r79, %r400;
	madc.hi.u32     %r400, %r252, %r79,  0;
	}
	// inline asm
	st.local.u32 	[%rd129], %r250;
	add.s32 	%r397, %r397, 1;
	setp.lt.s32	%p51, %r397, 6;
	cvt.s64.s32	%rd128, %r397;
	mul.wide.s32 	%rd95, %r397, 4;
	add.s64 	%rd129, %rd1, %rd95;
	mov.u32 	%r399, %r400;
	@%p51 bra 	BB0_41;

BB0_42:
	bfe.u32 	%r255, %r77, 23, 8;
	add.s32 	%r256, %r255, -128;
	shr.u32 	%r257, %r256, 5;
	st.local.u32 	[%rd129], %r399;
	mov.u32 	%r258, 6;
	sub.s32 	%r259, %r258, %r257;
	mul.wide.s32 	%rd96, %r259, 4;
	add.s64 	%rd30, %rd1, %rd96;
	ld.local.u32 	%r401, [%rd30];
	ld.local.u32 	%r402, [%rd30+-4];
	bfe.u32 	%r87, %r77, 23, 5;
	setp.eq.s32	%p52, %r87, 0;
	@%p52 bra 	BB0_44;

	mov.u32 	%r260, 32;
	sub.s32 	%r261, %r260, %r87;
	shr.u32 	%r262, %r402, %r261;
	shl.b32 	%r263, %r401, %r87;
	add.s32 	%r401, %r262, %r263;
	ld.local.u32 	%r264, [%rd30+-8];
	shr.u32 	%r265, %r264, %r261;
	shl.b32 	%r266, %r402, %r87;
	add.s32 	%r402, %r265, %r266;

BB0_44:
	shr.u32 	%r267, %r402, 30;
	shl.b32 	%r268, %r401, 2;
	add.s32 	%r403, %r267, %r268;
	shl.b32 	%r93, %r402, 2;
	shr.u32 	%r269, %r403, 31;
	shr.u32 	%r270, %r401, 30;
	add.s32 	%r94, %r269, %r270;
	setp.eq.s32	%p53, %r269, 0;
	mov.u32 	%r404, %r78;
	mov.u32 	%r405, %r93;
	@%p53 bra 	BB0_46;

	not.b32 	%r271, %r403;
	neg.s32 	%r95, %r93;
	setp.eq.s32	%p54, %r93, 0;
	selp.u32	%r272, 1, 0, %p54;
	add.s32 	%r403, %r272, %r271;
	xor.b32  	%r97, %r78, -2147483648;
	mov.u32 	%r404, %r97;
	mov.u32 	%r405, %r95;

BB0_46:
	mov.u32 	%r99, %r404;
	neg.s32 	%r273, %r94;
	setp.eq.s32	%p55, %r78, 0;
	selp.b32	%r408, %r94, %r273, %p55;
	clz.b32 	%r407, %r403;
	setp.eq.s32	%p56, %r407, 0;
	shl.b32 	%r274, %r403, %r407;
	mov.u32 	%r275, 32;
	sub.s32 	%r276, %r275, %r407;
	shr.u32 	%r277, %r405, %r276;
	add.s32 	%r278, %r277, %r274;
	selp.b32	%r103, %r403, %r278, %p56;
	mov.u32 	%r279, -921707870;
	mul.hi.u32 	%r406, %r103, %r279;
	setp.lt.s32	%p57, %r406, 1;
	@%p57 bra 	BB0_48;

	mul.lo.s32 	%r280, %r103, -921707870;
	shr.u32 	%r281, %r280, 31;
	shl.b32 	%r282, %r406, 1;
	add.s32 	%r406, %r281, %r282;
	add.s32 	%r407, %r407, 1;

BB0_48:
	mov.u32 	%r283, 126;
	sub.s32 	%r284, %r283, %r407;
	shl.b32 	%r285, %r284, 23;
	add.s32 	%r286, %r406, 1;
	shr.u32 	%r287, %r286, 7;
	add.s32 	%r288, %r287, 1;
	shr.u32 	%r289, %r288, 1;
	add.s32 	%r290, %r289, %r285;
	or.b32  	%r291, %r290, %r99;
	mov.b32 	 %f671, %r291;

BB0_49:
	mul.rn.f32 	%f92, %f671, %f671;
	and.b32  	%r110, %r408, 1;
	setp.eq.s32	%p58, %r110, 0;
	@%p58 bra 	BB0_51;
	bra.uni 	BB0_50;

BB0_51:
	mov.f32 	%f626, 0f3C08839E;
	mov.f32 	%f625, 0fB94CA1F9;
	fma.rn.f32 	%f672, %f625, %f92, %f626;
	bra.uni 	BB0_52;

BB0_24:
	fma.rn.f32 	%f345, %f76, 0f40000000, 0fBF800000;
	abs.f32 	%f346, %f345;
	sub.f32 	%f348, %f330, %f346;
	mul.f32 	%f349, %f348, 0f3F000000;
	sqrt.approx.f32 	%f350, %f349;
	setp.gt.f32	%p30, %f346, 0f3F11EB85;
	selp.f32	%f351, %f350, %f346, %p30;
	mul.f32 	%f352, %f351, %f351;
	mov.f32 	%f353, 0f3C94D2E9;
	mov.f32 	%f354, 0f3D53F941;
	fma.rn.f32 	%f355, %f354, %f352, %f353;
	mov.f32 	%f356, 0f3D3F841F;
	fma.rn.f32 	%f357, %f355, %f352, %f356;
	mov.f32 	%f358, 0f3D994929;
	fma.rn.f32 	%f359, %f357, %f352, %f358;
	mov.f32 	%f360, 0f3E2AAB94;
	fma.rn.f32 	%f361, %f359, %f352, %f360;
	mul.f32 	%f362, %f352, %f361;
	fma.rn.f32 	%f363, %f362, %f351, %f351;
	add.f32 	%f364, %f363, %f363;
	mov.f32 	%f365, 0f3FC90FDB;
	sub.f32 	%f366, %f365, %f363;
	selp.f32	%f367, %f364, %f366, %p30;
	setp.lt.f32	%p31, %f345, 0f00000000;
	mov.f32 	%f368, 0f40490FDB;
	sub.f32 	%f369, %f368, %f367;
	selp.f32	%f668, %f369, %f367, %p31;
	abs.f32 	%f370, %f668;
	setp.neu.f32	%p32, %f370, 0f7F800000;
	@%p32 bra 	BB0_26;

	mul.rn.f32 	%f668, %f668, %f337;

BB0_26:
	mov.f32 	%f614, 0f27C234C5;
	mov.f32 	%f613, 0f33A22168;
	mov.f32 	%f612, 0f3FC90FDA;
	mul.f32 	%f372, %f668, 0f3F22F983;
	cvt.rni.s32.f32	%r396, %f372;
	cvt.rn.f32.s32	%f373, %r396;
	neg.f32 	%f374, %f373;
	fma.rn.f32 	%f376, %f374, %f612, %f668;
	fma.rn.f32 	%f378, %f374, %f613, %f376;
	fma.rn.f32 	%f669, %f374, %f614, %f378;
	abs.f32 	%f380, %f668;
	setp.leu.f32	%p33, %f380, 0f47CE4780;
	@%p33 bra 	BB0_36;

	mov.u64 	%rd127, %rd1;
	mov.b32 	 %r43, %f668;
	and.b32  	%r44, %r43, -2147483648;
	shl.b32 	%r199, %r43, 8;
	or.b32  	%r45, %r199, -2147483648;
	mov.u32 	%r387, 0;
	mov.u32 	%r388, %r387;
	mov.u32 	%r385, %r387;
	mov.u64 	%rd126, 0;
	mov.pred 	%p34, 0;
	@%p34 bra 	BB0_29;

BB0_28:
	shl.b64 	%rd86, %rd126, 2;
	mov.u64 	%rd87, __cudart_i2opi_f;
	add.s64 	%rd88, %rd87, %rd86;
	ld.const.u32 	%r202, [%rd88];
	// inline asm
	{
	mad.lo.cc.u32   %r200, %r202, %r45, %r388;
	madc.hi.u32     %r388, %r202, %r45,  0;
	}
	// inline asm
	st.local.u32 	[%rd127], %r200;
	add.s32 	%r385, %r385, 1;
	setp.lt.s32	%p35, %r385, 6;
	cvt.s64.s32	%rd126, %r385;
	mul.wide.s32 	%rd89, %r385, 4;
	add.s64 	%rd127, %rd1, %rd89;
	mov.u32 	%r387, %r388;
	@%p35 bra 	BB0_28;

BB0_29:
	bfe.u32 	%r205, %r43, 23, 8;
	add.s32 	%r206, %r205, -128;
	shr.u32 	%r207, %r206, 5;
	st.local.u32 	[%rd127], %r387;
	mov.u32 	%r208, 6;
	sub.s32 	%r209, %r208, %r207;
	mul.wide.s32 	%rd90, %r209, 4;
	add.s64 	%rd23, %rd1, %rd90;
	ld.local.u32 	%r389, [%rd23];
	ld.local.u32 	%r390, [%rd23+-4];
	bfe.u32 	%r53, %r43, 23, 5;
	setp.eq.s32	%p36, %r53, 0;
	@%p36 bra 	BB0_31;

	mov.u32 	%r210, 32;
	sub.s32 	%r211, %r210, %r53;
	shr.u32 	%r212, %r390, %r211;
	shl.b32 	%r213, %r389, %r53;
	add.s32 	%r389, %r212, %r213;
	ld.local.u32 	%r214, [%rd23+-8];
	shr.u32 	%r215, %r214, %r211;
	shl.b32 	%r216, %r390, %r53;
	add.s32 	%r390, %r215, %r216;

BB0_31:
	shr.u32 	%r217, %r390, 30;
	shl.b32 	%r218, %r389, 2;
	add.s32 	%r391, %r217, %r218;
	shl.b32 	%r59, %r390, 2;
	shr.u32 	%r219, %r391, 31;
	shr.u32 	%r220, %r389, 30;
	add.s32 	%r60, %r219, %r220;
	setp.eq.s32	%p37, %r219, 0;
	mov.u32 	%r392, %r44;
	mov.u32 	%r393, %r59;
	@%p37 bra 	BB0_33;

	not.b32 	%r221, %r391;
	neg.s32 	%r61, %r59;
	setp.eq.s32	%p38, %r59, 0;
	selp.u32	%r222, 1, 0, %p38;
	add.s32 	%r391, %r222, %r221;
	xor.b32  	%r63, %r44, -2147483648;
	mov.u32 	%r392, %r63;
	mov.u32 	%r393, %r61;

BB0_33:
	mov.u32 	%r65, %r392;
	neg.s32 	%r223, %r60;
	setp.eq.s32	%p39, %r44, 0;
	selp.b32	%r396, %r60, %r223, %p39;
	clz.b32 	%r395, %r391;
	setp.eq.s32	%p40, %r395, 0;
	shl.b32 	%r224, %r391, %r395;
	mov.u32 	%r225, 32;
	sub.s32 	%r226, %r225, %r395;
	shr.u32 	%r227, %r393, %r226;
	add.s32 	%r228, %r227, %r224;
	selp.b32	%r69, %r391, %r228, %p40;
	mov.u32 	%r229, -921707870;
	mul.hi.u32 	%r394, %r69, %r229;
	setp.lt.s32	%p41, %r394, 1;
	@%p41 bra 	BB0_35;

	mul.lo.s32 	%r230, %r69, -921707870;
	shr.u32 	%r231, %r230, 31;
	shl.b32 	%r232, %r394, 1;
	add.s32 	%r394, %r231, %r232;
	add.s32 	%r395, %r395, 1;

BB0_35:
	mov.u32 	%r233, 126;
	sub.s32 	%r234, %r233, %r395;
	shl.b32 	%r235, %r234, 23;
	add.s32 	%r236, %r394, 1;
	shr.u32 	%r237, %r236, 7;
	add.s32 	%r238, %r237, 1;
	shr.u32 	%r239, %r238, 1;
	add.s32 	%r240, %r239, %r235;
	or.b32  	%r241, %r240, %r65;
	mov.b32 	 %f669, %r241;

BB0_36:
	mov.f32 	%f621, 0fBE2AAAA3;
	mov.f32 	%f620, 0f3C08839E;
	mov.f32 	%f619, 0fB94CA1F9;
	mov.f32 	%f618, 0fBF000000;
	mov.f32 	%f617, 0f3D2AAAA5;
	mov.f32 	%f616, 0fBAB6061A;
	mov.f32 	%f615, 0f37CCF5CE;
	mul.f32 	%f381, %f669, %f669;
	fma.rn.f32 	%f384, %f615, %f381, %f616;
	fma.rn.f32 	%f386, %f384, %f381, %f617;
	fma.rn.f32 	%f388, %f386, %f381, %f618;
	fma.rn.f32 	%f390, %f388, %f381, %f330;
	fma.rn.f32 	%f393, %f619, %f381, %f620;
	fma.rn.f32 	%f395, %f393, %f381, %f621;
	fma.rn.f32 	%f397, %f395, %f381, %f337;
	fma.rn.f32 	%f398, %f397, %f669, %f669;
	and.b32  	%r242, %r396, 1;
	setp.eq.b32	%p42, %r242, 1;
	not.pred 	%p43, %p42;
	selp.f32	%f399, %f398, %f390, %p43;
	selp.f32	%f400, %f390, %f398, %p43;
	and.b32  	%r243, %r396, 2;
	setp.eq.s32	%p44, %r243, 0;
	neg.f32 	%f401, %f399;
	selp.f32	%f675, %f399, %f401, %p44;
	add.s32 	%r244, %r396, 1;
	and.b32  	%r245, %r244, 2;
	setp.eq.s32	%p45, %r245, 0;
	neg.f32 	%f402, %f400;
	selp.f32	%f674, %f400, %f402, %p45;
	bra.uni 	BB0_59;

BB0_50:
	mov.f32 	%f608, 0fBAB6061A;
	mov.f32 	%f607, 0f37CCF5CE;
	fma.rn.f32 	%f672, %f607, %f92, %f608;

BB0_52:
	@%p58 bra 	BB0_54;
	bra.uni 	BB0_53;

BB0_54:
	mov.f32 	%f624, 0fBE2AAAA3;
	fma.rn.f32 	%f458, %f672, %f92, %f624;
	fma.rn.f32 	%f673, %f458, %f92, %f337;
	bra.uni 	BB0_55;

BB0_53:
	mov.f32 	%f610, 0fBF000000;
	mov.f32 	%f609, 0f3D2AAAA5;
	fma.rn.f32 	%f455, %f672, %f92, %f609;
	fma.rn.f32 	%f673, %f455, %f92, %f610;

BB0_55:
	fma.rn.f32 	%f674, %f673, %f671, %f671;
	@%p58 bra 	BB0_57;

	fma.rn.f32 	%f674, %f673, %f92, %f330;

BB0_57:
	and.b32  	%r292, %r408, 2;
	setp.eq.s32	%p61, %r292, 0;
	@%p61 bra 	BB0_59;

	mov.f32 	%f611, 0fBF800000;
	fma.rn.f32 	%f674, %f674, %f611, %f337;

BB0_59:
	setp.gt.f32	%p62, %f700, 0fBF7FFFFE;
	setp.lt.f32	%p63, %f700, 0f3F7FFFFE;
	and.pred  	%p64, %p62, %p63;
	@%p64 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_61:
	neg.f32 	%f464, %f700;
	fma.rn.f32 	%f465, %f464, %f700, 0f3F800000;
	rsqrt.approx.f32 	%f466, %f465;
	mul.f32 	%f467, %f674, %f466;
	mul.f32 	%f468, %f698, %f700;
	mul.f32 	%f469, %f699, %f74;
	neg.f32 	%f470, %f469;
	fma.rn.f32 	%f471, %f468, %f73, %f470;
	mul.f32 	%f472, %f698, %f675;
	fma.rn.f32 	%f676, %f467, %f471, %f472;
	mul.f32 	%f473, %f699, %f700;
	mul.f32 	%f474, %f698, %f74;
	fma.rn.f32 	%f475, %f473, %f73, %f474;
	mul.f32 	%f476, %f699, %f675;
	fma.rn.f32 	%f677, %f467, %f475, %f476;
	mul.f32 	%f477, %f465, %f467;
	neg.f32 	%f478, %f477;
	mul.f32 	%f479, %f700, %f675;
	fma.rn.f32 	%f678, %f478, %f73, %f479;
	bra.uni 	BB0_62;

BB0_60:
	mul.f32 	%f676, %f73, %f674;
	mul.f32 	%f677, %f74, %f674;
	neg.f32 	%f463, %f675;
	setp.gt.f32	%p65, %f700, 0f00000000;
	selp.f32	%f678, %f675, %f463, %p65;

BB0_62:
	shr.u64 	%rd114, %rd121, 5;
	xor.b64  	%rd123, %rd80, %rd114;
	mul.f32 	%f480, %f677, %f677;
	fma.rn.f32 	%f481, %f676, %f676, %f480;
	fma.rn.f32 	%f482, %f678, %f678, %f481;
	rsqrt.approx.f32 	%f483, %f482;
	mul.f32 	%f700, %f678, %f483;
	mul.f32 	%f699, %f677, %f483;
	mul.f32 	%f698, %f676, %f483;
	add.f32 	%f701, %f701, 0f3F800000;

BB0_64:
	mov.u64 	%rd122, %rd123;
	mov.u64 	%rd120, %rd121;
	and.b32  	%r298, %r361, 127;
	mul.wide.u32 	%rd97, %r298, 16;
	add.s64 	%rd98, %rd37, %rd97;
	ld.const.v4.f32 	{%f496, %f497, %f498, %f499}, [%rd98];
	mov.f32 	%f663, %f498;
	mov.f32 	%f133, %f497;
	mov.f32 	%f132, %f496;
	// inline asm
	cvt.rmi.f32.f32 	%f484, %f644;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f486, %f651;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f488, %f658;
	// inline asm
	setp.gt.f32	%p66, %f698, 0f00000000;
	selp.b32	%r293, -1, 0, %p66;
	setp.gt.f32	%p67, %f699, 0f00000000;
	selp.b32	%r294, -1, 0, %p67;
	setp.gt.f32	%p68, %f700, 0f00000000;
	selp.b32	%r295, -1, 0, %p68;
	// inline asm
	cvt.rn.f32.s32 	%f492, %r293;
	// inline asm
	// inline asm
	cvt.rn.f32.s32 	%f493, %r294;
	// inline asm
	// inline asm
	cvt.rn.f32.s32 	%f494, %r295;
	// inline asm
	sub.f32 	%f500, %f488, %f494;
	sub.f32 	%f501, %f486, %f493;
	sub.f32 	%f502, %f484, %f492;
	sub.f32 	%f503, %f502, %f644;
	sub.f32 	%f504, %f501, %f651;
	sub.f32 	%f505, %f500, %f658;
	abs.f32 	%f506, %f505;
	abs.f32 	%f507, %f504;
	abs.f32 	%f508, %f503;
	add.f32 	%f509, %f508, 0f34000000;
	div.approx.f32 	%f510, %f509, %f698;
	add.f32 	%f511, %f507, 0f34000000;
	div.approx.f32 	%f512, %f511, %f699;
	add.f32 	%f513, %f506, 0f34000000;
	div.approx.f32 	%f514, %f513, %f700;
	abs.f32 	%f515, %f510;
	abs.f32 	%f139, %f512;
	abs.f32 	%f516, %f514;
	min.f32 	%f517, %f515, %f139;
	min.f32 	%f140, %f517, %f516;
	setp.eq.f32	%p69, %f140, %f515;
	mov.u32 	%r409, 0;
	@%p69 bra 	BB0_66;

	setp.eq.f32	%p70, %f140, %f139;
	selp.b32	%r409, 1, 2, %p70;

BB0_66:
	fma.rn.f32 	%f141, %f140, %f698, %f644;
	fma.rn.f32 	%f142, %f140, %f699, %f651;
	fma.rn.f32 	%f143, %f140, %f700, %f658;
	setp.eq.s32	%p71, %r409, 0;
	@%p71 bra 	BB0_70;
	bra.uni 	BB0_67;

BB0_70:
	// inline asm
	cvt.rni.s32.f32 	%r315, %f141;
	// inline asm
	cvt.rn.f32.s32	%f527, %r315;
	selp.u32	%r316, 1, 0, %p66;
	setp.lt.f32	%p78, %f698, 0f00000000;
	selp.u32	%r317, 1, 0, %p78;
	sub.s32 	%r318, %r316, %r317;
	add.f32 	%f528, %f527, 0f447A0000;
	mov.b32 	 %r319, %f528;
	and.b32  	%r320, %r319, -2147483648;
	xor.b32  	%r321, %r320, %r318;
	add.s32 	%r322, %r321, %r319;
	mov.b32 	 %f529, %r322;
	add.f32 	%f692, %f529, 0fC47A0000;
	mov.f32 	%f693, %f142;
	bra.uni 	BB0_71;

BB0_67:
	setp.eq.s32	%p72, %r409, 1;
	@%p72 bra 	BB0_69;
	bra.uni 	BB0_68;

BB0_69:
	// inline asm
	cvt.rni.s32.f32 	%r307, %f142;
	// inline asm
	cvt.rn.f32.s32	%f523, %r307;
	selp.u32	%r308, 1, 0, %p67;
	setp.lt.f32	%p76, %f699, 0f00000000;
	selp.u32	%r309, 1, 0, %p76;
	sub.s32 	%r310, %r308, %r309;
	add.f32 	%f524, %f523, 0f447A0000;
	mov.b32 	 %r311, %f524;
	and.b32  	%r312, %r311, -2147483648;
	xor.b32  	%r313, %r312, %r310;
	add.s32 	%r314, %r313, %r311;
	mov.b32 	 %f525, %r314;
	add.f32 	%f693, %f525, 0fC47A0000;
	mov.f32 	%f692, %f141;

BB0_71:
	mov.f32 	%f694, %f143;
	bra.uni 	BB0_72;

BB0_68:
	// inline asm
	cvt.rni.s32.f32 	%r299, %f143;
	// inline asm
	cvt.rn.f32.s32	%f519, %r299;
	selp.u32	%r300, 1, 0, %p68;
	setp.lt.f32	%p74, %f700, 0f00000000;
	selp.u32	%r301, 1, 0, %p74;
	sub.s32 	%r302, %r300, %r301;
	add.f32 	%f520, %f519, 0f447A0000;
	mov.b32 	 %r303, %f520;
	and.b32  	%r304, %r303, -2147483648;
	xor.b32  	%r305, %r304, %r302;
	add.s32 	%r306, %r305, %r303;
	mov.b32 	 %f521, %r306;
	add.f32 	%f694, %f521, 0fC47A0000;
	mov.f32 	%f692, %f141;
	mov.f32 	%f693, %f142;

BB0_72:
	mul.f32 	%f530, %f497, %f140;
	min.f32 	%f162, %f530, %f680;
	div.full.f32 	%f163, %f162, %f497;
	setp.eq.f32	%p79, %f162, %f680;
	@%p79 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	fma.rn.f32 	%f695, %f163, %f698, %f644;
	fma.rn.f32 	%f696, %f163, %f699, %f651;
	fma.rn.f32 	%f697, %f163, %f700, %f658;
	bra.uni 	BB0_75;

BB0_73:
	mov.f32 	%f695, %f692;
	mov.f32 	%f696, %f693;
	mov.f32 	%f697, %f694;

BB0_75:
	mul.f32 	%f539, %f496, %f163;
	neg.f32 	%f540, %f539;
	mul.f32 	%f541, %f539, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f542, %f541;
	mov.f32 	%f543, 0fBF317200;
	fma.rn.f32 	%f544, %f542, %f543, %f540;
	mov.f32 	%f545, 0fB5BFBE8E;
	fma.rn.f32 	%f546, %f542, %f545, %f544;
	mul.f32 	%f532, %f546, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f531,%f532;
	// inline asm
	add.f32 	%f547, %f542, 0f00000000;
	ex2.approx.f32 	%f548, %f547;
	mul.f32 	%f549, %f531, %f548;
	setp.gt.f32	%p80, %f539, 0f42D20000;
	selp.f32	%f550, 0f00000000, %f549, %p80;
	setp.lt.f32	%p81, %f539, 0fC2D20000;
	selp.f32	%f551, 0f7F800000, %f550, %p81;
	mul.rn.f32 	%f662, %f679, %f551;
	mov.f32 	%f173, %f662;
	sub.f32 	%f680, %f680, %f162;
	mul.f32 	%f552, %f499, %f163;
	ld.const.f32 	%f553, [%rd2+-56];
	fma.rn.f32 	%f178, %f552, %f553, %f681;
	mov.f32 	%f702, %f163;
	// inline asm
	cvt.rmi.f32.f32 	%f533, %f697;
	// inline asm
	cvt.rzi.s32.f32	%r324, %f533;
	ld.const.v4.u32 	{%r325, %r326, %r327, %r328}, [%rd2+-128];
	mul.lo.s32 	%r329, %r326, %r324;
	// inline asm
	cvt.rmi.f32.f32 	%f535, %f696;
	// inline asm
	cvt.rzi.s32.f32	%r330, %f535;
	mad.lo.s32 	%r331, %r330, %r325, %r329;
	// inline asm
	cvt.rmi.f32.f32 	%f537, %f695;
	// inline asm
	cvt.rzi.s32.f32	%r332, %f537;
	add.s32 	%r370, %r331, %r332;
	setp.lt.f32	%p82, %f695, 0f00000000;
	setp.lt.f32	%p83, %f696, 0f00000000;
	setp.lt.f32	%p84, %f697, 0f00000000;
	or.pred  	%p85, %p82, %p83;
	or.pred  	%p86, %p85, %p84;
	mov.u32 	%r364, 0;
	mov.u32 	%r355, %r5;
	@%p86 bra 	BB0_78;

	ld.const.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd2+-144];
	setp.ge.f32	%p87, %f695, %f554;
	setp.ge.f32	%p88, %f696, %f555;
	setp.ge.f32	%p89, %f697, %f556;
	or.pred  	%p90, %p87, %p88;
	or.pred  	%p91, %p90, %p89;
	mov.u32 	%r352, %r5;
	mov.u32 	%r355, %r352;
	@%p91 bra 	BB0_78;

	ld.param.u64 	%rd111, [mcx_main_loop_param_2];
	mul.wide.u32 	%rd99, %r370, 4;
	add.s64 	%rd100, %rd111, %rd99;
	ld.global.u32 	%r334, [%rd100];
	and.b32  	%r118, %r334, 128;
	and.b32  	%r364, %r334, 127;
	mov.u32 	%r355, %r118;

BB0_78:
	mov.u32 	%r362, %r364;
	mov.u32 	%r353, %r355;
	mov.u32 	%r354, %r353;
	or.b32  	%r335, %r5, %r361;
	setp.ne.s32	%p92, %r369, 0;
	setp.ne.s32	%p93, %r370, %r369;
	and.pred  	%p94, %p93, %p92;
	setp.ne.s32	%p95, %r335, 0;
	and.pred  	%p96, %p94, %p95;
	mov.f32 	%f716, %f47;
	@!%p96 bra 	BB0_87;
	bra.uni 	BB0_79;

BB0_79:
	ld.const.u32 	%r336, [%rd2+-48];
	setp.eq.s32	%p97, %r336, 0;
	mov.f32 	%f716, %f173;
	@%p97 bra 	BB0_87;

	ld.const.f32 	%f186, [%rd2+-68];
	setp.ltu.f32	%p98, %f178, %f186;
	mov.f32 	%f704, %f173;
	mov.f32 	%f716, %f704;
	@%p98 bra 	BB0_87;

	ld.const.f32 	%f561, [%rd2+-64];
	setp.geu.f32	%p99, %f178, %f561;
	mov.f32 	%f705, %f173;
	mov.f32 	%f716, %f705;
	@%p99 bra 	BB0_87;

	ld.const.f32 	%f187, [%rd2+-24];
	setp.gt.f32	%p100, %f187, 0f34000000;
	@%p100 bra 	BB0_84;
	bra.uni 	BB0_83;

BB0_84:
	ld.const.v4.f32 	{%f569, %f570, %f571, %f572}, [%rd2+-176];
	sub.f32 	%f574, %f695, %f569;
	sub.f32 	%f576, %f696, %f570;
	mul.f32 	%f577, %f576, %f576;
	fma.rn.f32 	%f578, %f574, %f574, %f577;
	sub.f32 	%f580, %f697, %f571;
	fma.rn.f32 	%f581, %f580, %f580, %f578;
	setp.leu.f32	%p101, %f581, %f187;
	mov.f32 	%f707, %f173;
	mov.f32 	%f716, %f707;
	@%p101 bra 	BB0_87;

	ld.const.f32 	%f640, [%rd2+-68];
	sub.f32 	%f584, %f47, %f662;
	ld.const.f32 	%f585, [%rd2+-32];
	sub.f32 	%f586, %f178, %f640;
	mul.f32 	%f583, %f586, %f585;
	// inline asm
	cvt.rmi.f32.f32 	%f582, %f583;
	// inline asm
	cvt.rzi.s32.f32	%r339, %f582;
	mad.lo.s32 	%r340, %r327, %r339, %r369;
	mul.wide.u32 	%rd103, %r340, 4;
	add.s64 	%rd104, %rd34, %rd103;
	ld.global.f32 	%f587, [%rd104];
	add.f32 	%f588, %f584, %f587;
	st.global.f32 	[%rd104], %f588;
	bra.uni 	BB0_86;

BB0_83:
	ld.const.f32 	%f639, [%rd2+-68];
	sub.f32 	%f564, %f47, %f662;
	ld.const.f32 	%f565, [%rd2+-32];
	sub.f32 	%f566, %f178, %f639;
	mul.f32 	%f563, %f566, %f565;
	// inline asm
	cvt.rmi.f32.f32 	%f562, %f563;
	// inline asm
	cvt.rzi.s32.f32	%r337, %f562;
	mad.lo.s32 	%r338, %r327, %r337, %r369;
	mul.wide.u32 	%rd101, %r338, 4;
	add.s64 	%rd102, %rd34, %rd101;
	ld.global.f32 	%f567, [%rd102];
	add.f32 	%f568, %f564, %f567;
	st.global.f32 	[%rd102], %f568;

BB0_86:
	mov.f32 	%f716, %f173;

BB0_87:
	mov.f32 	%f715, %f716;
	setp.ne.s32	%p102, %r362, 0;
	@%p102 bra 	BB0_90;

	ld.const.u32 	%r341, [%rd2+-44];
	setp.eq.s32	%p103, %r341, 0;
	@%p103 bra 	BB0_91;

	ld.const.v4.f32 	{%f589, %f590, %f591, %f592}, [%rd37];
	setp.eq.f32	%p104, %f664, %f592;
	@%p104 bra 	BB0_91;

BB0_90:
	mov.f32 	%f681, %f178;
	mov.f32 	%f659, %f697;
	mov.f32 	%f652, %f696;
	mov.f32 	%f645, %f695;
	mov.f32 	%f689, %f687;
	mov.f32 	%f664, %f499;
	ld.const.f32 	%f594, [%rd2+-64];
	setp.leu.f32	%p105, %f178, %f594;
	@%p105 bra 	BB0_94;

BB0_91:
	mov.f32 	%f681, %f178;
	mov.f32 	%f637, %f697;
	mov.f32 	%f636, %f696;
	mov.f32 	%f635, %f695;
	mov.f32 	%f691, %f687;
	mov.f32 	%f664, %f499;
	setp.ltu.f32	%p107, %f662, 0f00000000;
	add.f32 	%f595, %f719, %f662;
	selp.f32	%f719, %f719, %f595, %p107;
	mov.pred 	%p112, 0;
	setp.ge.f32	%p108, %f687, %f1;
	mov.f32 	%f647, %f635;
	mov.f32 	%f654, %f636;
	mov.f32 	%f661, %f637;
	mov.u32 	%r363, %r362;
	mov.u32 	%r372, %r370;
	mov.f32 	%f714, %f715;
	@%p108 bra 	BB0_93;

	mov.f32 	%f662, %f279;
	mov.f32 	%f714, %f279;
	ld.const.v4.f32 	{%f596, %f597, %f598, %f599}, [%rd2+-160];
	mov.f32 	%f701, %f599;
	mov.f32 	%f700, %f598;
	mov.f32 	%f699, %f597;
	mov.f32 	%f698, %f596;
	ld.const.f32 	%f702, [%rd2+-20];
	add.f32 	%f691, %f687, 0f3F800000;
	mov.f32 	%f681, 0f00000000;
	mov.f32 	%f680, %f681;
	ld.const.u32 	%r372, [%rd2+-4];
	ld.const.u32 	%r363, [%rd2];
	and.b32  	%r342, %r363, 127;
	mul.wide.u32 	%rd105, %r342, 16;
	add.s64 	%rd106, %rd37, %rd105;
	ld.const.v4.f32 	{%f600, %f601, %f602, %f603}, [%rd106];
	mov.f32 	%f664, %f603;
	mov.f32 	%f663, %f602;
	mov.f32 	%f200, %f601;
	mov.f32 	%f199, %f600;
	add.f32 	%f720, %f720, %f279;
	mov.pred 	%p112, -1;
	mov.f32 	%f647, %f34;
	mov.f32 	%f654, %f35;
	mov.f32 	%f661, %f36;

BB0_93:
	mov.f32 	%f715, %f714;
	mov.f32 	%f689, %f691;
	mov.u32 	%r370, %r372;
	mov.u32 	%r362, %r363;
	mov.f32 	%f656, %f661;
	mov.f32 	%f659, %f656;
	mov.f32 	%f649, %f654;
	mov.f32 	%f652, %f649;
	mov.f32 	%f642, %f647;
	mov.f32 	%f645, %f642;
	@!%p112 bra 	BB0_95;
	bra.uni 	BB0_94;

BB0_94:
	mov.f32 	%f717, %f715;
	mov.f32 	%f688, %f689;
	mov.u32 	%r369, %r370;
	mov.u32 	%r361, %r362;
	mov.f32 	%f658, %f659;
	mov.f32 	%f651, %f652;
	mov.f32 	%f644, %f645;
	setp.le.f32	%p110, %f688, %f1;
	@%p110 bra 	BB0_6;

BB0_95:
	mov.b32	%r350, %envreg3;
	mov.u32 	%r349, %ntid.x;
	mov.u32 	%r348, %ctaid.x;
	mov.u32 	%r347, %tid.x;
	mad.lo.s32 	%r346, %r348, %r349, %r350;
	add.s32 	%r345, %r346, %r347;
	ld.param.u64 	%rd112, [mcx_main_loop_param_4];
	shl.b32 	%r343, %r345, 1;
	mul.wide.s32 	%rd107, %r343, 4;
	add.s64 	%rd108, %rd112, %rd107;
	st.global.f32 	[%rd108], %f719;
	add.s32 	%r344, %r343, 1;
	mul.wide.s32 	%rd109, %r344, 4;
	add.s64 	%rd110, %rd112, %rd109;
	st.global.f32 	[%rd110], %f720;
	bra.uni 	BB0_96;

BB0_3:
	mul.wide.s32 	%rd50, %r1, 4;
	add.s64 	%rd51, %rd36, %rd50;
	mov.u32 	%r140, 9999;
	st.global.u32 	[%rd51], %r140;

BB0_96:
	ret;
}


  