{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484150435875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484150435876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 17:00:35 2017 " "Processing started: Wed Jan 11 17:00:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484150435876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484150435876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lauf -c lauf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484150435877 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484150436154 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 45 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436242 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 48 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436243 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 51 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436243 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 54 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436243 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 62 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436243 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 67 45 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436244 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 73 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436244 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "digit " "Group name \"digit\" is missing brackets (\[ \])" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 79 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lauf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lauf " "Found entity 1: lauf" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150436253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schiebe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file schiebe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 schiebe " "Found entity 1: schiebe" {  } { { "schiebe.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/schiebe.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150436256 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 75 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484150436258 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 21 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484150436259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150436259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_conv-behave " "Found design unit 1: hex_conv-behave" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436731 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_conv " "Found entity 1: hex_conv" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150436731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lauf " "Elaborating entity \"lauf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484150436827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schiebe schiebe:register " "Elaborating entity \"schiebe\" for hierarchy \"schiebe:register\"" {  } { { "lauf.tdf" "register" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 20 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436834 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "SERIN " "Variable or input pin \"SERIN\" is defined but never used." {  } { { "schiebe.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/schiebe.tdf" 4 1 0 } } { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 20 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1484150436836 "|lauf|schiebe:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:warten_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "warten_counter" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:warten_counter " "Elaborated megafunction instantiation \"lpm_counter:warten_counter\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150436901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:warten_counter " "Instantiated megafunction \"lpm_counter:warten_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 400 " "Parameter \"LPM_SVALUE\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436901 ""}  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 21 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150436901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2lj " "Found entity 1: cntr_2lj" {  } { { "db/cntr_2lj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_2lj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150436957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150436957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2lj lpm_counter:warten_counter\|cntr_2lj:auto_generated " "Elaborating entity \"cntr_2lj\" for hierarchy \"lpm_counter:warten_counter\|cntr_2lj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teiler teiler:taktgeber " "Elaborating entity \"teiler\" for hierarchy \"teiler:taktgeber\"" {  } { { "lauf.tdf" "taktgeber" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 22 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:taktgeber\|lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter6\"" {  } { { "teiler.tdf" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:taktgeber\|lpm_counter:counter6 " "Elaborated megafunction instantiation \"teiler:taktgeber\|lpm_counter:counter6\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150436966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:taktgeber\|lpm_counter:counter6 " "Instantiated megafunction \"teiler:taktgeber\|lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150436966 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 10 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150436966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7g " "Found entity 1: cntr_l7g" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_l7g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150437016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150437016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l7g teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated " "Elaborating entity \"cntr_l7g\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter6\|cntr_l7g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:taktgeber\|lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:taktgeber\|lpm_counter:counter12 " "Elaborated megafunction instantiation \"teiler:taktgeber\|lpm_counter:counter12\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150437024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:taktgeber\|lpm_counter:counter12 " "Instantiated megafunction \"teiler:taktgeber\|lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 3906 " "Parameter \"LPM_SVALUE\" = \"3906\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437024 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/teiler.tdf" 11 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484150437024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0nj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0nj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0nj " "Found entity 1: cntr_0nj" {  } { { "db/cntr_0nj.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/db/cntr_0nj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484150437077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484150437077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0nj teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated " "Elaborating entity \"cntr_0nj\" for hierarchy \"teiler:taktgeber\|lpm_counter:counter12\|cntr_0nj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_conv hex_conv:n " "Elaborating entity \"hex_conv\" for hierarchy \"hex_conv:n\"" {  } { { "lauf.tdf" "n" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 23 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484150437080 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex hex_conv.vhd(15) " "VHDL Process Statement warning at hex_conv.vhd(15): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] hex_conv.vhd(15) " "Inferred latch for \"hex\[0\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] hex_conv.vhd(15) " "Inferred latch for \"hex\[1\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] hex_conv.vhd(15) " "Inferred latch for \"hex\[2\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] hex_conv.vhd(15) " "Inferred latch for \"hex\[3\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] hex_conv.vhd(15) " "Inferred latch for \"hex\[4\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437081 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] hex_conv.vhd(15) " "Inferred latch for \"hex\[5\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437082 "|lauf|hex_conv:n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] hex_conv.vhd(15) " "Inferred latch for \"hex\[6\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484150437082 "|lauf|hex_conv:n"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484150437729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150437729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[3\] " "No output dependent on input pin \"T\[3\]\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150437799 "|lauf|T[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mod_serin " "No output dependent on input pin \"mod_serin\"" {  } { { "lauf.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/lauflicht/lauf.tdf" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484150437799 "|lauf|mod_serin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484150437799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484150437799 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484150437799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484150437799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484150437799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484150437810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 17:00:37 2017 " "Processing ended: Wed Jan 11 17:00:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484150437810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484150437810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484150437810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484150437810 ""}
