Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-4OJJTR2
Date:        Sun Mar 20 00:36:21 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch barrelLR00_barrelLR0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Sun Mar 20 00:36:22 2022

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srr"
Running: barrelLR0 in foreground

Running proj_1|barrelLR0

Running Flow: compile (Compile) on proj_1|barrelLR0
# Sun Mar 20 00:36:22 2022

Running Flow: compile_flow (Compile Process) on proj_1|barrelLR0
# Sun Mar 20 00:36:22 2022

Running: compiler (Compile Input) on proj_1|barrelLR0
# Sun Mar 20 00:36:22 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synwork\barrelLR00_barrelLR0_comp.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srs

compiler completed
# Sun Mar 20 00:36:25 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|barrelLR0
# Sun Mar 20 00:36:25 2022

multi_srs_gen completed
# Sun Mar 20 00:36:26 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synwork\barrelLR00_barrelLR0_mult.srs to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srs
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srf
Complete: Compile Process on proj_1|barrelLR0

Running: premap (Premap) on proj_1|barrelLR0
# Sun Mar 20 00:36:26 2022

premap completed with warnings
# Sun Mar 20 00:36:28 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|barrelLR0

Running Flow: map (Map) on proj_1|barrelLR0
# Sun Mar 20 00:36:28 2022

Running: fpga_mapper (Map & Optimize) on proj_1|barrelLR0
# Sun Mar 20 00:36:28 2022
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synwork\barrelLR00_barrelLR0_m.srm to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srm

fpga_mapper completed with warnings
# Sun Mar 20 00:36:32 2022

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on proj_1|barrelLR0
Copied C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srr to C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srf
Complete: Logic Synthesis on proj_1|barrelLR0
TCL script complete: "barrelLR00_barrelLR0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\proj_1.prj
batch mode default:no
