# VSD FPGA Program â€“ Task 1 Submission

## Task Title
Environment Setup & RISC-V Reference Bring-Up

## Objective
To set up a clean development environment, validate a working RISC-V reference flow, and execute simulation-based FPGA labs as a preparation step for upcoming RTL and FPGA integration tasks.

---

## Environment Used
- GitHub Codespace (primary)
- Git Bash on Windows (local preparation)

---

## Work Completed for Task 1
