Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Apr  5 06:51:37 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file FPU_Add_Subtract_Function_control_sets_placed.rpt
| Design       : FPU_Add_Subtract_Function
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    17 |
| Minimum Number of register sites lost to control set restrictions |    76 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             452 |          195 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | FS_Module/Q_reg[62][0]                        | FS_Module/AR[3]        |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[1]        |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[62][0]                        | FS_Module/AR[1]        |                3 |              3 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_1[0]                       | FS_Module/AR[2]        |                1 |              3 |
|  clk_IBUF_BUFG |                                               | FS_Module/AR[1]        |                4 |              4 |
|  clk_IBUF_BUFG | FS_Module/FSM_sequential_state_reg[3]_i_1_n_0 | rst_IBUF               |                2 |              4 |
|  clk_IBUF_BUFG |                                               | FS_Module/AR[2]        |                4 |              4 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[2]        |                5 |              5 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0][0]                         | FS_Module/AR[1]        |                4 |              6 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_0[0]                       | FS_Module/AR[2]        |                4 |             12 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_1[0]                       | FS_Module/AR[1]        |               11 |             28 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                | FS_Module/AR[0]        |               35 |             49 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[62][0]                        | FS_Module/AR[0]        |               23 |             49 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_2[0]                       | FS_Module/AR[1]        |               33 |             55 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_3[0]                       | FS_Module/AR[3]        |               20 |             64 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[62][0]                        | FS_Module/AR[2]        |               26 |             74 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_1[0]                       | FS_Module/Q_reg[16][0] |               26 |             98 |
+----------------+-----------------------------------------------+------------------------+------------------+----------------+


