<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: ITM Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___c_m_s_i_s__core___debug_functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ITM Functions<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___fpu_functions.html">FPU Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___s_a_u_functions.html">SAU Functions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &#124; <a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">Status and Control Registers</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">System Controls not in SCB (SCnSCB)</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">System Tick Timer (SysTick)</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a> &raquo; <a class="el" href="group___c_m_s_i_s___d_w_t.html">Data Watchpoint and Trace (DWT)</a> &raquo; <a class="el" href="group___c_m_s_i_s___t_p_i.html">Trace Port Interface (TPI)</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">Floating Point Unit (FPU)</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">Core Debug Registers (CoreDebug)</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__bitfield.html">Core register bit field macros</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__base.html">Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">Functions and Instructions Reference</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___fpu_functions.html">FPU Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___cache_functions.html">Cache Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html">SysTick Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that access the ITM debug interface.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ITM Functions:</div>
<div class="dyncontent">
<div class="center"><img src="group___c_m_s_i_s__core___debug_functions.png" border="0" usemap="#agroup______c__m__s__i__s____core______debug__functions" alt=""/></div>
<map name="group______c__m__s__i__s____core______debug__functions" id="agroup______c__m__s__i__s____core______debug__functions">
<area shape="rect" title="Functions that access the ITM debug interface." alt="" coords="5,51,109,77"/>
<area shape="rect" href="group___c_m_s_i_s___core___sys_tick_functions.html" title="Functions that configure the System." alt="" coords="283,51,413,77"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4</td></tr>
<tr class="separator:gad17232aa90ca1d83ac3b5f5b467a19c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7</td></tr>
<tr class="separator:ga0cbfd22333a5cffdf67ed1465842d400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf336ed17f711353ef40d16b9fcc305"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1</td></tr>
<tr class="separator:gaebf336ed17f711353ef40d16b9fcc305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa452e59daa554dca9b4c315353cb3870"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4</td></tr>
<tr class="separator:gaa452e59daa554dca9b4c315353cb3870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9d4cef85e4cc7d6dc701d7d3377af0"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a>:2</td></tr>
<tr class="separator:ga0c9d4cef85e4cc7d6dc701d7d3377af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1</td></tr>
<tr class="separator:ga0713a6888c5b556e9050aa82d2c1b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1</td></tr>
<tr class="separator:ga63fd27005fb7c3828f9f145a4fccf9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ed8f460d217cadf3ef54f2353b455"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadab539fdfb991718401475bf6853669c">CONTROL_Type::SFPA</a>:1</td></tr>
<tr class="separator:ga305ed8f460d217cadf3ef54f2353b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd45d2d45654c4e775017800f33e9a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadfd45d2d45654c4e775017800f33e9a3">NVIC_Type::IPR</a> [496U]</td></tr>
<tr class="separator:gadfd45d2d45654c4e775017800f33e9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91f19091b4eecbe7322cdb36fad41c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad91f19091b4eecbe7322cdb36fad41c8">NVIC_Type::RESERVED6</a> [580U]</td></tr>
<tr class="separator:gad91f19091b4eecbe7322cdb36fad41c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37de89637466e007171c6b135299bc75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></td></tr>
<tr class="separator:ga37de89637466e007171c6b135299bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187a4578e920544ed967f98020fb8170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></td></tr>
<tr class="separator:ga187a4578e920544ed967f98020fb8170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab23abd301033bb318c7b188b377db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafdab23abd301033bb318c7b188b377db">SCB_Type::SHPR</a> [12U]</td></tr>
<tr class="separator:gafdab23abd301033bb318c7b188b377db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cda9e061b42373383418663092ad19a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></td></tr>
<tr class="separator:ga0cda9e061b42373383418663092ad19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad254659362b9752c69afe3fd80934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></td></tr>
<tr class="separator:ga14ad254659362b9752c69afe3fd80934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191579bde0d21ff51d30a714fd887033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></td></tr>
<tr class="separator:ga191579bde0d21ff51d30a714fd887033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></td></tr>
<tr class="separator:ga2d03d0b7cec2254f39eb1c46c7445e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></td></tr>
<tr class="separator:ga3f8e7e58be4e41c88dfa78f54589271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65372404ce64b0f0b35e2709429404e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></td></tr>
<tr class="separator:gab65372404ce64b0f0b35e2709429404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a23d21186bc6aa71855a68666202984"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a23d21186bc6aa71855a68666202984">SCB_Type::ID_PFR</a> [2U]</td></tr>
<tr class="separator:ga7a23d21186bc6aa71855a68666202984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1d3119c020983fdc949c2ccd406caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gada1d3119c020983fdc949c2ccd406caa">SCB_Type::ID_DFR</a></td></tr>
<tr class="separator:gada1d3119c020983fdc949c2ccd406caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c5a6ccc7042927ce3feadc41872aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa5c5a6ccc7042927ce3feadc41872aa4">SCB_Type::ID_ADR</a></td></tr>
<tr class="separator:gaa5c5a6ccc7042927ce3feadc41872aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ce108b65d07e91c4a1054d50e4bd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad3ce108b65d07e91c4a1054d50e4bd8a">SCB_Type::ID_MMFR</a> [4U]</td></tr>
<tr class="separator:gad3ce108b65d07e91c4a1054d50e4bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be03d185d9bde32c5b9028f792f8e1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5be03d185d9bde32c5b9028f792f8e1e">SCB_Type::ID_ISAR</a> [6U]</td></tr>
<tr class="separator:ga5be03d185d9bde32c5b9028f792f8e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9899f5775251cf5ef0cb0845527afc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad9899f5775251cf5ef0cb0845527afc2">SCB_Type::CLIDR</a></td></tr>
<tr class="separator:gad9899f5775251cf5ef0cb0845527afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type::CTR</a></td></tr>
<tr class="separator:gaf3fe705fef8762763b6d61dbdf0ccc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type::CCSIDR</a></td></tr>
<tr class="separator:gafd063c9297a1a3b67e6d1d5e179e6a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type::CSSELR</a></td></tr>
<tr class="separator:gad3884e8b6504ec63c1eaa8742e94df3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></td></tr>
<tr class="separator:gac6a860c1b8d8154a1f00d99d23b67764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">SCB_Type::NSACR</a></td></tr>
<tr class="separator:ga525790dfb9d9e3dd8eb126cdfebcd472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea707bb951ff0fade7716ae63d809c67"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaea707bb951ff0fade7716ae63d809c67">SCB_Type::RESERVED3</a> [92U]</td></tr>
<tr class="separator:gaea707bb951ff0fade7716ae63d809c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">SCB_Type::STIR</a></td></tr>
<tr class="separator:gad70825dd0869b7ccd07fb2b8680fcdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0f2702e0987ca2370a9771b6df3475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1c0f2702e0987ca2370a9771b6df3475">SCB_Type::RESERVED4</a> [15U]</td></tr>
<tr class="separator:ga1c0f2702e0987ca2370a9771b6df3475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1ba0f875c0e97c1673882b1106e66b">SCB_Type::MVFR0</a></td></tr>
<tr class="separator:ga7a1ba0f875c0e97c1673882b1106e66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d6299150fdcbbcb765e22ff27c432e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga75d6299150fdcbbcb765e22ff27c432e">SCB_Type::MVFR1</a></td></tr>
<tr class="separator:ga75d6299150fdcbbcb765e22ff27c432e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280ef961518ecee3ed43a86404853c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga280ef961518ecee3ed43a86404853c3d">SCB_Type::MVFR2</a></td></tr>
<tr class="separator:ga280ef961518ecee3ed43a86404853c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d8e275bd4c96416cf9cd7464bb7d7c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf3d8e275bd4c96416cf9cd7464bb7d7c">SCB_Type::RESERVED5</a> [1U]</td></tr>
<tr class="separator:gaf3d8e275bd4c96416cf9cd7464bb7d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573260e7836dbc43707df97dd475a0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga573260e7836dbc43707df97dd475a0c8">SCB_Type::ICIALLU</a></td></tr>
<tr class="separator:ga573260e7836dbc43707df97dd475a0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1181e38c1923bf8f5d039f3441bbcaac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1181e38c1923bf8f5d039f3441bbcaac">SCB_Type::RESERVED6</a> [1U]</td></tr>
<tr class="separator:ga1181e38c1923bf8f5d039f3441bbcaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">SCB_Type::ICIMVAU</a></td></tr>
<tr class="separator:ga5eca5a3e5aedd89a9655df8f5798e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4be79491ab1ed14f3b0237ba7e69063c">SCB_Type::DCIMVAC</a></td></tr>
<tr class="separator:ga4be79491ab1ed14f3b0237ba7e69063c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">SCB_Type::DCISW</a></td></tr>
<tr class="separator:ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3caeea159ab54859ea11397f942cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaae3caeea159ab54859ea11397f942cfa">SCB_Type::DCCMVAU</a></td></tr>
<tr class="separator:gaae3caeea159ab54859ea11397f942cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042e3622c98de4e908cfda4f70d1f097"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga042e3622c98de4e908cfda4f70d1f097">SCB_Type::DCCMVAC</a></td></tr>
<tr class="separator:ga042e3622c98de4e908cfda4f70d1f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab95cc818be9fa7d25ae516f3fe6b7788">SCB_Type::DCCSW</a></td></tr>
<tr class="separator:gab95cc818be9fa7d25ae516f3fe6b7788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f59813582b53feb5f1afbbad3db2022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4f59813582b53feb5f1afbbad3db2022">SCB_Type::DCCIMVAC</a></td></tr>
<tr class="separator:ga4f59813582b53feb5f1afbbad3db2022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">SCB_Type::DCCISW</a></td></tr>
<tr class="separator:gaf50f7a0a9574fe0e24a68bb4eca75140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a892b5bc17fba63dad48a2352c26024"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5a892b5bc17fba63dad48a2352c26024">SCB_Type::RESERVED7</a> [6U]</td></tr>
<tr class="separator:ga5a892b5bc17fba63dad48a2352c26024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8abbd3db06a07b50f56547501983f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaba8abbd3db06a07b50f56547501983f9">SCB_Type::ITCMCR</a></td></tr>
<tr class="separator:gaba8abbd3db06a07b50f56547501983f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836e932734240076ce91cf4484cdf43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2836e932734240076ce91cf4484cdf43">SCB_Type::DTCMCR</a></td></tr>
<tr class="separator:ga2836e932734240076ce91cf4484cdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d53bcea294422b5b4ecfdcd9cdc1773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0d53bcea294422b5b4ecfdcd9cdc1773">SCB_Type::AHBPCR</a></td></tr>
<tr class="separator:ga0d53bcea294422b5b4ecfdcd9cdc1773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f9bd107a4e1d46ba647384e5c825b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga51f9bd107a4e1d46ba647384e5c825b5">SCB_Type::CACR</a></td></tr>
<tr class="separator:ga51f9bd107a4e1d46ba647384e5c825b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9d9eac30594dd061d34cfaacd5e4bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8c9d9eac30594dd061d34cfaacd5e4bb">SCB_Type::AHBSCR</a></td></tr>
<tr class="separator:ga8c9d9eac30594dd061d34cfaacd5e4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59625ca4782dad641d92f0294c705985"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga59625ca4782dad641d92f0294c705985">SCB_Type::RESERVED8</a> [1U]</td></tr>
<tr class="separator:ga59625ca4782dad641d92f0294c705985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a95c9a21f43a569a7ac212acb4cee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga35a95c9a21f43a569a7ac212acb4cee7">SCB_Type::ABFSR</a></td></tr>
<tr class="separator:ga35a95c9a21f43a569a7ac212acb4cee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758b3cae751b227e20698256b6249dd4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga758b3cae751b227e20698256b6249dd4">SCnSCB_Type::RESERVED0</a> [1U]</td></tr>
<tr class="separator:ga758b3cae751b227e20698256b6249dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec1d771245eb9bd0e3ec9336949762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></td></tr>
<tr class="separator:ga34ec1d771245eb9bd0e3ec9336949762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13af9b718dde7481f1c0344f00593c23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></td></tr>
<tr class="separator:ga13af9b718dde7481f1c0344f00593c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356efebfcbdaecaf1176e6cd86a60bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">SCnSCB_Type::CPPWR</a></td></tr>
<tr class="separator:ga356efebfcbdaecaf1176e6cd86a60bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></td></tr>
<tr class="separator:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6779a5b967324d2700661c93283103"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></td></tr>
<tr class="separator:gadd6779a5b967324d2700661c93283103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memItemLeft" ><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></td></tr>
<tr class="separator:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c369eeeb861d2a3c38c43c7a930495"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></td></tr>
<tr class="separator:ga19715ce0fd48d4015c27db6d0a41d49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6779a5b967324d2700661c93283103"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></td></tr>
<tr class="separator:gadd6779a5b967324d2700661c93283103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></td></tr>
<tr class="separator:ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c369eeeb861d2a3c38c43c7a930495"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad0c369eeeb861d2a3c38c43c7a930495">ITM_Type::PORT</a> [32U]</td></tr>
<tr class="separator:gad0c369eeeb861d2a3c38c43c7a930495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50da09e70f739596fe3f2d9ea33f414"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad50da09e70f739596fe3f2d9ea33f414">ITM_Type::RESERVED0</a> [864U]</td></tr>
<tr class="separator:gad50da09e70f739596fe3f2d9ea33f414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd03c6858f7b678dab6a6121462e7807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></td></tr>
<tr class="separator:gacd03c6858f7b678dab6a6121462e7807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d156d0fc83519f984c1388e232aeab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae4d156d0fc83519f984c1388e232aeab">ITM_Type::RESERVED1</a> [15U]</td></tr>
<tr class="separator:gae4d156d0fc83519f984c1388e232aeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae907229ba50538bf370fbdfd54c099a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></td></tr>
<tr class="separator:gae907229ba50538bf370fbdfd54c099a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad73d87a673a206268958c84949ad15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9ad73d87a673a206268958c84949ad15">ITM_Type::RESERVED2</a> [15U]</td></tr>
<tr class="separator:ga9ad73d87a673a206268958c84949ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b9fbc83759cb818dfa161d39628426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></td></tr>
<tr class="separator:ga04b9fbc83759cb818dfa161d39628426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ad0c7295a64174e1967c8a6d9e95b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga69ad0c7295a64174e1967c8a6d9e95b5">ITM_Type::RESERVED3</a> [29U]</td></tr>
<tr class="separator:ga69ad0c7295a64174e1967c8a6d9e95b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9da04891e48d1a2f054de186e9c4c94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa9da04891e48d1a2f054de186e9c4c94">ITM_Type::IWR</a></td></tr>
<tr class="separator:gaa9da04891e48d1a2f054de186e9c4c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb82a070953f09909f39b8e516fb91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga66eb82a070953f09909f39b8e516fb91">ITM_Type::IRR</a></td></tr>
<tr class="separator:ga66eb82a070953f09909f39b8e516fb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ce4d3a54df2fd11a197ccac4406cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">ITM_Type::IMCR</a></td></tr>
<tr class="separator:gae2ce4d3a54df2fd11a197ccac4406cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1975f3bb58d3feba11c275f5406b34f4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1975f3bb58d3feba11c275f5406b34f4">ITM_Type::RESERVED4</a> [43U]</td></tr>
<tr class="separator:ga1975f3bb58d3feba11c275f5406b34f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9c2a2113a11c7f3e98915f95b669d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">ITM_Type::LAR</a></td></tr>
<tr class="separator:ga7f9c2a2113a11c7f3e98915f95b669d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3861c67933a24dd6632288c4ed0b80c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga3861c67933a24dd6632288c4ed0b80c8">ITM_Type::LSR</a></td></tr>
<tr class="separator:ga3861c67933a24dd6632288c4ed0b80c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f6f27ef518e4bf31aabb8f17cf4229"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga14f6f27ef518e4bf31aabb8f17cf4229">ITM_Type::RESERVED5</a> [1U]</td></tr>
<tr class="separator:ga14f6f27ef518e4bf31aabb8f17cf4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2372a4ebb63e36d1eb3fcf83a74fd537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">ITM_Type::DEVARCH</a></td></tr>
<tr class="separator:ga2372a4ebb63e36d1eb3fcf83a74fd537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fb450d0636c855ffb24185aed7f726"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae2fb450d0636c855ffb24185aed7f726">ITM_Type::RESERVED6</a> [4U]</td></tr>
<tr class="separator:gae2fb450d0636c855ffb24185aed7f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e11dd4baf6d941bd6c7450f60a158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaad5e11dd4baf6d941bd6c7450f60a158">ITM_Type::PID4</a></td></tr>
<tr class="separator:gaad5e11dd4baf6d941bd6c7450f60a158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9085648bf18f69b5f9d1136d45e1d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf9085648bf18f69b5f9d1136d45e1d37">ITM_Type::PID5</a></td></tr>
<tr class="separator:gaf9085648bf18f69b5f9d1136d45e1d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34dbe6b1072c77d36281049c8b169f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad34dbe6b1072c77d36281049c8b169f6">ITM_Type::PID6</a></td></tr>
<tr class="separator:gad34dbe6b1072c77d36281049c8b169f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcec6803f28f30d5baf5e20e3517d3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">ITM_Type::PID7</a></td></tr>
<tr class="separator:ga2bcec6803f28f30d5baf5e20e3517d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a4cc97ad658e9c46cf17490daffb8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab4a4cc97ad658e9c46cf17490daffb8a">ITM_Type::PID0</a></td></tr>
<tr class="separator:gab4a4cc97ad658e9c46cf17490daffb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea1d805a668d6589b22d8e678eb6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga89ea1d805a668d6589b22d8e678eb6a4">ITM_Type::PID1</a></td></tr>
<tr class="separator:ga89ea1d805a668d6589b22d8e678eb6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8471c4d77b7107cf580587509da69f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8471c4d77b7107cf580587509da69f38">ITM_Type::PID2</a></td></tr>
<tr class="separator:ga8471c4d77b7107cf580587509da69f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf317d5e2d946d70e6fb67c02b92cc8a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">ITM_Type::PID3</a></td></tr>
<tr class="separator:gaf317d5e2d946d70e6fb67c02b92cc8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bb2b166b1723867da4a708935677ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga30bb2b166b1723867da4a708935677ba">ITM_Type::CID0</a></td></tr>
<tr class="separator:ga30bb2b166b1723867da4a708935677ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40df2c3a6cef02f90b4e82c8204756f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac40df2c3a6cef02f90b4e82c8204756f">ITM_Type::CID1</a></td></tr>
<tr class="separator:gac40df2c3a6cef02f90b4e82c8204756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8000b92e4e528ae7ac4cb8b8d9f6757d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type::CID2</a></td></tr>
<tr class="separator:ga8000b92e4e528ae7ac4cb8b8d9f6757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43451f43f514108d9eaed5b017f8d921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga43451f43f514108d9eaed5b017f8d921">ITM_Type::CID3</a></td></tr>
<tr class="separator:ga43451f43f514108d9eaed5b017f8d921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102eaa529d9098242851cb57c52b42d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></td></tr>
<tr class="separator:ga102eaa529d9098242851cb57c52b42d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c08096c82abe245c0fa97badc458154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></td></tr>
<tr class="separator:ga2c08096c82abe245c0fa97badc458154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe20c16c5167ca61486caf6832686d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></td></tr>
<tr class="separator:ga9fe20c16c5167ca61486caf6832686d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></td></tr>
<tr class="separator:ga416a54e2084ce66e5ca74f152a5ecc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></td></tr>
<tr class="separator:gacc05d89bdb1b4fe2fa499920ec02d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></td></tr>
<tr class="separator:ga1cfc48384ebd8fd8fb7e5d955aae6c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae115aa377666f6cab474d9a8bc0a00f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae115aa377666f6cab474d9a8bc0a00f2">DWT_Type::RESERVED32</a> [934U]</td></tr>
<tr class="separator:gae115aa377666f6cab474d9a8bc0a00f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4281befcc19ee69afdd50801cb1c9bcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4281befcc19ee69afdd50801cb1c9bcf">DWT_Type::LSR</a></td></tr>
<tr class="separator:ga4281befcc19ee69afdd50801cb1c9bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23488c27be43c80c8c1dfd17aac9c28d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga23488c27be43c80c8c1dfd17aac9c28d">DWT_Type::RESERVED33</a> [1U]</td></tr>
<tr class="separator:ga23488c27be43c80c8c1dfd17aac9c28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60dbff3143d15cd04ac984084d8fbc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae60dbff3143d15cd04ac984084d8fbc7">DWT_Type::DEVARCH</a></td></tr>
<tr class="separator:gae60dbff3143d15cd04ac984084d8fbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab77b3f17bf5a628cb743807d8fde7e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaeab77b3f17bf5a628cb743807d8fde7e">FPU_Type::RESERVED0</a> [1U]</td></tr>
<tr class="separator:gaeab77b3f17bf5a628cb743807d8fde7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b708c5e413739150df3d16ca3b7061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></td></tr>
<tr class="separator:gaf1b708c5e413739150df3d16ca3b7061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55263b468d0f8e11ac77aec9ff87c820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></td></tr>
<tr class="separator:ga55263b468d0f8e11ac77aec9ff87c820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d1989664a06db6ec2e122eefa9f04a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></td></tr>
<tr class="separator:ga58d1989664a06db6ec2e122eefa9f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f19014defe6033d070b80af19ef627c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></td></tr>
<tr class="separator:ga4f19014defe6033d070b80af19ef627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f8cfa49a423b480001a4e101bf842d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></td></tr>
<tr class="separator:ga66f8cfa49a423b480001a4e101bf842d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9701715573a4cee00515ffd6417dfb5"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a">xPSR_Type::ICI_IT_1</a>:6</td></tr>
<tr class="separator:gaf9701715573a4cee00515ffd6417dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee219c3378fce61099252a4ec4e974c"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e">xPSR_Type::ICI_IT_2</a>:2</td></tr>
<tr class="separator:gacee219c3378fce61099252a4ec4e974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4341692e45d089a113986a3d344e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9a4341692e45d089a113986a3d344e98">NVIC_Type::IP</a> [240U]</td></tr>
<tr class="separator:ga9a4341692e45d089a113986a3d344e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9b05f74580fc93daa7fe2f0e1c9c5663">SCB_Type::SHP</a> [12U]</td></tr>
<tr class="separator:ga9b05f74580fc93daa7fe2f0e1c9c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40745bb0af880c45827a653222d54117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40745bb0af880c45827a653222d54117">SCB_Type::PFR</a> [2U]</td></tr>
<tr class="separator:ga40745bb0af880c45827a653222d54117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dd6fe77aab17e7ea89a52c59da6004"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga85dd6fe77aab17e7ea89a52c59da6004">SCB_Type::DFR</a></td></tr>
<tr class="separator:ga85dd6fe77aab17e7ea89a52c59da6004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf084e1b2dad004a88668efea1dfe7fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf084e1b2dad004a88668efea1dfe7fa1">SCB_Type::ADR</a></td></tr>
<tr class="separator:gaf084e1b2dad004a88668efea1dfe7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f353f207bb27a1cea7861aa9eb00dbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4f353f207bb27a1cea7861aa9eb00dbb">SCB_Type::MMFR</a> [4U]</td></tr>
<tr class="separator:ga4f353f207bb27a1cea7861aa9eb00dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e93446b3433a807f1574fa2f1fce54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga00e93446b3433a807f1574fa2f1fce54">SCB_Type::ISAR</a> [5U]</td></tr>
<tr class="separator:ga00e93446b3433a807f1574fa2f1fce54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bce3f86e9f6e00085cf5a126ae201c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0bce3f86e9f6e00085cf5a126ae201c6">SCnSCB_Type::RESERVED1</a> [1U]</td></tr>
<tr class="separator:ga0bce3f86e9f6e00085cf5a126ae201c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821eb5e71f340ec077efc064cfc567db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga821eb5e71f340ec077efc064cfc567db">DWT_Type::MASK0</a></td></tr>
<tr class="separator:ga821eb5e71f340ec077efc064cfc567db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf94936c9340e62fed836dcfb152405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaabf94936c9340e62fed836dcfb152405">DWT_Type::MASK1</a></td></tr>
<tr class="separator:gaabf94936c9340e62fed836dcfb152405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ac4d830dfe0070a656cda9baed170f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga00ac4d830dfe0070a656cda9baed170f">DWT_Type::MASK2</a></td></tr>
<tr class="separator:ga00ac4d830dfe0070a656cda9baed170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a509d8505c37a3b64f6b24993df5f3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga2a509d8505c37a3b64f6b24993df5f3f">DWT_Type::MASK3</a></td></tr>
<tr class="separator:ga2a509d8505c37a3b64f6b24993df5f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6901bfd8a0089ca7e8a20475cf494a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad6901bfd8a0089ca7e8a20475cf494a8">TPI_Type::FSCR</a></td></tr>
<tr class="separator:gad6901bfd8a0089ca7e8a20475cf494a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d7b5cf39dff9f53bf7f69bc287a814"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">TPI_Type::FIFO0</a></td></tr>
<tr class="separator:gaa4d7b5cf39dff9f53bf7f69bc287a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab358319b969d3fed0f89bbe33e9f1652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652">TPI_Type::ITATBCTR2</a></td></tr>
<tr class="separator:gab358319b969d3fed0f89bbe33e9f1652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061372fcd72f1eea871e2d9c1be849bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga061372fcd72f1eea871e2d9c1be849bc">TPI_Type::FIFO1</a></td></tr>
<tr class="separator:ga061372fcd72f1eea871e2d9c1be849bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">SCB_Type::ID_AFR</a></td></tr>
<tr class="separator:ga9c9a1d805f8e99b9fd3ab4f455b6333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781ef24d88610a432e7d5b179d78de47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga781ef24d88610a432e7d5b179d78de47">SCB_Type::ID_MFR</a> [4U]</td></tr>
<tr class="separator:ga781ef24d88610a432e7d5b179d78de47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8037802a3b25e367f0977d86f754ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4b8037802a3b25e367f0977d86f754ad">DWT_Type::LAR</a></td></tr>
<tr class="separator:ga4b8037802a3b25e367f0977d86f754ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479130e53a8b3c36fd8ee38b503a3911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga479130e53a8b3c36fd8ee38b503a3911">FPU_Type::MVFR2</a></td></tr>
<tr class="separator:ga479130e53a8b3c36fd8ee38b503a3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90a497bd64286b84552c2c553d3419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</td></tr>
<tr class="memdesc:gac90a497bd64286b84552c2c553d3419e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">More...</a><br /></td></tr>
<tr class="separator:gac90a497bd64286b84552c2c553d3419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (void)</td></tr>
<tr class="memdesc:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">More...</a><br /></td></tr>
<tr class="separator:gac3ee2c30a1ac4ed34c8a866a17decd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (void)</td></tr>
<tr class="memdesc:gae61ce9ca5917735325cd93b0fb21dd29"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">More...</a><br /></td></tr>
<tr class="separator:gae61ce9ca5917735325cd93b0fb21dd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft" align="right" valign="top">volatile int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="separator:ga12e68e55a7badc271b948d6c7230b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td></tr>
<tr class="separator:gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that access the ITM debug interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&nbsp;</a></span>ITM_RXBUFFER_EMPTY <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value identifying <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> is ready for next character. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae61ce9ca5917735325cd93b0fb21dd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61ce9ca5917735325cd93b0fb21dd29">&#9670;&nbsp;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Check Character. </p>
<p>Checks whether a character is pending for reading in the variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>0 No character available. </dd>
<dd>
1 Character available. </dd></dl>

</div>
</div>
<a id="gac3ee2c30a1ac4ed34c8a866a17decd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee2c30a1ac4ed34c8a866a17decd53">&#9670;&nbsp;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Receive Character. </p>
<p>Inputs a character via the external variable <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>. </p><dl class="section return"><dt>Returns</dt><dd>Received character. </dd>
<dd>
-1 No character pending. </dd></dl>

</div>
</div>
<a id="gac90a497bd64286b84552c2c553d3419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90a497bd64286b84552c2c553d3419e">&#9670;&nbsp;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITM Send Character. </p>
<p>Transmits a character via the ITM channel 0, and </p><ul>
<li>Just returns when no debugger is connected that has booked the output. </li>
<li>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Character to transmit. </dd></dl>
</li>
</ul>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gac681f266e20b3b3591b961e13633ae13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac681f266e20b3b3591b961e13633ae13">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga0cbfd22333a5cffdf67ed1465842d400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cbfd22333a5cffdf67ed1465842d400">&#9670;&nbsp;</a></span>_reserved1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="ga35a95c9a21f43a569a7ac212acb4cee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35a95c9a21f43a569a7ac212acb4cee7">&#9670;&nbsp;</a></span>ABFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::ABFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

</div>
</div>
<a id="ga13af9b718dde7481f1c0344f00593c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13af9b718dde7481f1c0344f00593c23">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCnSCB_Type::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Auxiliary Control Register </p>

</div>
</div>
<a id="gaf084e1b2dad004a88668efea1dfe7fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf084e1b2dad004a88668efea1dfe7fa1">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="gab65372404ce64b0f0b35e2709429404e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65372404ce64b0f0b35e2709429404e">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

</div>
</div>
<a id="ga0d53bcea294422b5b4ecfdcd9cdc1773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d53bcea294422b5b4ecfdcd9cdc1773">&#9670;&nbsp;</a></span>AHBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x298 (R/W) AHBP Control Register </p>

</div>
</div>
<a id="ga8c9d9eac30594dd061d34cfaacd5e4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c9d9eac30594dd061d34cfaacd5e4bb">&#9670;&nbsp;</a></span>AHBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::AHBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

</div>
</div>
<a id="ga3f8e7e58be4e41c88dfa78f54589271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8e7e58be4e41c88dfa78f54589271c">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

</div>
</div>
<a id="ga51f9bd107a4e1d46ba647384e5c825b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51f9bd107a4e1d46ba647384e5c825b5">&#9670;&nbsp;</a></span>CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x29C (R/W) L1 Cache Control Register </p>

</div>
</div>
<a id="gafd063c9297a1a3b67e6d1d5e179e6a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd063c9297a1a3b67e6d1d5e179e6a0e">&#9670;&nbsp;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/ ) Cache Size ID Register </p>

</div>
</div>
<a id="ga0cda9e061b42373383418663092ad19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cda9e061b42373383418663092ad19a">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

</div>
</div>
<a id="ga30bb2b166b1723867da4a708935677ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30bb2b166b1723867da4a708935677ba">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

</div>
</div>
<a id="gac40df2c3a6cef02f90b4e82c8204756f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40df2c3a6cef02f90b4e82c8204756f">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

</div>
</div>
<a id="ga8000b92e4e528ae7ac4cb8b8d9f6757d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8000b92e4e528ae7ac4cb8b8d9f6757d">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

</div>
</div>
<a id="ga43451f43f514108d9eaed5b017f8d921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43451f43f514108d9eaed5b017f8d921">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

</div>
</div>
<a id="gad9899f5775251cf5ef0cb0845527afc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9899f5775251cf5ef0cb0845527afc2">&#9670;&nbsp;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 (R/ ) Cache Level ID register </p>

</div>
</div>
<a id="gac6a860c1b8d8154a1f00d99d23b67764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a860c1b8d8154a1f00d99d23b67764">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

</div>
</div>
<a id="ga2c08096c82abe245c0fa97badc458154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c08096c82abe245c0fa97badc458154">&#9670;&nbsp;</a></span>CPICNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::CPICNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) CPI Count Register </p>

</div>
</div>
<a id="ga356efebfcbdaecaf1176e6cd86a60bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356efebfcbdaecaf1176e6cd86a60bf1">&#9670;&nbsp;</a></span>CPPWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCnSCB_Type::CPPWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Coprocessor Power Control Register </p>

</div>
</div>
<a id="gad3884e8b6504ec63c1eaa8742e94df3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3884e8b6504ec63c1eaa8742e94df3d">&#9670;&nbsp;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 (R/W) Cache Size Selection Register </p>

</div>
</div>
<a id="gaf3fe705fef8762763b6d61dbdf0ccc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3fe705fef8762763b6d61dbdf0ccc3d">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x07C (R/ ) Cache Type register </p>

</div>
</div>
<a id="ga102eaa529d9098242851cb57c52b42d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga102eaa529d9098242851cb57c52b42d9">&#9670;&nbsp;</a></span>CYCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::CYCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Cycle Count Register </p>

</div>
</div>
<a id="ga4f59813582b53feb5f1afbbad3db2022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f59813582b53feb5f1afbbad3db2022">&#9670;&nbsp;</a></span>DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

</div>
</div>
<a id="gaf50f7a0a9574fe0e24a68bb4eca75140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50f7a0a9574fe0e24a68bb4eca75140">&#9670;&nbsp;</a></span>DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

</div>
</div>
<a id="ga042e3622c98de4e908cfda4f70d1f097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042e3622c98de4e908cfda4f70d1f097">&#9670;&nbsp;</a></span>DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

</div>
</div>
<a id="gaae3caeea159ab54859ea11397f942cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3caeea159ab54859ea11397f942cfa">&#9670;&nbsp;</a></span>DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

</div>
</div>
<a id="gab95cc818be9fa7d25ae516f3fe6b7788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95cc818be9fa7d25ae516f3fe6b7788">&#9670;&nbsp;</a></span>DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

</div>
</div>
<a id="ga4be79491ab1ed14f3b0237ba7e69063c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be79491ab1ed14f3b0237ba7e69063c">&#9670;&nbsp;</a></span>DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

</div>
</div>
<a id="ga22bcfd7e1bffebdbe98cdbc8d77a2f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">&#9670;&nbsp;</a></span>DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

</div>
</div>
<a id="ga2372a4ebb63e36d1eb3fcf83a74fd537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2372a4ebb63e36d1eb3fcf83a74fd537">&#9670;&nbsp;</a></span>DEVARCH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFBC (R/ ) ITM Device Architecture Register </p>

</div>
</div>
<a id="gae60dbff3143d15cd04ac984084d8fbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60dbff3143d15cd04ac984084d8fbc7">&#9670;&nbsp;</a></span>DEVARCH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DWT_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFBC (R/ ) Device Architecture Register </p>

</div>
</div>
<a id="ga85dd6fe77aab17e7ea89a52c59da6004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85dd6fe77aab17e7ea89a52c59da6004">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="ga191579bde0d21ff51d30a714fd887033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191579bde0d21ff51d30a714fd887033">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

</div>
</div>
<a id="ga2836e932734240076ce91cf4484cdf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2836e932734240076ce91cf4484cdf43">&#9670;&nbsp;</a></span>DTCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::DTCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

</div>
</div>
<a id="ga9fe20c16c5167ca61486caf6832686d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe20c16c5167ca61486caf6832686d1">&#9670;&nbsp;</a></span>EXCCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::EXCCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Exception Overhead Count Register </p>

</div>
</div>
<a id="gaa4d7b5cf39dff9f53bf7f69bc287a814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d7b5cf39dff9f53bf7f69bc287a814">&#9670;&nbsp;</a></span>FIFO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FIFO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEEC (R/ ) Integration ETM Data </p>

</div>
</div>
<a id="ga061372fcd72f1eea871e2d9c1be849bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061372fcd72f1eea871e2d9c1be849bc">&#9670;&nbsp;</a></span>FIFO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FIFO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) Integration ITM Data </p>

</div>
</div>
<a id="ga1cfc48384ebd8fd8fb7e5d955aae6c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cfc48384ebd8fd8fb7e5d955aae6c97">&#9670;&nbsp;</a></span>FOLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::FOLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) Folded-instruction Count Register </p>

</div>
</div>
<a id="gac62cfff08e6f055e0101785bad7094cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62cfff08e6f055e0101785bad7094cd">&#9670;&nbsp;</a></span>FPCA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 Floating-point context active</p>
<p>bit: 2 FP extension active flag </p>

</div>
</div>
<a id="ga63fd27005fb7c3828f9f145a4fccf9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fd27005fb7c3828f9f145a4fccf9a8">&#9670;&nbsp;</a></span>FPCA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 Floating-point context active</p>
<p>bit: 2 FP extension active flag </p>

</div>
</div>
<a id="ga55263b468d0f8e11ac77aec9ff87c820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55263b468d0f8e11ac77aec9ff87c820">&#9670;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Floating-Point Context Address Register </p>

</div>
</div>
<a id="gaf1b708c5e413739150df3d16ca3b7061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b708c5e413739150df3d16ca3b7061">&#9670;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Floating-Point Context Control Register </p>

</div>
</div>
<a id="ga58d1989664a06db6ec2e122eefa9f04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d1989664a06db6ec2e122eefa9f04a">&#9670;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FPU_Type::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Floating-Point Default Status Control Register </p>

</div>
</div>
<a id="gad6901bfd8a0089ca7e8a20475cf494a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6901bfd8a0089ca7e8a20475cf494a8">&#9670;&nbsp;</a></span>FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::FSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x308 (R/ ) Formatter Synchronization Counter Register </p>

</div>
</div>
<a id="gad17232aa90ca1d83ac3b5f5b467a19c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17232aa90ca1d83ac3b5f5b467a19c5">&#9670;&nbsp;</a></span>GE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gadcb98a5b9c93b0cb69cdb7af5638f32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">&#9670;&nbsp;</a></span>GE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gaa452e59daa554dca9b4c315353cb3870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa452e59daa554dca9b4c315353cb3870">&#9670;&nbsp;</a></span>GE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga2d0ec4ccae337c1df5658f8cf4632e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0ec4ccae337c1df5658f8cf4632e76">&#9670;&nbsp;</a></span>GE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga14ad254659362b9752c69afe3fd80934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ad254659362b9752c69afe3fd80934">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

</div>
</div>
<a id="gaa57a08ddc8ac3ee066e88dfddc3aa72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57a08ddc8ac3ee066e88dfddc3aa72a">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 10..15 ICI/IT part 1 </p>

</div>
</div>
<a id="gaf9701715573a4cee00515ffd6417dfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9701715573a4cee00515ffd6417dfb5">&#9670;&nbsp;</a></span>ICI_IT_1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ICI_IT_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 10..15 ICI/IT part 1 </p>

</div>
</div>
<a id="gacee219c3378fce61099252a4ec4e974c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee219c3378fce61099252a4ec4e974c">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 ICI/IT part 2 </p>

</div>
</div>
<a id="gadf3639bb7c6e54e5712f2ddef46a702e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3639bb7c6e54e5712f2ddef46a702e">&#9670;&nbsp;</a></span>ICI_IT_2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ICI_IT_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 ICI/IT part 2 </p>

</div>
</div>
<a id="ga573260e7836dbc43707df97dd475a0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga573260e7836dbc43707df97dd475a0c8">&#9670;&nbsp;</a></span>ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

</div>
</div>
<a id="ga5eca5a3e5aedd89a9655df8f5798e2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eca5a3e5aedd89a9655df8f5798e2b0">&#9670;&nbsp;</a></span>ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

</div>
</div>
<a id="ga34ec1d771245eb9bd0e3ec9336949762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ec1d771245eb9bd0e3ec9336949762">&#9670;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCnSCB_Type::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register </p>

</div>
</div>
<a id="gaa5c5a6ccc7042927ce3feadc41872aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5c5a6ccc7042927ce3feadc41872aa4">&#9670;&nbsp;</a></span>ID_ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="ga9c9a1d805f8e99b9fd3ab4f455b6333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9a1d805f8e99b9fd3ab4f455b6333a">&#9670;&nbsp;</a></span>ID_AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_AFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="gada1d3119c020983fdc949c2ccd406caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1d3119c020983fdc949c2ccd406caa">&#9670;&nbsp;</a></span>ID_DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="ga5be03d185d9bde32c5b9028f792f8e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be03d185d9bde32c5b9028f792f8e1e">&#9670;&nbsp;</a></span>ID_ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_ISAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="ga781ef24d88610a432e7d5b179d78de47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga781ef24d88610a432e7d5b179d78de47">&#9670;&nbsp;</a></span>ID_MFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_MFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="gad3ce108b65d07e91c4a1054d50e4bd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ce108b65d07e91c4a1054d50e4bd8a">&#9670;&nbsp;</a></span>ID_MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="ga7a23d21186bc6aa71855a68666202984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a23d21186bc6aa71855a68666202984">&#9670;&nbsp;</a></span>ID_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ID_PFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="gae2ce4d3a54df2fd11a197ccac4406cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ce4d3a54df2fd11a197ccac4406cd0">&#9670;&nbsp;</a></span>IMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::IMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) ITM Integration Mode Control Register </p>

</div>
</div>
<a id="ga9a4341692e45d089a113986a3d344e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a4341692e45d089a113986a3d344e98">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t NVIC_Type::IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="gadfd45d2d45654c4e775017800f33e9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd45d2d45654c4e775017800f33e9a3">&#9670;&nbsp;</a></span>IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t NVIC_Type::IPR[496U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="ga66eb82a070953f09909f39b8e516fb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66eb82a070953f09909f39b8e516fb91">&#9670;&nbsp;</a></span>IRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::IRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) ITM Integration Read Register </p>

</div>
</div>
<a id="ga00e93446b3433a807f1574fa2f1fce54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e93446b3433a807f1574fa2f1fce54">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::ISAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="ga3200966922a194d84425e2807a7f1328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3200966922a194d84425e2807a7f1328">&#9670;&nbsp;</a></span>IT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga0c9d4cef85e4cc7d6dc701d7d3377af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c9d4cef85e4cc7d6dc701d7d3377af0">&#9670;&nbsp;</a></span>IT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="gab358319b969d3fed0f89bbe33e9f1652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab358319b969d3fed0f89bbe33e9f1652">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t TPI_Type::ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF0 (R/ ) ITATBCTR2 </p>

</div>
</div>
<a id="gaba8abbd3db06a07b50f56547501983f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8abbd3db06a07b50f56547501983f9">&#9670;&nbsp;</a></span>ITCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::ITCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&nbsp;</a></span>ITM_RxBuffer <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>External variable to receive characters. </p>

</div>
</div>
<a id="gaa9da04891e48d1a2f054de186e9c4c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9da04891e48d1a2f054de186e9c4c94">&#9670;&nbsp;</a></span>IWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::IWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 ( /W) ITM Integration Write Register </p>

</div>
</div>
<a id="ga7f9c2a2113a11c7f3e98915f95b669d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9c2a2113a11c7f3e98915f95b669d5">&#9670;&nbsp;</a></span>LAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB0 ( /W) ITM Lock Access Register </p>

</div>
</div>
<a id="ga4b8037802a3b25e367f0977d86f754ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8037802a3b25e367f0977d86f754ad">&#9670;&nbsp;</a></span>LAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DWT_Type::LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB0 ( W) Lock Access Register </p>

</div>
</div>
<a id="ga3861c67933a24dd6632288c4ed0b80c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3861c67933a24dd6632288c4ed0b80c8">&#9670;&nbsp;</a></span>LSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB4 (R/ ) ITM Lock Status Register </p>

</div>
</div>
<a id="ga4281befcc19ee69afdd50801cb1c9bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4281befcc19ee69afdd50801cb1c9bcf">&#9670;&nbsp;</a></span>LSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DWT_Type::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB4 (R ) Lock Status Register </p>

</div>
</div>
<a id="gacc05d89bdb1b4fe2fa499920ec02d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05d89bdb1b4fe2fa499920ec02d0b1">&#9670;&nbsp;</a></span>LSUCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::LSUCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) LSU Count Register </p>

</div>
</div>
<a id="ga821eb5e71f340ec077efc064cfc567db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821eb5e71f340ec077efc064cfc567db">&#9670;&nbsp;</a></span>MASK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) Mask Register 0 </p>

</div>
</div>
<a id="gaabf94936c9340e62fed836dcfb152405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf94936c9340e62fed836dcfb152405">&#9670;&nbsp;</a></span>MASK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) Mask Register 1 </p>

</div>
</div>
<a id="ga00ac4d830dfe0070a656cda9baed170f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ac4d830dfe0070a656cda9baed170f">&#9670;&nbsp;</a></span>MASK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 (R/W) Mask Register 2 </p>

</div>
</div>
<a id="ga2a509d8505c37a3b64f6b24993df5f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a509d8505c37a3b64f6b24993df5f3f">&#9670;&nbsp;</a></span>MASK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::MASK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 (R/W) Mask Register 3 </p>

</div>
</div>
<a id="ga2d03d0b7cec2254f39eb1c46c7445e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d03d0b7cec2254f39eb1c46c7445e80">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

</div>
</div>
<a id="ga4f353f207bb27a1cea7861aa9eb00dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f353f207bb27a1cea7861aa9eb00dbb">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="ga7a1ba0f875c0e97c1673882b1106e66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1ba0f875c0e97c1673882b1106e66b">&#9670;&nbsp;</a></span>MVFR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

</div>
</div>
<a id="ga4f19014defe6033d070b80af19ef627c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f19014defe6033d070b80af19ef627c">&#9670;&nbsp;</a></span>MVFR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t FPU_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/ ) Media and FP Feature Register 0 </p>

</div>
</div>
<a id="ga75d6299150fdcbbcb765e22ff27c432e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75d6299150fdcbbcb765e22ff27c432e">&#9670;&nbsp;</a></span>MVFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

</div>
</div>
<a id="ga66f8cfa49a423b480001a4e101bf842d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66f8cfa49a423b480001a4e101bf842d">&#9670;&nbsp;</a></span>MVFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t FPU_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/ ) Media and FP Feature Register 1 </p>

</div>
</div>
<a id="ga280ef961518ecee3ed43a86404853c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280ef961518ecee3ed43a86404853c3d">&#9670;&nbsp;</a></span>MVFR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 2 </p>

</div>
</div>
<a id="ga479130e53a8b3c36fd8ee38b503a3911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga479130e53a8b3c36fd8ee38b503a3911">&#9670;&nbsp;</a></span>MVFR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t FPU_Type::MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/ ) Media and FP Feature Register 2 </p>

</div>
</div>
<a id="ga525790dfb9d9e3dd8eb126cdfebcd472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga525790dfb9d9e3dd8eb126cdfebcd472">&#9670;&nbsp;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::NSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08C (R/W) Non-Secure Access Control Register </p>

</div>
</div>
<a id="ga40745bb0af880c45827a653222d54117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40745bb0af880c45827a653222d54117">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t SCB_Type::PFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="gab4a4cc97ad658e9c46cf17490daffb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4a4cc97ad658e9c46cf17490daffb8a">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

</div>
</div>
<a id="ga89ea1d805a668d6589b22d8e678eb6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ea1d805a668d6589b22d8e678eb6a4">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

</div>
</div>
<a id="ga8471c4d77b7107cf580587509da69f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8471c4d77b7107cf580587509da69f38">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

</div>
</div>
<a id="gaf317d5e2d946d70e6fb67c02b92cc8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf317d5e2d946d70e6fb67c02b92cc8a3">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

</div>
</div>
<a id="gaad5e11dd4baf6d941bd6c7450f60a158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5e11dd4baf6d941bd6c7450f60a158">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

</div>
</div>
<a id="gaf9085648bf18f69b5f9d1136d45e1d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9085648bf18f69b5f9d1136d45e1d37">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

</div>
</div>
<a id="gad34dbe6b1072c77d36281049c8b169f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34dbe6b1072c77d36281049c8b169f6">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

</div>
</div>
<a id="ga2bcec6803f28f30d5baf5e20e3517d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bcec6803f28f30d5baf5e20e3517d3d">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ITM_Type::PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

</div>
</div>
<a id="gad0c369eeeb861d2a3c38c43c7a930495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c369eeeb861d2a3c38c43c7a930495">&#9670;&nbsp;</a></span>PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... }  ITM_Type::PORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="gaebf336ed17f711353ef40d16b9fcc305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf336ed17f711353ef40d16b9fcc305">&#9670;&nbsp;</a></span>Q <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga22d10913489d24ab08bd83457daa88de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d10913489d24ab08bd83457daa88de">&#9670;&nbsp;</a></span>Q <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gadd7cbd2b0abd8954d62cd7831796ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7cbd2b0abd8954d62cd7831796ac7c">&#9670;&nbsp;</a></span>Q <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga0713a6888c5b556e9050aa82d2c1b0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0713a6888c5b556e9050aa82d2c1b0e1">&#9670;&nbsp;</a></span>Q <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga758b3cae751b227e20698256b6249dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758b3cae751b227e20698256b6249dd4">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCnSCB_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeab77b3f17bf5a628cb743807d8fde7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab77b3f17bf5a628cb743807d8fde7e">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FPU_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad50da09e70f739596fe3f2d9ea33f414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad50da09e70f739596fe3f2d9ea33f414">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4d156d0fc83519f984c1388e232aeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d156d0fc83519f984c1388e232aeab">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0bce3f86e9f6e00085cf5a126ae201c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bce3f86e9f6e00085cf5a126ae201c6">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCnSCB_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ad73d87a673a206268958c84949ad15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad73d87a673a206268958c84949ad15">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga69ad0c7295a64174e1967c8a6d9e95b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69ad0c7295a64174e1967c8a6d9e95b5">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea707bb951ff0fade7716ae63d809c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea707bb951ff0fade7716ae63d809c67">&#9670;&nbsp;</a></span>RESERVED3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae115aa377666f6cab474d9a8bc0a00f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae115aa377666f6cab474d9a8bc0a00f2">&#9670;&nbsp;</a></span>RESERVED32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DWT_Type::RESERVED32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23488c27be43c80c8c1dfd17aac9c28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23488c27be43c80c8c1dfd17aac9c28d">&#9670;&nbsp;</a></span>RESERVED33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DWT_Type::RESERVED33</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c0f2702e0987ca2370a9771b6df3475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c0f2702e0987ca2370a9771b6df3475">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1975f3bb58d3feba11c275f5406b34f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1975f3bb58d3feba11c275f5406b34f4">&#9670;&nbsp;</a></span>RESERVED4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3d8e275bd4c96416cf9cd7464bb7d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3d8e275bd4c96416cf9cd7464bb7d7c">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14f6f27ef518e4bf31aabb8f17cf4229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f6f27ef518e4bf31aabb8f17cf4229">&#9670;&nbsp;</a></span>RESERVED5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1181e38c1923bf8f5d039f3441bbcaac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1181e38c1923bf8f5d039f3441bbcaac">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2fb450d0636c855ffb24185aed7f726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fb450d0636c855ffb24185aed7f726">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ITM_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad91f19091b4eecbe7322cdb36fad41c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad91f19091b4eecbe7322cdb36fad41c8">&#9670;&nbsp;</a></span>RESERVED6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a892b5bc17fba63dad48a2352c26024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a892b5bc17fba63dad48a2352c26024">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59625ca4782dad641d92f0294c705985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59625ca4782dad641d92f0294c705985">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SCB_Type::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga305ed8f460d217cadf3ef54f2353b455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305ed8f460d217cadf3ef54f2353b455">&#9670;&nbsp;</a></span>SFPA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="gadab539fdfb991718401475bf6853669c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab539fdfb991718401475bf6853669c">&#9670;&nbsp;</a></span>SFPA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::SFPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3 Secure floating-point active </p>

</div>
</div>
<a id="ga9b05f74580fc93daa7fe2f0e1c9c5663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b05f74580fc93daa7fe2f0e1c9c5663">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SCB_Type::SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="gafdab23abd301033bb318c7b188b377db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdab23abd301033bb318c7b188b377db">&#9670;&nbsp;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SCB_Type::SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ga416a54e2084ce66e5ca74f152a5ecc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416a54e2084ce66e5ca74f152a5ecc70">&#9670;&nbsp;</a></span>SLEEPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DWT_Type::SLEEPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) Sleep Count Register </p>

</div>
</div>
<a id="ga37de89637466e007171c6b135299bc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37de89637466e007171c6b135299bc75">&#9670;&nbsp;</a></span>STIR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

</div>
</div>
<a id="gad70825dd0869b7ccd07fb2b8680fcdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad70825dd0869b7ccd07fb2b8680fcdb6">&#9670;&nbsp;</a></span>STIR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t SCB_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

</div>
</div>
<a id="ga04b9fbc83759cb818dfa161d39628426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b9fbc83759cb818dfa161d39628426">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register </p>

</div>
</div>
<a id="gacd03c6858f7b678dab6a6121462e7807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd03c6858f7b678dab6a6121462e7807">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

</div>
</div>
<a id="gae907229ba50538bf370fbdfd54c099a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae907229ba50538bf370fbdfd54c099a2">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITM_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

</div>
</div>
<a id="ga962a970dfd286cad7f8a8577e87d4ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga962a970dfd286cad7f8a8577e87d4ad3">&#9670;&nbsp;</a></span>u16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint16_t ITM_Type::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="gadd6779a5b967324d2700661c93283103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6779a5b967324d2700661c93283103">&#9670;&nbsp;</a></span>u16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a1dd7cc6bced8cb3b1da2ce6ea7eed">&#9670;&nbsp;</a></span>u32 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="ga5834885903a557674f078f3b71fa8bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5834885903a557674f078f3b71fa8bc8">&#9670;&nbsp;</a></span>u32 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ITM_Type::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="ga19715ce0fd48d4015c27db6d0a41d49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19715ce0fd48d4015c27db6d0a41d49a">&#9670;&nbsp;</a></span>u8 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... } ::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="gae773bf9f9dac64e6c28b14aa39f74275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae773bf9f9dac64e6c28b14aa39f74275">&#9670;&nbsp;</a></span>u8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint8_t ITM_Type::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="ga187a4578e920544ed967f98020fb8170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga187a4578e920544ed967f98020fb8170">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
