Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 22 05:21:44 2020
| Host         : DESKTOP-RBSJL6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.222        0.000                      0                  270        0.219        0.000                      0                  270        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.222        0.000                      0                  270        0.219        0.000                      0                  270        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.978ns (62.244%)  route 1.806ns (37.756%))
  Logic Levels:           14  (CARRY4=13 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  F/internalvalue_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    F/internalvalue_reg[44]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  F/internalvalue_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.107    UDC/internalvalue_reg[50]_0[1]
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.605    15.028    UDC/CLK
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[49]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    UDC/internalvalue_reg[49]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.883ns (61.479%)  route 1.806ns (38.521%))
  Logic Levels:           14  (CARRY4=13 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  F/internalvalue_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    F/internalvalue_reg[44]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.012 r  F/internalvalue_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.012    UDC/internalvalue_reg[50]_0[2]
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.605    15.028    UDC/CLK
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[50]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    UDC/internalvalue_reg[50]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.867ns (61.347%)  route 1.806ns (38.653%))
  Logic Levels:           14  (CARRY4=13 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  F/internalvalue_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.773    F/internalvalue_reg[44]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.996 r  F/internalvalue_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.996    UDC/internalvalue_reg[50]_0[0]
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.605    15.028    UDC/CLK
    SLICE_X1Y93          FDRE                                         r  UDC/internalvalue_reg[48]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    UDC/internalvalue_reg[48]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 2.864ns (61.322%)  route 1.806ns (38.678%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.993 r  F/internalvalue_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.993    UDC/internalvalue_reg[47]_1[1]
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[45]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[45]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.843ns (61.148%)  route 1.806ns (38.852%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.972 r  F/internalvalue_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.972    UDC/internalvalue_reg[47]_1[3]
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[47]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[47]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 2.769ns (60.519%)  route 1.806ns (39.481%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.898 r  F/internalvalue_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.898    UDC/internalvalue_reg[47]_1[2]
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[46]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[46]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 2.753ns (60.381%)  route 1.806ns (39.619%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  F/internalvalue_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    F/internalvalue_reg[40]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.882 r  F/internalvalue_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.882    UDC/internalvalue_reg[47]_1[0]
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y92          FDRE                                         r  UDC/internalvalue_reg[44]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[44]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 2.750ns (60.355%)  route 1.806ns (39.645%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.879 r  F/internalvalue_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.879    UDC/internalvalue_reg[43]_1[1]
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[41]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[41]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 2.729ns (60.171%)  route 1.806ns (39.829%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.858 r  F/internalvalue_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.858    UDC/internalvalue_reg[43]_1[3]
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[43]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[43]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 F/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.655ns (59.510%)  route 1.806ns (40.489%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.720     5.323    F/CLK
    SLICE_X0Y86          FDRE                                         r  F/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  F/FSM_onehot_state_reg[0]/Q
                         net (fo=55, routed)          1.424     7.203    F/state[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I1_O)        0.152     7.355 r  F/internalvalue[0]_i_3/O
                         net (fo=1, routed)           0.382     7.737    F/internalvalue[0]_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     8.519 r  F/internalvalue_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.519    F/internalvalue_reg[0]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  F/internalvalue_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.633    F/internalvalue_reg[4]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  F/internalvalue_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.747    F/internalvalue_reg[8]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  F/internalvalue_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.861    F/internalvalue_reg[12]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.975 r  F/internalvalue_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.975    F/internalvalue_reg[16]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.089 r  F/internalvalue_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.089    F/internalvalue_reg[20]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  F/internalvalue_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    F/internalvalue_reg[24]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  F/internalvalue_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.317    F/internalvalue_reg[28]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  F/internalvalue_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.431    F/internalvalue_reg[32]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  F/internalvalue_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.545    F/internalvalue_reg[36]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.784 r  F/internalvalue_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.784    UDC/internalvalue_reg[43]_1[2]
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.604    15.027    UDC/CLK
    SLICE_X1Y91          FDRE                                         r  UDC/internalvalue_reg[42]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)        0.062    15.328    UDC/internalvalue_reg[42]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.600     1.519    UDC/CLK
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UDC/internalvalue_reg[14]/Q
                         net (fo=2, routed)           0.056     1.716    F/internalvalue_reg[15]_0[2]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.843 r  F/internalvalue_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    UDC/internalvalue_reg[15]_1[3]
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.871     2.036    UDC/CLK
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    UDC/internalvalue_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.598     1.517    UDC/CLK
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UDC/internalvalue_reg[4]/Q
                         net (fo=2, routed)           0.067     1.725    F/internalvalue_reg[7]_0[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.849 r  F/internalvalue_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.849    UDC/internalvalue_reg[7]_1[1]
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     2.034    UDC/CLK
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    UDC/internalvalue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.599     1.518    UDC/CLK
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UDC/internalvalue_reg[8]/Q
                         net (fo=2, routed)           0.067     1.726    F/internalvalue_reg[11]_0[0]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.850 r  F/internalvalue_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.850    UDC/internalvalue_reg[11]_1[1]
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.870     2.035    UDC/CLK
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[9]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    UDC/internalvalue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.600     1.519    UDC/CLK
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UDC/internalvalue_reg[12]/Q
                         net (fo=2, routed)           0.067     1.727    F/internalvalue_reg[15]_0[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.851 r  F/internalvalue_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.851    UDC/internalvalue_reg[15]_1[1]
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.871     2.036    UDC/CLK
    SLICE_X1Y84          FDRE                                         r  UDC/internalvalue_reg[13]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    UDC/internalvalue_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.600     1.519    UDC/CLK
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UDC/internalvalue_reg[16]/Q
                         net (fo=2, routed)           0.067     1.727    F/internalvalue_reg[19]_0[0]
    SLICE_X1Y85          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.851 r  F/internalvalue_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.851    UDC/internalvalue_reg[19]_1[1]
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.872     2.037    UDC/CLK
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[17]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    UDC/internalvalue_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.602     1.521    UDC/CLK
    SLICE_X1Y88          FDRE                                         r  UDC/internalvalue_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  UDC/internalvalue_reg[28]/Q
                         net (fo=3, routed)           0.068     1.730    F/internalvalue_reg[31]_0[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.854 r  F/internalvalue_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.854    UDC/internalvalue_reg[31]_1[1]
    SLICE_X1Y88          FDRE                                         r  UDC/internalvalue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.875     2.040    UDC/CLK
    SLICE_X1Y88          FDRE                                         r  UDC/internalvalue_reg[29]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    UDC/internalvalue_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.599     1.518    UDC/CLK
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UDC/internalvalue_reg[10]/Q
                         net (fo=2, routed)           0.067     1.726    F/internalvalue_reg[11]_0[2]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.853 r  F/internalvalue_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    UDC/internalvalue_reg[11]_1[3]
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.870     2.035    UDC/CLK
    SLICE_X1Y83          FDRE                                         r  UDC/internalvalue_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    UDC/internalvalue_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.598     1.517    UDC/CLK
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  UDC/internalvalue_reg[6]/Q
                         net (fo=2, routed)           0.067     1.725    F/internalvalue_reg[7]_0[2]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.852 r  F/internalvalue_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    UDC/internalvalue_reg[7]_1[3]
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.869     2.034    UDC/CLK
    SLICE_X1Y82          FDRE                                         r  UDC/internalvalue_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    UDC/internalvalue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.597     1.516    UDC/CLK
    SLICE_X1Y81          FDRE                                         r  UDC/internalvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UDC/internalvalue_reg[2]/Q
                         net (fo=2, routed)           0.067     1.724    F/DI[2]
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.851 r  F/internalvalue_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.851    UDC/O[3]
    SLICE_X1Y81          FDRE                                         r  UDC/internalvalue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.868     2.033    UDC/CLK
    SLICE_X1Y81          FDRE                                         r  UDC/internalvalue_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    UDC/internalvalue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UDC/internalvalue_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDC/internalvalue_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.600     1.519    UDC/CLK
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UDC/internalvalue_reg[18]/Q
                         net (fo=2, routed)           0.067     1.727    F/internalvalue_reg[19]_0[2]
    SLICE_X1Y85          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.854 r  F/internalvalue_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    UDC/internalvalue_reg[19]_1[3]
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.872     2.037    UDC/CLK
    SLICE_X1Y85          FDRE                                         r  UDC/internalvalue_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    UDC/internalvalue_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     D/c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     D/c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     D/c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     D/c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     D/c_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     D/c_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     D/c_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     D/c_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     D/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     D/c_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     D/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     D/c_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     D1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     D1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     D1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     D1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     D1/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     D1/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     D1/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     D1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     D1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     D2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     D2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     D2/count_reg[2]/C



