

module fsm_seq_tb;

	// Inputs
	reg clk;
	reg rst;

	// Outputs
	wire [7:0] q;

	// Instantiate the Unit Under Test (UUT)
	fsm_seq uut (
		.clk(clk), 
		.rst(rst), 
		.q(q)
	);

	initial begin
		// Initialize Inputs
		clk = 0;
		rst = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here

	end
always #10 clk = ~clk;
initial begin
$monitor("Input clk=%b,rst =%b,Output q=%b",clk,rst,q);
end
      
endmodule

