//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_convolution_mul_sub_24 // -- Begin function triton_poi_fused__unsafe_index_add_convolution_mul_sub_24
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused__unsafe_index_add_convolution_mul_sub_24
.visible .entry triton_poi_fused__unsafe_index_add_convolution_mul_sub_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_8,
	.param .u32 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_9,
	.param .u32 triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_10
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<60>;
	.reg .b32 	%r<204>;
	.reg .f32 	%f<119>;
	.reg .b64 	%rd<94>;
	.loc	1 19 0                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:19:0

// %bb.0:
	ld.param.u64 	%rd48, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_0];
	ld.param.u64 	%rd49, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_1];
$L__tmp0:
	.loc	1 22 28                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:22:33
	shl.b32 	%r89, %r1, 6;
	ld.param.u64 	%rd50, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_2];
	.loc	1 23 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:44
	mov.u32 	%r90, %tid.x;
	ld.param.u64 	%rd51, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_3];
	shl.b32 	%r92, %r90, 2;
	ld.param.u64 	%rd52, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_4];
	and.b32  	%r93, %r92, 60;
	ld.param.u64 	%rd53, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_5];
	ld.param.u64 	%rd54, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_6];
	bfe.u32 	%r94, %r90, 4, 3;
	ld.param.u64 	%rd55, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_7];
	or.b32  	%r95, %r94, 8;
	ld.param.u64 	%rd56, [triton_poi_fused__unsafe_index_add_convolution_mul_sub_24_param_8];
	.loc	1 23 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:23
	or.b32  	%r96, %r89, %r93;
	or.b32  	%r97, %r89, %r94;
	or.b32  	%r98, %r89, %r95;
	.loc	1 25 28                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:25:33
	shl.b32 	%r99, %r2, 4;
	.loc	1 26 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:26:44
	and.b32  	%r100, %r90, 15;
	.loc	1 26 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:26:23
	or.b32  	%r101, %r99, %r100;
	or.b32  	%r102, %r99, %r94;
	or.b32  	%r103, %r99, %r95;
	.loc	1 27 21                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:27:21
	setp.lt.s32 	%p1, %r101, 16;
	setp.lt.s32 	%p7, %r102, 16;
	setp.lt.s32 	%p8, %r103, 16;
	.loc	1 28 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:28:19
	shr.s32 	%r105, %r101, 31;
	shr.u32 	%r106, %r105, 30;
	add.s32 	%r107, %r101, %r106;
	shr.s32 	%r108, %r107, 2;
	.loc	1 29 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:29:19
	and.b32  	%r109, %r107, -4;
	sub.s32 	%r110, %r101, %r109;
	.loc	1 33 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:33:19
	bfe.s32 	%r111, %r1, 25, 1;
	shr.u32 	%r112, %r111, 24;
	add.s32 	%r113, %r96, %r112;
	.loc	1 32 19                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:32:19
	and.b32  	%r114, %r113, -256;
	sub.s32 	%r115, %r96, %r114;
	.loc	1 34 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:34:30
	mul.wide.s32 	%rd57, %r108, 8;
	add.s64 	%rd2, %rd49, %rd57;
	.loc	1 34 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:34:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 35 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:35:30
	mul.wide.s32 	%rd58, %r110, 8;
	add.s64 	%rd4, %rd50, %rd58;
	.loc	1 35 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:35:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:36:31
	add.s64 	%rd6, %rd52, %rd58;
	.loc	1 36 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:36:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:37:31
	mul.wide.s32 	%rd59, %r110, 4;
	add.s64 	%rd7, %rd53, %rd59;
	.loc	1 37 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:37:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 38 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:38:31
	add.s64 	%rd9, %rd54, %rd57;
	.loc	1 38 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:38:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd8 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 39 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:39:31
	mul.wide.s32 	%rd60, %r108, 4;
	add.s64 	%rd10, %rd55, %rd60;
	.loc	1 39 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:39:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 40 44                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:44
	shl.b32 	%r116, %r102, 8;
	shl.b32 	%r117, %r103, 8;
	.loc	1 40 54                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:54
	shl.b32 	%r118, %r113, 4;
	and.b32  	%r119, %r118, -4096;
	.loc	1 40 40                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:40
	add.s32 	%r120, %r119, %r115;
	.loc	1 40 49                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:49
	add.s32 	%r121, %r120, %r116;
	add.s32 	%r122, %r120, %r117;
	.loc	1 40 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:35
	mul.wide.s32 	%rd61, %r121, 4;
	add.s64 	%rd11, %rd48, %rd61;
	mul.wide.s32 	%rd62, %r122, 4;
	add.s64 	%rd12, %rd48, %rd62;
	.loc	1 40 59                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:40:59
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p7 ld.global.L1::evict_last.v4.b32 { %r5, %r6, %r7, %r8 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r5;
	mov.b32 	%f3, %r6;
	mov.b32 	%f4, %r7;
	mov.b32 	%f5, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p8 ld.global.L1::evict_last.v4.b32 { %r9, %r10, %r11, %r12 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r9;
	mov.b32 	%f7, %r10;
	mov.b32 	%f8, %r11;
	mov.b32 	%f9, %r12;
	.loc	1 41 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:41:31
	mul.wide.s32 	%rd63, %r115, 4;
	add.s64 	%rd13, %rd56, %rd63;
	mov.pred 	%p9, -1;
	.loc	1 41 36                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:41:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p9 ld.global.L1::evict_last.v4.b32 { %r13, %r14, %r15, %r16 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r13;
	mov.b32 	%f11, %r14;
	mov.b32 	%f12, %r15;
	mov.b32 	%f13, %r16;
	.loc	1 45 32                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:45:32
	shr.u64 	%rd64, %rd1, 62;
	and.b64  	%rd65, %rd64, 2;
	add.s64 	%rd66, %rd65, %rd1;
	.loc	1 23 23                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:23:23
	shl.b32 	%r123, %r97, 2;
	.loc	1 49 48                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:48
	shl.b32 	%r124, %r98, 2;
	or.b32  	%r125, %r123, 64;
	or.b32  	%r126, %r123, 96;
	or.b32  	%r127, %r123, 128;
	or.b32  	%r128, %r123, 160;
	or.b32  	%r129, %r123, 192;
	or.b32  	%r130, %r123, 224;
	.loc	1 49 30                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:30
	shr.u64 	%rd67, %rd3, 60;
	and.b64  	%rd68, %rd67, 8;
	add.s64 	%rd69, %rd51, %rd68;
	shl.b64 	%rd70, %rd3, 2;
	add.s64 	%rd71, %rd69, %rd70;
	shl.b64 	%rd72, %rd66, 3;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.s32 	%rd74, %r123, 4;
	add.s64 	%rd14, %rd73, %rd74;
	mul.wide.s32 	%rd75, %r124, 4;
	add.s64 	%rd15, %rd73, %rd75;
	mul.wide.s32 	%rd76, %r125, 4;
	add.s64 	%rd16, %rd73, %rd76;
	mul.wide.s32 	%rd77, %r126, 4;
	add.s64 	%rd17, %rd73, %rd77;
	mul.wide.s32 	%rd78, %r127, 4;
	add.s64 	%rd18, %rd73, %rd78;
	mul.wide.s32 	%rd79, %r128, 4;
	add.s64 	%rd19, %rd73, %rd79;
	mul.wide.s32 	%rd80, %r129, 4;
	add.s64 	%rd20, %rd73, %rd80;
	mul.wide.s32 	%rd81, %r130, 4;
	add.s64 	%rd21, %rd73, %rd81;
	.loc	1 49 53                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:49:53
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 53 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:53:31
	shr.u64 	%rd82, %rd5, 60;
	and.b64  	%rd83, %rd82, 8;
	add.s64 	%rd84, %rd51, %rd83;
	shl.b64 	%rd85, %rd5, 2;
	add.s64 	%rd86, %rd84, %rd85;
	add.s64 	%rd87, %rd86, %rd72;
	add.s64 	%rd22, %rd87, %rd74;
	add.s64 	%rd23, %rd87, %rd75;
	add.s64 	%rd24, %rd87, %rd76;
	add.s64 	%rd25, %rd87, %rd77;
	add.s64 	%rd26, %rd87, %rd78;
	add.s64 	%rd27, %rd87, %rd79;
	add.s64 	%rd28, %rd87, %rd80;
	add.s64 	%rd29, %rd87, %rd81;
	.loc	1 53 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:53:55
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd24 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r29 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r30 }, [ %rd27 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd28 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 59 35                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:59:35
	shr.u64 	%rd88, %rd8, 62;
	and.b64  	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd89, %rd8;
	.loc	1 60 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:31
	shl.b64 	%rd91, %rd90, 3;
	add.s64 	%rd92, %rd71, %rd91;
	add.s64 	%rd30, %rd92, %rd74;
	add.s64 	%rd31, %rd92, %rd75;
	add.s64 	%rd32, %rd92, %rd76;
	add.s64 	%rd33, %rd92, %rd77;
	add.s64 	%rd34, %rd92, %rd78;
	add.s64 	%rd35, %rd92, %rd79;
	add.s64 	%rd36, %rd92, %rd80;
	add.s64 	%rd37, %rd92, %rd81;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r33 }, [ %rd30 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r34 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r35 }, [ %rd32 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r36 }, [ %rd33 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r37 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd35 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r39 }, [ %rd36 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd37 + 0 ];
	// end inline asm
	.loc	1 61 31                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:31
	add.s64 	%rd93, %rd86, %rd91;
	add.s64 	%rd38, %rd93, %rd74;
	add.s64 	%rd39, %rd93, %rd75;
	add.s64 	%rd40, %rd93, %rd76;
	add.s64 	%rd41, %rd93, %rd77;
	add.s64 	%rd42, %rd93, %rd78;
	add.s64 	%rd43, %rd93, %rd79;
	add.s64 	%rd44, %rd93, %rd80;
	add.s64 	%rd45, %rd93, %rd81;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r41 }, [ %rd38 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r42 }, [ %rd39 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r43 }, [ %rd40 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r44 }, [ %rd41 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r45, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r45 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r46 }, [ %rd43 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r47 }, [ %rd44 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r48 }, [ %rd45 + 0 ];
	// end inline asm
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f14, %r17;
	mov.b32 	%f15, %r33;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f16, %r25;
	mov.b32 	%f17, %r41;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f18, %f17, %f15;
	sub.f32 	%f19, %f16, %f14;
	.loc	1 63 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:63:20
	mov.b32 	%f20, %r3;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f21, %f19, %f20, %f14;
	fma.rn.f32 	%f22, %f18, %f20, %f15;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f23, %r18;
	mov.b32 	%f24, %r34;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f25, %r26;
	mov.b32 	%f26, %r42;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f27, %f26, %f24;
	sub.f32 	%f28, %f25, %f23;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f29, %f28, %f20, %f23;
	fma.rn.f32 	%f30, %f27, %f20, %f24;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f31, %r19;
	mov.b32 	%f32, %r35;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f33, %r27;
	mov.b32 	%f34, %r43;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f35, %f34, %f32;
	sub.f32 	%f36, %f33, %f31;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f37, %f36, %f20, %f31;
	fma.rn.f32 	%f38, %f35, %f20, %f32;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f39, %r20;
	mov.b32 	%f40, %r36;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f41, %r28;
	mov.b32 	%f42, %r44;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f43, %f42, %f40;
	sub.f32 	%f44, %f41, %f39;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f45, %f44, %f20, %f39;
	fma.rn.f32 	%f46, %f43, %f20, %f40;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f47, %r21;
	mov.b32 	%f48, %r37;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f49, %r29;
	mov.b32 	%f50, %r45;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f51, %f50, %f48;
	sub.f32 	%f52, %f49, %f47;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f53, %f52, %f20, %f47;
	fma.rn.f32 	%f54, %f51, %f20, %f48;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f55, %r22;
	mov.b32 	%f56, %r38;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f57, %r30;
	mov.b32 	%f58, %r46;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f59, %f58, %f56;
	sub.f32 	%f60, %f57, %f55;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f61, %f60, %f20, %f55;
	fma.rn.f32 	%f62, %f59, %f20, %f56;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f63, %r23;
	mov.b32 	%f64, %r39;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f65, %r31;
	mov.b32 	%f66, %r47;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f67, %f66, %f64;
	sub.f32 	%f68, %f65, %f63;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f69, %f68, %f20, %f63;
	fma.rn.f32 	%f70, %f67, %f20, %f64;
	.loc	1 60 55                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:60:55
	mov.b32 	%f71, %r24;
	mov.b32 	%f72, %r40;
	.loc	1 61 56                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:61:56
	mov.b32 	%f73, %r32;
	mov.b32 	%f74, %r48;
	.loc	1 62 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:62:20
	sub.f32 	%f75, %f74, %f72;
	sub.f32 	%f76, %f73, %f71;
	.loc	1 64 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:64:20
	fma.rn.f32 	%f77, %f76, %f20, %f71;
	fma.rn.f32 	%f78, %f75, %f20, %f72;
	.loc	1 65 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:65:20
	sub.f32 	%f79, %f22, %f21;
	sub.f32 	%f80, %f30, %f29;
	sub.f32 	%f81, %f38, %f37;
	sub.f32 	%f82, %f46, %f45;
	sub.f32 	%f83, %f54, %f53;
	sub.f32 	%f84, %f62, %f61;
	sub.f32 	%f85, %f70, %f69;
	sub.f32 	%f86, %f78, %f77;
	.loc	1 67 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:67:20
	fma.rn.f32 	%f87, %f79, %f1, %f21;
	fma.rn.f32 	%f88, %f80, %f1, %f29;
	fma.rn.f32 	%f89, %f81, %f1, %f37;
	fma.rn.f32 	%f90, %f82, %f1, %f45;
	fma.rn.f32 	%f91, %f83, %f1, %f53;
	fma.rn.f32 	%f92, %f84, %f1, %f61;
	fma.rn.f32 	%f93, %f85, %f1, %f69;
	fma.rn.f32 	%f94, %f86, %f1, %f77;
	.loc	1 68 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:68:20
	add.f32 	%f95, %f2, %f10;
	add.f32 	%f96, %f3, %f11;
	add.f32 	%f97, %f4, %f12;
	add.f32 	%f98, %f5, %f13;
	add.f32 	%f99, %f6, %f10;
	add.f32 	%f100, %f7, %f11;
	add.f32 	%f101, %f8, %f12;
	add.f32 	%f102, %f9, %f13;
	shl.b32 	%r131, %r90, 6;
	and.b32  	%r132, %r131, 960;
	or.b32  	%r133, %r132, %r94;
	and.b32  	%r134, %r90, 127;
	shr.u32 	%r135, %r132, 4;
	add.s32 	%r136, %r135, %r133;
	shl.b32 	%r137, %r136, 2;
	mov.u32 	%r138, global_smem;
	add.s32 	%r49, %r138, %r137;
	mov.b32 	%r50, %f95;
	// begin inline asm
	@%p9 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r139, %r132, 16;
	shr.u32 	%r140, %r139, 4;
	add.s32 	%r141, %r140, %r133;
	shl.b32 	%r142, %r141, 2;
	add.s32 	%r143, %r138, %r142;
	add.s32 	%r51, %r143, 64;
	mov.b32 	%r52, %f96;
	// begin inline asm
	@%p9 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r144, %r132, 32;
	shr.u32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, %r133;
	shl.b32 	%r147, %r146, 2;
	add.s32 	%r148, %r138, %r147;
	add.s32 	%r53, %r148, 128;
	mov.b32 	%r54, %f97;
	// begin inline asm
	@%p9 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	or.b32  	%r149, %r132, 48;
	shr.u32 	%r150, %r149, 4;
	add.s32 	%r151, %r150, %r133;
	shl.b32 	%r152, %r151, 2;
	add.s32 	%r153, %r138, %r152;
	add.s32 	%r55, %r153, 192;
	mov.b32 	%r56, %f98;
	// begin inline asm
	@%p9 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r49, 32;
	mov.b32 	%r58, %f99;
	// begin inline asm
	@%p9 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r143, 96;
	mov.b32 	%r60, %f100;
	// begin inline asm
	@%p9 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r148, 160;
	mov.b32 	%r62, %f101;
	// begin inline asm
	@%p9 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r153, 224;
	mov.b32 	%r64, %f102;
	// begin inline asm
	@%p9 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r154, %r94, %r134;
	shl.b32 	%r155, %r154, 2;
	add.s32 	%r156, %r138, %r155;
	ld.shared.f32 	%f103, [%r156];
	or.b32  	%r157, %r134, 128;
	shr.u32 	%r158, %r157, 4;
	add.s32 	%r159, %r158, %r134;
	shl.b32 	%r160, %r159, 2;
	add.s32 	%r161, %r138, %r160;
	ld.shared.f32 	%f104, [%r161+512];
	or.b32  	%r162, %r134, 256;
	shr.u32 	%r163, %r162, 4;
	add.s32 	%r164, %r163, %r134;
	shl.b32 	%r165, %r164, 2;
	add.s32 	%r166, %r138, %r165;
	ld.shared.f32 	%f105, [%r166+1024];
	or.b32  	%r167, %r134, 384;
	shr.u32 	%r168, %r167, 4;
	add.s32 	%r169, %r168, %r134;
	shl.b32 	%r170, %r169, 2;
	add.s32 	%r171, %r138, %r170;
	ld.shared.f32 	%f106, [%r171+1536];
	or.b32  	%r172, %r134, 512;
	shr.u32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, %r134;
	shl.b32 	%r175, %r174, 2;
	add.s32 	%r176, %r138, %r175;
	ld.shared.f32 	%f107, [%r176+2048];
	or.b32  	%r177, %r134, 640;
	shr.u32 	%r178, %r177, 4;
	add.s32 	%r179, %r178, %r134;
	shl.b32 	%r180, %r179, 2;
	add.s32 	%r181, %r138, %r180;
	ld.shared.f32 	%f108, [%r181+2560];
	or.b32  	%r182, %r134, 768;
	shr.u32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, %r134;
	shl.b32 	%r185, %r184, 2;
	add.s32 	%r186, %r138, %r185;
	ld.shared.f32 	%f109, [%r186+3072];
	or.b32  	%r187, %r134, 896;
	shr.u32 	%r188, %r187, 4;
	add.s32 	%r189, %r188, %r134;
	shl.b32 	%r190, %r189, 2;
	add.s32 	%r191, %r138, %r190;
	ld.shared.f32 	%f110, [%r191+3584];
	.loc	1 69 20                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:69:20
	add.f32 	%f111, %f87, %f103;
	add.f32 	%f112, %f88, %f104;
	add.f32 	%f113, %f89, %f105;
	add.f32 	%f114, %f90, %f106;
	add.f32 	%f115, %f91, %f107;
	add.f32 	%f116, %f92, %f108;
	add.f32 	%f117, %f93, %f109;
	add.f32 	%f118, %f94, %f110;
	.loc	1 70 4                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:70:4
	bar.sync 	0;
	.loc	1 71 59                         // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:71:59
	and.b32  	%r192, %r92, 508;
	mov.b32 	%r66, %f111;
	// begin inline asm
	@%p9 st.shared.b32 [ %r49 + 0 ], %r66;
	// end inline asm
	mov.b32 	%r68, %f112;
	// begin inline asm
	@%p9 st.shared.b32 [ %r57 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r49, 64;
	mov.b32 	%r70, %f113;
	// begin inline asm
	@%p9 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r49, 96;
	mov.b32 	%r72, %f114;
	// begin inline asm
	@%p9 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r49, 128;
	mov.b32 	%r74, %f115;
	// begin inline asm
	@%p9 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r49, 160;
	mov.b32 	%r76, %f116;
	// begin inline asm
	@%p9 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r49, 192;
	mov.b32 	%r78, %f117;
	// begin inline asm
	@%p9 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r49, 224;
	mov.b32 	%r80, %f118;
	// begin inline asm
	@%p9 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r193, %r90, 2;
	and.b32  	%r194, %r193, 28;
	add.s32 	%r195, %r194, %r192;
	shl.b32 	%r196, %r195, 2;
	add.s32 	%r197, %r138, %r196;
	or.b32  	%r198, %r192, 512;
	shr.u32 	%r199, %r198, 4;
	and.b32  	%r200, %r199, 60;
	add.s32 	%r201, %r200, %r192;
	shl.b32 	%r202, %r201, 2;
	add.s32 	%r203, %r138, %r202;
	ld.shared.v4.u32 	{%r85, %r86, %r87, %r88}, [%r203+2048];
	ld.shared.v4.u32 	{%r81, %r82, %r83, %r84}, [%r197];
	// begin inline asm
	@%p7 st.global.v4.b32 [ %rd11 + 0 ], { %r81, %r82, %r83, %r84 };
	// end inline asm
	// begin inline asm
	@%p8 st.global.v4.b32 [ %rd12 + 0 ], { %r85, %r86, %r87, %r88 };
	// end inline asm
	.loc	1 71 4                          // ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py:71:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/cf/ccfsithsieiev2a7hhnvkmsl2enqrx7zxzanpkavyiw3obs4atrw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 102
.b8 115
.b8 105
.b8 116
.b8 104
.b8 115
.b8 105
.b8 101
.b8 105
.b8 101
.b8 118
.b8 50
.b8 97
.b8 55
.b8 104
.b8 104
.b8 110
.b8 118
.b8 107
.b8 109
.b8 115
.b8 108
.b8 50
.b8 101
.b8 110
.b8 113
.b8 114
.b8 120
.b8 55
.b8 122
.b8 120
.b8 122
.b8 97
.b8 110
.b8 112
.b8 107
.b8 97
.b8 118
.b8 121
.b8 105
.b8 119
.b8 51
.b8 111
.b8 98
.b8 115
.b8 52
.b8 97
.b8 116
.b8 114
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
