{"index": 720, "svad": "This property verifies that the output signal o_valid is deasserted one clock cycle after the reset signal i_rst is asserted. \n\nThe assertion triggers on every positive edge of the clock signal i_clk, but is disabled when i_rst is low (0). When i_rst becomes high (1), the property requires that on the very next clock cycle, o_valid must be low (0).", "reference_sva": "property p_o_valid_reset;\n    @(posedge i_clk) disable iff (i_rst == 0)\n        i_rst == 1 |-> ##1 o_valid == 0;\nendproperty\nassert_p_o_valid_reset: assert property (p_o_valid_reset) else $error(\"Assertion failed: o_valid should be 0 one cycle after i_rst is asserted\");", "generated_sva": "property p_valid_after_reset;\n    @(posedge i_clk) disable iff (!i_rst)\n    i_rst |=> !o_valid;\nendproperty\n\nassert property (p_valid_after_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_o_valid_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `o_valid`\n\n* **Clocks & Resets:**\n    * Primary Clock: `i_clk` (posedge)\n    * Reset Signal: `i_rst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `i_rst == 1`\n    * Response condition: `##1 o_valid == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `i_rst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 o_valid == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (i_rst == 0)`\n    * Property is disabled when reset `i_rst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge i_clk) i_rst == 1 |-> ##1 o_valid == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_o_valid_reset;\n    @(posedge i_clk) disable iff (i_rst == 0)\n        i_rst == 1 |-> ##1 o_valid == 0;\nendproperty\nassert_p_o_valid_reset: assert property (p_o_valid_reset) else $error(\"Assertion failed: o_valid should be 0 one cycle after i_rst is asserted\");\n```\n\n**Summary:**\nProperty `p_o_valid_reset` uses overlapping implication synchronized to `i_clk`.", "error_message": null, "generation_time": 2.3667571544647217, "verification_time": 0.006628990173339844, "from_cache": false}