Analysis & Synthesis report for ZoomDigital
Fri Oct 03 22:04:40 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |control_unit|copy_state
 11. State Machine - |control_unit|last_algo
 12. State Machine - |control_unit|vga_driver:vga_driver_inst|v_state
 13. State Machine - |control_unit|vga_driver:vga_driver_inst|h_state
 14. State Machine - |control_unit|nearest_neighbor:nn_inst|state
 15. State Machine - |control_unit|address_block_average:block_avg_ctrl|state
 16. State Machine - |control_unit|pixel_decimation:dec_inst|state
 17. State Machine - |control_unit|address_pixel_replication:addr_repl_inst|state
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1
 23. Source assignments for secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated
 24. Parameter Settings for User Entity Instance: clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: primary_memory:primary_mem_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: vga_driver:vga_driver_inst
 28. Parameter Settings for Inferred Entity Instance: address_pixel_replication:addr_repl_inst|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: pixel_decimation:dec_inst|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: address_block_average:block_avg_ctrl|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: address_pixel_replication:addr_repl_inst|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: pixel_decimation:dec_inst|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: address_block_average:block_avg_ctrl|lpm_divide:Div0
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "vga_driver:vga_driver_inst"
 36. Port Connectivity Checks: "secondary_memory:secondary_mem_inst"
 37. Port Connectivity Checks: "primary_memory:primary_mem_inst"
 38. Port Connectivity Checks: "block_average:block_avg_calc"
 39. Port Connectivity Checks: "address_pixel_replication:addr_repl_inst"
 40. Port Connectivity Checks: "clock_75MHz:comb_758"
 41. In-System Memory Content Editor Settings
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 03 22:04:40 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; ZoomDigital                                 ;
; Top-level Entity Name           ; control_unit                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 628                                         ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,228,800                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; control_unit       ; ZoomDigital        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; control_unit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v                                                     ;             ;
; clock_divider.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_divider.v                                                    ;             ;
; pixel_replication.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_replication.v                                                ;             ;
; address_pixel_replication.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v                                        ;             ;
; pixel_decimation.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v                                                 ;             ;
; address_counter_avg.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_counter_avg.v                                              ;             ;
; address_block_average.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v                                            ;             ;
; block_average.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/block_average.v                                                    ;             ;
; nearest_neighbor.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v                                                 ;             ;
; vga_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_controller.v                                                   ;             ;
; vga_driver.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_driver.v                                                       ;             ;
; clock_75MHz.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz.v                                                      ; clock_75MHz ;
; clock_75MHz/clock_75MHz_0002.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz/clock_75MHz_0002.v                                     ; clock_75MHz ;
; primary_memory.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/primary_memory.v                                                   ;             ;
; secondary_memory.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/secondary_memory.v                                                 ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_uco1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf                                             ;             ;
; db/altsyncram_3pe2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_3pe2.tdf                                             ;             ;
; db/decode_nma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/decode_nma.tdf                                                  ;             ;
; db/decode_g2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/decode_g2a.tdf                                                  ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/mux_7hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
; db/altsyncram_ekt1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_ekt1.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sld5ec1a285/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                       ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                      ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                  ;             ;
; db/lpm_divide_s3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/lpm_divide_s3m.tdf                                              ;             ;
; db/sign_div_unsign_vlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/sign_div_unsign_vlh.tdf                                         ;             ;
; db/alt_u_div_40f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/alt_u_div_40f.tdf                                               ;             ;
; db/lpm_divide_pbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/lpm_divide_pbm.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1158                                     ;
;                                             ;                                          ;
; Combinational ALUT usage for logic          ; 2113                                     ;
;     -- 7 input functions                    ; 2                                        ;
;     -- 6 input functions                    ; 177                                      ;
;     -- 5 input functions                    ; 159                                      ;
;     -- 4 input functions                    ; 383                                      ;
;     -- <=3 input functions                  ; 1392                                     ;
;                                             ;                                          ;
; Dedicated logic registers                   ; 628                                      ;
;                                             ;                                          ;
; I/O pins                                    ; 34                                       ;
; Total MLAB memory bits                      ; 0                                        ;
; Total block memory bits                     ; 1228800                                  ;
;                                             ;                                          ;
; Total DSP Blocks                            ; 0                                        ;
;                                             ;                                          ;
; Total PLLs                                  ; 1                                        ;
;     -- PLLs                                 ; 1                                        ;
;                                             ;                                          ;
; Maximum fan-out node                        ; clock_divider:clock_div_inst|clock_25MHz ;
; Maximum fan-out                             ; 653                                      ;
; Total fan-out                               ; 14371                                    ;
; Average fan-out                             ; 4.82                                     ;
+---------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |control_unit                                                                                                                           ; 2113 (115)          ; 628 (91)                  ; 1228800           ; 0          ; 34   ; 0            ; |control_unit                                                                                                                                                                                                                                                                                                                                            ; control_unit                      ; work         ;
;    |address_block_average:block_avg_ctrl|                                                                                               ; 455 (55)            ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl                                                                                                                                                                                                                                                                                                       ; address_block_average             ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Div0                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_pbm:auto_generated|                                                                                                ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Div0|lpm_divide_pbm:auto_generated                                                                                                                                                                                                                                                         ; lpm_divide_pbm                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                             ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                       ; alt_u_div_40f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Mod0                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_s3m:auto_generated|                                                                                                ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Mod0|lpm_divide_s3m:auto_generated                                                                                                                                                                                                                                                         ; lpm_divide_s3m                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                             ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 204 (204)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_block_average:block_avg_ctrl|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                       ; alt_u_div_40f                     ; work         ;
;    |address_counter_avg:addr_counter_avg_inst|                                                                                          ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_counter_avg:addr_counter_avg_inst                                                                                                                                                                                                                                                                                                  ; address_counter_avg               ; work         ;
;    |address_pixel_replication:addr_repl_inst|                                                                                           ; 484 (84)            ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst                                                                                                                                                                                                                                                                                                   ; address_pixel_replication         ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_pbm:auto_generated|                                                                                                ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_pbm                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                   ; alt_u_div_40f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_s3m:auto_generated|                                                                                                ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated                                                                                                                                                                                                                                                     ; lpm_divide_s3m                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                         ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 204 (204)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|address_pixel_replication:addr_repl_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                   ; alt_u_div_40f                     ; work         ;
;    |block_average:block_avg_calc|                                                                                                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|block_average:block_avg_calc                                                                                                                                                                                                                                                                                                               ; block_average                     ; work         ;
;    |clock_75MHz:comb_758|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|clock_75MHz:comb_758                                                                                                                                                                                                                                                                                                                       ; clock_75MHz                       ; clock_75MHz  ;
;       |clock_75MHz_0002:clock_75mhz_inst|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst                                                                                                                                                                                                                                                                                     ; clock_75MHz_0002                  ; clock_75MHz  ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                             ; altera_pll                        ; work         ;
;    |clock_divider:clock_div_inst|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|clock_divider:clock_div_inst                                                                                                                                                                                                                                                                                                               ; clock_divider                     ; work         ;
;    |nearest_neighbor:nn_inst|                                                                                                           ; 88 (88)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|nearest_neighbor:nn_inst                                                                                                                                                                                                                                                                                                                   ; nearest_neighbor                  ; work         ;
;    |pixel_decimation:dec_inst|                                                                                                          ; 456 (56)            ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst                                                                                                                                                                                                                                                                                                                  ; pixel_decimation                  ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_pbm:auto_generated|                                                                                                ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_pbm                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Div0|lpm_divide_pbm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                                  ; alt_u_div_40f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_s3m:auto_generated|                                                                                                ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_s3m                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 204 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_40f:divider|                                                                                                  ; 204 (204)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|pixel_decimation:dec_inst|lpm_divide:Mod0|lpm_divide_s3m:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_40f:divider                                                                                                                                                                                                                  ; alt_u_div_40f                     ; work         ;
;    |primary_memory:primary_mem_inst|                                                                                                    ; 145 (0)             ; 58 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst                                                                                                                                                                                                                                                                                                            ; primary_memory                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 145 (0)             ; 58 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_uco1:auto_generated|                                                                                               ; 145 (0)             ; 58 (0)                    ; 614400            ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_uco1                   ; work         ;
;             |altsyncram_3pe2:altsyncram1|                                                                                               ; 71 (0)              ; 12 (12)                   ; 614400            ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1                                                                                                                                                                                                                 ; altsyncram_3pe2                   ; work         ;
;                |decode_g2a:rden_decode_b|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|decode_g2a:rden_decode_b                                                                                                                                                                                        ; decode_g2a                        ; work         ;
;                |decode_nma:decode5|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|decode_nma:decode5                                                                                                                                                                                              ; decode_nma                        ; work         ;
;                |decode_nma:rden_decode_a|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|decode_nma:rden_decode_a                                                                                                                                                                                        ; decode_nma                        ; work         ;
;                |mux_7hb:mux6|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|mux_7hb:mux6                                                                                                                                                                                                    ; mux_7hb                           ; work         ;
;                |mux_7hb:mux7|                                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|mux_7hb:mux7                                                                                                                                                                                                    ; mux_7hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 74 (57)             ; 46 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |secondary_memory:secondary_mem_inst|                                                                                                ; 21 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |control_unit|secondary_memory:secondary_mem_inst                                                                                                                                                                                                                                                                                                        ; secondary_memory                  ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 21 (0)              ; 8 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |control_unit|secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_ekt1:auto_generated|                                                                                               ; 21 (0)              ; 8 (8)                     ; 614400            ; 0          ; 0    ; 0            ; |control_unit|secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_ekt1                   ; work         ;
;             |decode_nma:decode2|                                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated|decode_nma:decode2                                                                                                                                                                                                                      ; decode_nma                        ; work         ;
;             |decode_nma:rden_decode_b|                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated|decode_nma:rden_decode_b                                                                                                                                                                                                                ; decode_nma                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (63)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |vga_controller:vga_ctrl_inst|                                                                                                       ; 134 (134)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |control_unit|vga_controller:vga_ctrl_inst                                                                                                                                                                                                                                                                                                               ; vga_controller                    ; work         ;
;    |vga_driver:vga_driver_inst|                                                                                                         ; 69 (69)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |control_unit|vga_driver:vga_driver_inst                                                                                                                                                                                                                                                                                                                 ; vga_driver                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 76800        ; 8            ; 76800        ; 8            ; 614400 ; None ;
; secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 76800        ; 8            ; 76800        ; 8            ; 614400 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_unit|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |control_unit|clock_75MHz:comb_758                                                                                                                                                                                                                                                ; clock_75MHz.v      ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |control_unit|primary_memory:primary_mem_inst                                                                                                                                                                                                                                     ; primary_memory.v   ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |control_unit|secondary_memory:secondary_mem_inst                                                                                                                                                                                                                                 ; secondary_memory.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |control_unit|copy_state     ;
+------------------------+---------------------+
; Name                   ; copy_state.CPY_IDLE ;
+------------------------+---------------------+
; copy_state.CPY_PROCESS ; 0                   ;
; copy_state.CPY_IDLE    ; 1                   ;
+------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|last_algo                                                                                       ;
+---------------------+--------------------+--------------------+---------------------+---------------------+-------------------+
; Name                ; last_algo.ALGO_AVG ; last_algo.ALGO_DEC ; last_algo.ALGO_REPL ; last_algo.ALGO_NONE ; last_algo.ALGO_NN ;
+---------------------+--------------------+--------------------+---------------------+---------------------+-------------------+
; last_algo.ALGO_NONE ; 0                  ; 0                  ; 0                   ; 0                   ; 0                 ;
; last_algo.ALGO_REPL ; 0                  ; 0                  ; 1                   ; 1                   ; 0                 ;
; last_algo.ALGO_DEC  ; 0                  ; 1                  ; 0                   ; 1                   ; 0                 ;
; last_algo.ALGO_AVG  ; 1                  ; 0                  ; 0                   ; 1                   ; 0                 ;
; last_algo.ALGO_NN   ; 0                  ; 0                  ; 0                   ; 1                   ; 1                 ;
+---------------------+--------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|vga_driver:vga_driver_inst|v_state                                                       ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|vga_driver:vga_driver_inst|h_state                                                       ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|nearest_neighbor:nn_inst|state                                                                         ;
+------------------+---------------+----------------+----------------+----------------+----------------+------------------+------------+
; Name             ; state.DONE_ST ; state.WRITE_11 ; state.WRITE_10 ; state.WRITE_01 ; state.WRITE_00 ; state.READ_PIXEL ; state.IDLE ;
+------------------+---------------+----------------+----------------+----------------+----------------+------------------+------------+
; state.IDLE       ; 0             ; 0              ; 0              ; 0              ; 0              ; 0                ; 0          ;
; state.READ_PIXEL ; 0             ; 0              ; 0              ; 0              ; 0              ; 1                ; 1          ;
; state.WRITE_00   ; 0             ; 0              ; 0              ; 0              ; 1              ; 0                ; 1          ;
; state.WRITE_01   ; 0             ; 0              ; 0              ; 1              ; 0              ; 0                ; 1          ;
; state.WRITE_10   ; 0             ; 0              ; 1              ; 0              ; 0              ; 0                ; 1          ;
; state.WRITE_11   ; 0             ; 1              ; 0              ; 0              ; 0              ; 0                ; 1          ;
; state.DONE_ST    ; 1             ; 0              ; 0              ; 0              ; 0              ; 0                ; 1          ;
+------------------+---------------+----------------+----------------+----------------+----------------+------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|address_block_average:block_avg_ctrl|state                                 ;
+---------------+-------------+---------------+---------------+---------------+---------------+------------+
; Name          ; state.WRITE ; state.READ_11 ; state.READ_10 ; state.READ_01 ; state.READ_00 ; state.IDLE ;
+---------------+-------------+---------------+---------------+---------------+---------------+------------+
; state.IDLE    ; 0           ; 0             ; 0             ; 0             ; 0             ; 0          ;
; state.READ_00 ; 0           ; 0             ; 0             ; 0             ; 1             ; 1          ;
; state.READ_01 ; 0           ; 0             ; 0             ; 1             ; 0             ; 1          ;
; state.READ_10 ; 0           ; 0             ; 1             ; 0             ; 0             ; 1          ;
; state.READ_11 ; 0           ; 1             ; 0             ; 0             ; 0             ; 1          ;
; state.WRITE   ; 1           ; 0             ; 0             ; 0             ; 0             ; 1          ;
+---------------+-------------+---------------+---------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |control_unit|pixel_decimation:dec_inst|state ;
+-------------+------------+-------------+----------------------+
; Name        ; state.IDLE ; state.WRITE ; state.READ           ;
+-------------+------------+-------------+----------------------+
; state.IDLE  ; 0          ; 0           ; 0                    ;
; state.READ  ; 1          ; 0           ; 1                    ;
; state.WRITE ; 1          ; 1           ; 0                    ;
+-------------+------------+-------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |control_unit|address_pixel_replication:addr_repl_inst|state                                    ;
+--------------+------------+--------------+--------------+--------------+--------------+------------+------------+
; Name         ; state.NEXT ; state.WRITE3 ; state.WRITE2 ; state.WRITE1 ; state.WRITE0 ; state.READ ; state.IDLE ;
+--------------+------------+--------------+--------------+--------------+--------------+------------+------------+
; state.IDLE   ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ;
; state.READ   ; 0          ; 0            ; 0            ; 0            ; 0            ; 1          ; 1          ;
; state.WRITE0 ; 0          ; 0            ; 0            ; 0            ; 1            ; 0          ; 1          ;
; state.WRITE1 ; 0          ; 0            ; 0            ; 1            ; 0            ; 0          ; 1          ;
; state.WRITE2 ; 0          ; 0            ; 1            ; 0            ; 0            ; 0          ; 1          ;
; state.WRITE3 ; 0          ; 1            ; 0            ; 0            ; 0            ; 0          ; 1          ;
; state.NEXT   ; 1          ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ;
+--------------+------------+--------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; address_pixel_replication:addr_repl_inst|base_out[0]                                                                                                    ; Stuck at GND due to stuck port data_in                              ;
; address_block_average:block_avg_ctrl|done                                                                                                               ; Merged with address_block_average:block_avg_ctrl|out_wren           ;
; address_counter_avg:addr_counter_avg_inst|processing                                                                                                    ; Merged with address_counter_avg:addr_counter_avg_inst|started       ;
; address_pixel_replication:addr_repl_inst|pixel_data[3]                                                                                                  ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[11] ;
; address_pixel_replication:addr_repl_inst|pixel_data[2,18,26]                                                                                            ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[10] ;
; address_pixel_replication:addr_repl_inst|pixel_data[1,17,25]                                                                                            ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[9]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[16,24]                                                                                              ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[8]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[15,23,31]                                                                                           ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[7]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[14,22,30]                                                                                           ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[6]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[13,21,29]                                                                                           ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[5]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[12,20,28]                                                                                           ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[4]  ;
; address_pixel_replication:addr_repl_inst|pixel_data[27]                                                                                                 ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[19] ;
; address_pixel_replication:addr_repl_inst|pixel_data[19]                                                                                                 ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[11] ;
; address_pixel_replication:addr_repl_inst|pixel_data[0]                                                                                                  ; Merged with address_pixel_replication:addr_repl_inst|pixel_data[8]  ;
; pixel_decimation:dec_inst|rd_address[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                              ;
; nearest_neighbor:nn_inst|rd_address[16]                                                                                                                 ; Stuck at GND due to stuck port data_in                              ;
; copy_state~5                                                                                                                                            ; Lost fanout                                                         ;
; last_algo~7                                                                                                                                             ; Lost fanout                                                         ;
; last_algo~8                                                                                                                                             ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~5                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~6                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~7                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~8                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~9                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~10                                                                                                                   ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~11                                                                                                                   ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|v_state~12                                                                                                                   ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~5                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~6                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~7                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~8                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~9                                                                                                                    ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~10                                                                                                                   ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~11                                                                                                                   ; Lost fanout                                                         ;
; vga_driver:vga_driver_inst|h_state~12                                                                                                                   ; Lost fanout                                                         ;
; nearest_neighbor:nn_inst|state~9                                                                                                                        ; Lost fanout                                                         ;
; nearest_neighbor:nn_inst|state~10                                                                                                                       ; Lost fanout                                                         ;
; nearest_neighbor:nn_inst|state~11                                                                                                                       ; Lost fanout                                                         ;
; address_block_average:block_avg_ctrl|state~8                                                                                                            ; Lost fanout                                                         ;
; address_block_average:block_avg_ctrl|state~9                                                                                                            ; Lost fanout                                                         ;
; address_block_average:block_avg_ctrl|state~10                                                                                                           ; Lost fanout                                                         ;
; address_pixel_replication:addr_repl_inst|state~9                                                                                                        ; Lost fanout                                                         ;
; address_pixel_replication:addr_repl_inst|state~10                                                                                                       ; Lost fanout                                                         ;
; address_pixel_replication:addr_repl_inst|state~11                                                                                                       ; Lost fanout                                                         ;
; last_algo.ALGO_NONE                                                                                                                                     ; Lost fanout                                                         ;
; primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                              ;
; Total Number of Removed Registers = 59                                                                                                                  ;                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 628   ;
; Number of registers using Synchronous Clear  ; 388   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 384   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|pixel_buffer[4]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |control_unit|pixel_decimation:dec_inst|rd_address[15]                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |control_unit|pixel_decimation:dec_inst|wr_address[8]                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |control_unit|address_pixel_replication:addr_repl_inst|rd_address[4]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |control_unit|address_pixel_replication:addr_repl_inst|wr_data[2]                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|wr_data[1]                                                                                                                                                         ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|val11[3]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|val00[0]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|val01[2]                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|val10[7]                                                                                                                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |control_unit|reset_addr_counter[14]                                                                                                                                                                      ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |control_unit|address_counter_avg:addr_counter_avg_inst|value[5]                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 6:1                ; 41 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; Yes        ; |control_unit|wr_addr_secondary_r[16]                                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|rd_address[2]                                                                                                                                                      ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|wr_address[11]                                                                                                                                                     ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |control_unit|address_pixel_replication:addr_repl_inst|wr_address[16]                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|x_in[0]                                                                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |control_unit|nearest_neighbor:nn_inst|y_in[4]                                                                                                                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |control_unit|vga_controller:vga_ctrl_inst|color[0]                                                                                                                                                       ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |control_unit|vga_driver:vga_driver_inst|v_counter[4]                                                                                                                                                     ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |control_unit|vga_driver:vga_driver_inst|h_counter[3]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|mem_read_addr[3]                                                                                                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|mem_read_addr[12]                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |control_unit|address_block_average:block_avg_ctrl|read_delay[1]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |control_unit|vga_driver:vga_driver_inst|red_reg                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |control_unit|vga_controller:vga_ctrl_inst|rdaddress[3]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |control_unit|copy_state                                                                                                                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |control_unit|vga_controller:vga_ctrl_inst|rdaddress[6]                                                                                                                                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |control_unit|last_algo                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |control_unit|primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|mux_7hb:mux6|l4_w0_n0_mux_dataout                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |control_unit|address_block_average:block_avg_ctrl|state                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                      ;
; pll_type                             ; General                ; String                                                      ;
; pll_subtype                          ; General                ; String                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                              ;
; operation_mode                       ; direct                 ; String                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                              ;
; data_rate                            ; 0                      ; Signed Integer                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                              ;
; output_clock_frequency0              ; 75.000000 MHz          ; String                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                              ;
; clock_name_0                         ;                        ; String                                                      ;
; clock_name_1                         ;                        ; String                                                      ;
; clock_name_2                         ;                        ; String                                                      ;
; clock_name_3                         ;                        ; String                                                      ;
; clock_name_4                         ;                        ; String                                                      ;
; clock_name_5                         ;                        ; String                                                      ;
; clock_name_6                         ;                        ; String                                                      ;
; clock_name_7                         ;                        ; String                                                      ;
; clock_name_8                         ;                        ; String                                                      ;
; clock_name_global_0                  ; false                  ; String                                                      ;
; clock_name_global_1                  ; false                  ; String                                                      ;
; clock_name_global_2                  ; false                  ; String                                                      ;
; clock_name_global_3                  ; false                  ; String                                                      ;
; clock_name_global_4                  ; false                  ; String                                                      ;
; clock_name_global_5                  ; false                  ; String                                                      ;
; clock_name_global_6                  ; false                  ; String                                                      ;
; clock_name_global_7                  ; false                  ; String                                                      ;
; clock_name_global_8                  ; false                  ; String                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                              ;
; pll_slf_rst                          ; false                  ; String                                                      ;
; pll_bw_sel                           ; low                    ; String                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: primary_memory:primary_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ;                      ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_uco1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ekt1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:vga_driver_inst ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                           ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                           ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                           ;
; H_BACK         ; 0000101111 ; Unsigned Binary                           ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                           ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                           ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                           ;
; V_BACK         ; 0000100000 ; Unsigned Binary                           ;
; LOW            ; 0          ; Unsigned Binary                           ;
; HIGH           ; 1          ; Unsigned Binary                           ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                           ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                           ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                           ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                           ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                           ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                           ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                           ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address_pixel_replication:addr_repl_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_s3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixel_decimation:dec_inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_s3m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address_block_average:block_avg_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_s3m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address_pixel_replication:addr_repl_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_pbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixel_decimation:dec_inst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_pbm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: address_block_average:block_avg_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                     ;
; LPM_WIDTHD             ; 8              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_pbm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; primary_memory:primary_mem_inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 76800                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:vga_driver_inst" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; reset ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "secondary_memory:secondary_mem_inst" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; rd_aclr ; Input ; Info     ; Stuck at GND                       ;
; rden    ; Input ; Info     ; Stuck at VCC                       ;
+---------+-------+----------+------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "primary_memory:primary_mem_inst" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; data ; Input ; Info     ; Stuck at GND                      ;
; rden ; Input ; Info     ; Stuck at VCC                      ;
; wren ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "block_average:block_avg_calc" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                 ;
+--------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "address_pixel_replication:addr_repl_inst"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_75MHz:comb_758"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; 0              ; RAM1        ; 8     ; 76800 ; Read/Write ; primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 542                         ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 255                         ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 76                          ;
;     SCLR SLD          ; 43                          ;
;     SLD               ; 1                           ;
;     plain             ; 91                          ;
; arriav_lcell_comb     ; 2015                        ;
;     arith             ; 850                         ;
;         0 data inputs ; 115                         ;
;         1 data inputs ; 211                         ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 270                         ;
;         4 data inputs ; 148                         ;
;         5 data inputs ; 11                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1069                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 392                         ;
;         3 data inputs ; 167                         ;
;         4 data inputs ; 218                         ;
;         5 data inputs ; 128                         ;
;         6 data inputs ; 161                         ;
;     shared            ; 95                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 61                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 23.70                       ;
; Average LUT depth     ; 11.71                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 03 22:04:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ZoomDigital -c ZoomDigital
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pixel_replication.v
    Info (12023): Found entity 1: pixel_replication File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_replication.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_pixel_replication.v
    Info (12023): Found entity 1: address_pixel_replication File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pixel_decimation.v
    Info (12023): Found entity 1: pixel_decimation File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_counter_avg.v
    Info (12023): Found entity 1: address_counter_avg File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_counter_avg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_block_average.v
    Info (12023): Found entity 1: address_block_average File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block_average.v
    Info (12023): Found entity 1: block_average File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/block_average.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nearest_neighbor.v
    Info (12023): Found entity 1: nearest_neighbor File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_75mhz.v
    Info (12023): Found entity 1: clock_75MHz File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_75mhz/clock_75mhz_0002.v
    Info (12023): Found entity 1: clock_75MHz_0002 File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz/clock_75MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file primary_memory.v
    Info (12023): Found entity 1: primary_memory File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/primary_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file secondary_memory.v
    Info (12023): Found entity 1: secondary_memory File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/secondary_memory.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at control_unit.v(326): instance has no name File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 326
Info (12127): Elaborating entity "control_unit" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at control_unit.v(50): truncated value with size 32 to match size of target (4) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 50
Warning (10230): Verilog HDL assignment warning at control_unit.v(177): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 177
Info (12128): Elaborating entity "clock_75MHz" for hierarchy "clock_75MHz:comb_758" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 326
Info (12128): Elaborating entity "clock_75MHz_0002" for hierarchy "clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz/clock_75MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz/clock_75MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/clock_75MHz/clock_75MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "75.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_div_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 332
Info (12128): Elaborating entity "pixel_replication" for hierarchy "pixel_replication:repl_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 338
Info (12128): Elaborating entity "address_pixel_replication" for hierarchy "address_pixel_replication:addr_repl_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 352
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(55): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 55
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(56): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 56
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(59): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 59
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(63): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 63
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(79): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 79
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(87): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 87
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(95): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 95
Warning (10230): Verilog HDL assignment warning at address_pixel_replication.v(110): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 110
Info (12128): Elaborating entity "pixel_decimation" for hierarchy "pixel_decimation:dec_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 365
Warning (10036): Verilog HDL or VHDL warning at pixel_decimation.v(23): object "row_orig" assigned a value but never read File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at pixel_decimation.v(24): object "col_orig" assigned a value but never read File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 24
Warning (10230): Verilog HDL assignment warning at pixel_decimation.v(48): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 48
Warning (10230): Verilog HDL assignment warning at pixel_decimation.v(49): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 49
Warning (10230): Verilog HDL assignment warning at pixel_decimation.v(52): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 52
Info (12128): Elaborating entity "address_counter_avg" for hierarchy "address_counter_avg:addr_counter_avg_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 375
Warning (10230): Verilog HDL assignment warning at address_counter_avg.v(28): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_counter_avg.v Line: 28
Info (12128): Elaborating entity "address_block_average" for hierarchy "address_block_average:block_avg_ctrl" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 391
Warning (10230): Verilog HDL assignment warning at address_block_average.v(32): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 32
Warning (10230): Verilog HDL assignment warning at address_block_average.v(33): truncated value with size 32 to match size of target (9) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 33
Warning (10230): Verilog HDL assignment warning at address_block_average.v(34): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 34
Warning (10230): Verilog HDL assignment warning at address_block_average.v(66): truncated value with size 32 to match size of target (2) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 66
Warning (10230): Verilog HDL assignment warning at address_block_average.v(69): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 69
Warning (10230): Verilog HDL assignment warning at address_block_average.v(77): truncated value with size 32 to match size of target (2) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 77
Warning (10230): Verilog HDL assignment warning at address_block_average.v(80): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 80
Warning (10230): Verilog HDL assignment warning at address_block_average.v(88): truncated value with size 32 to match size of target (2) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 88
Warning (10230): Verilog HDL assignment warning at address_block_average.v(91): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 91
Warning (10230): Verilog HDL assignment warning at address_block_average.v(99): truncated value with size 32 to match size of target (2) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 99
Info (12128): Elaborating entity "block_average" for hierarchy "block_average:block_avg_calc" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 401
Info (12128): Elaborating entity "nearest_neighbor" for hierarchy "nearest_neighbor:nn_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 414
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(39): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 39
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(42): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 42
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(43): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 43
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(44): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 44
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(45): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 45
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(115): truncated value with size 32 to match size of target (7) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 115
Warning (10230): Verilog HDL assignment warning at nearest_neighbor.v(119): truncated value with size 32 to match size of target (8) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/nearest_neighbor.v Line: 119
Info (12128): Elaborating entity "primary_memory" for hierarchy "primary_memory:primary_mem_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 424
Info (12128): Elaborating entity "altsyncram" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/primary_memory.v Line: 89
Info (12130): Elaborated megafunction instantiation "primary_memory:primary_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/primary_memory.v Line: 89
Info (12133): Instantiated megafunction "primary_memory:primary_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/primary_memory.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uco1.tdf
    Info (12023): Found entity 1: altsyncram_uco1 File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uco1" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pe2.tdf
    Info (12023): Found entity 1: altsyncram_3pe2 File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_3pe2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_3pe2" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|decode_nma:decode4" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_3pe2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|decode_g2a:rden_decode_b" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_3pe2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|altsyncram_3pe2:altsyncram1|mux_7hb:mux6" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_3pe2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf Line: 39
Info (12133): Instantiated megafunction "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_uco1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "76800"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "17"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "primary_memory:primary_mem_inst|altsyncram:altsyncram_component|altsyncram_uco1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "secondary_memory" for hierarchy "secondary_memory:secondary_mem_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 437
Info (12128): Elaborating entity "altsyncram" for hierarchy "secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/secondary_memory.v Line: 97
Info (12130): Elaborated megafunction instantiation "secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/secondary_memory.v Line: 97
Info (12133): Instantiated megafunction "secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/secondary_memory.v Line: 97
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "numwords_b" = "76800"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekt1.tdf
    Info (12023): Found entity 1: altsyncram_ekt1 File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/altsyncram_ekt1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekt1" for hierarchy "secondary_memory:secondary_mem_inst|altsyncram:altsyncram_component|altsyncram_ekt1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 448
Warning (10230): Verilog HDL assignment warning at vga_controller.v(20): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_controller.v Line: 20
Warning (10230): Verilog HDL assignment warning at vga_controller.v(30): truncated value with size 32 to match size of target (17) File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/vga_controller.v Line: 30
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_driver_inst" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 465
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.10.03.22:04:29 Progress: Loading sld5ec1a285/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5ec1a285/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/ip/sld5ec1a285/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "address_pixel_replication:addr_repl_inst|Mod0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pixel_decimation:dec_inst|Mod0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "address_block_average:block_avg_ctrl|Mod0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "address_pixel_replication:addr_repl_inst|Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pixel_decimation:dec_inst|Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "address_block_average:block_avg_ctrl|Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 33
Info (12130): Elaborated megafunction instantiation "address_pixel_replication:addr_repl_inst|lpm_divide:Mod0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 56
Info (12133): Instantiated megafunction "address_pixel_replication:addr_repl_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s3m.tdf
    Info (12023): Found entity 1: lpm_divide_s3m File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/lpm_divide_s3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/sign_div_unsign_vlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf
    Info (12023): Found entity 1: alt_u_div_40f File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/alt_u_div_40f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "address_pixel_replication:addr_repl_inst|lpm_divide:Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 55
Info (12133): Instantiated megafunction "address_pixel_replication:addr_repl_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_pixel_replication.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pbm.tdf
    Info (12023): Found entity 1: lpm_divide_pbm File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/db/lpm_divide_pbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pixel_decimation:dec_inst|lpm_divide:Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 52
Info (12133): Instantiated megafunction "pixel_decimation:dec_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/pixel_decimation.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "address_block_average:block_avg_ctrl|lpm_divide:Div0" File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 33
Info (12133): Instantiated megafunction "address_block_average:block_avg_ctrl|lpm_divide:Div0" with the following parameter: File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/address_block_average.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync" is stuck at GND File: C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/control_unit.v Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/output_files/ZoomDigital.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clock_75MHz:comb_758|clock_75MHz_0002:clock_75mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 2558 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 2358 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4989 megabytes
    Info: Processing ended: Fri Oct 03 22:04:40 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Felipe/Downloads/ZoomDigital-20251004T002000Z-1-001/ZoomDigital/output_files/ZoomDigital.map.smsg.


