# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/BurguerRISCV {C:/BurguerRISCV/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:50 on Jun 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/BurguerRISCV" C:/BurguerRISCV/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:31:50 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/BurguerRISCV {C:/BurguerRISCV/PC_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:50 on Jun 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/BurguerRISCV" C:/BurguerRISCV/PC_TB.v 
# -- Compiling module PC_TB
# 
# Top level modules:
# 	PC_TB
# End time: 15:31:50 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  PC_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" PC_TB 
# Start time: 15:31:50 on Jun 21,2025
# Loading work.PC_TB
# Loading work.PC
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0 | Reset: 1 | Clk: 0 | Addr: 00000240 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 5000 | Reset: 1 | Clk: 1 | Addr: 00000240 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 10000 | Reset: 0 | Clk: 0 | Addr: 00000240 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 15000 | Reset: 0 | Clk: 1 | Addr: 00000244 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 20000 | Reset: 0 | Clk: 0 | Addr: 00000244 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 25000 | Reset: 0 | Clk: 1 | Addr: 00000248 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000abc | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 30000 | Reset: 0 | Clk: 0 | Addr: 00000248 | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 1 | BranchFlag: 0
# Time: 35000 | Reset: 0 | Clk: 1 | Addr: 0000123f | ResetControl: 0 | BranchOffset: 00000008 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 1 | BranchFlag: 0
# Time: 40000 | Reset: 0 | Clk: 0 | Addr: 0000123f | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 1 | JmpFlag: 0 | BranchFlag: 1
# Time: 45000 | Reset: 0 | Clk: 1 | Addr: 00001243 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 1 | JmpFlag: 0 | BranchFlag: 1
# Time: 50000 | Reset: 0 | Clk: 0 | Addr: 00001243 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 1
# Time: 55000 | Reset: 0 | Clk: 1 | Addr: 00001237 | ResetControl: 1 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 1
# Time: 60000 | Reset: 0 | Clk: 0 | Addr: 00001237 | ResetControl: 1 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 65000 | Reset: 0 | Clk: 1 | Addr: 0000123b | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 70000 | Reset: 0 | Clk: 0 | Addr: 0000123b | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 75000 | Reset: 0 | Clk: 1 | Addr: 0000123f | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 80000 | Reset: 0 | Clk: 0 | Addr: 0000123f | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 85000 | Reset: 0 | Clk: 1 | Addr: 00001243 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 90000 | Reset: 0 | Clk: 0 | Addr: 00001243 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 95000 | Reset: 0 | Clk: 1 | Addr: 00001247 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 100000 | Reset: 0 | Clk: 0 | Addr: 00001247 | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# Time: 105000 | Reset: 0 | Clk: 1 | Addr: 0000124b | ResetControl: 0 | BranchOffset: fffffff8 | JmpAddress: 00000fff | ZeroFlag: 0 | JmpFlag: 0 | BranchFlag: 0
# ** Note: $stop    : C:/BurguerRISCV/PC_TB.v(73)
#    Time: 110 ns  Iteration: 0  Instance: /PC_TB
# Break in Module PC_TB at C:/BurguerRISCV/PC_TB.v line 73
# End time: 15:34:44 on Jun 21,2025, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
