<stg><name>aes256_encrypt_ecb_Pipeline_cpkey</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="768" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_partset10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_partset10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:3 %ctx7_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx7

]]></Node>
<StgValue><ssdm name="ctx7_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i768 %ctx7_read, i768 %p_partset10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 15, i4 %i_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:0 %i = load i4 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
while.body.i:1 %p_partset10_load = load i768 %p_partset10

]]></Node>
<StgValue><ssdm name="p_partset10_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
while.body.i:2 %trunc_ln79_1_cast8 = zext i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln79_1_cast8"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
while.body.i:5 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="4" op_3_bw="3">
<![CDATA[
while.body.i:6 %zext_ln79_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 2, i4 %i, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln79_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="768" op_0_bw="9">
<![CDATA[
while.body.i:7 %zext_ln79 = zext i9 %zext_ln79_cast

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i:8 %lshr_ln79 = lshr i768 %p_partset10_load, i768 %zext_ln79

]]></Node>
<StgValue><ssdm name="lshr_ln79"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="768">
<![CDATA[
while.body.i:9 %trunc_ln79 = trunc i768 %lshr_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="7">
<![CDATA[
while.body.i:10 %zext_ln79_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
while.body.i:11 %shl_ln79 = shl i128 255, i128 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="shl_ln79"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="129" op_0_bw="128">
<![CDATA[
while.body.i:12 %zext_ln79_2 = zext i128 %shl_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="8">
<![CDATA[
while.body.i:13 %zext_ln79_3 = zext i8 %trunc_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
while.body.i:14 %shl_ln79_1 = shl i128 %zext_ln79_3, i128 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="shl_ln79_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
while.body.i:15 %xor_ln79 = xor i129 %zext_ln79_2, i129 680564733841876926926749214863536422911

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="768" op_0_bw="129">
<![CDATA[
while.body.i:16 %sext_ln79 = sext i129 %xor_ln79

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="129">
<![CDATA[
while.body.i:17 %trunc_ln79_1 = trunc i129 %xor_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="768">
<![CDATA[
while.body.i:18 %trunc_ln79_2 = trunc i768 %p_partset10_load

]]></Node>
<StgValue><ssdm name="trunc_ln79_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i:19 %and_ln79 = and i768 %p_partset10_load, i768 %sext_ln79

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
while.body.i:20 %and_ln79_2 = and i128 %trunc_ln79_2, i128 %trunc_ln79_1

]]></Node>
<StgValue><ssdm name="and_ln79_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
while.body.i:21 %or_ln79 = or i128 %and_ln79_2, i128 %shl_ln79_1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="640" op_0_bw="640" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:22 %tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i768.i32.i32, i768 %and_ln79, i32 128, i32 767

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:23 %tmp_32 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln79, i32 128, i32 255

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="768" op_0_bw="768" op_1_bw="640" op_2_bw="128">
<![CDATA[
while.body.i:24 %or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i640.i128, i640 %tmp_s, i128 %or_ln79

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:25 %buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %trunc_ln79_1_cast8

]]></Node>
<StgValue><ssdm name="buf_r_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
while.body.i:26 %buf_r_load = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="4" op_3_bw="3">
<![CDATA[
while.body.i:29 %zext_ln79_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln79_5_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
while.body.i:30 %sext_ln79_2 = sext i8 %zext_ln79_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln79_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="768" op_0_bw="9">
<![CDATA[
while.body.i:31 %zext_ln79_4 = zext i9 %sext_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i:32 %lshr_ln79_1 = lshr i768 %or_ln, i768 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="lshr_ln79_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="768">
<![CDATA[
while.body.i:33 %trunc_ln79_3 = trunc i768 %lshr_ln79_1

]]></Node>
<StgValue><ssdm name="trunc_ln79_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="8">
<![CDATA[
while.body.i:34 %zext_ln79_5 = zext i8 %zext_ln79_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
while.body.i:35 %shl_ln79_2 = shl i256 255, i256 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="shl_ln79_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="257" op_0_bw="256">
<![CDATA[
while.body.i:36 %zext_ln79_6 = zext i256 %shl_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="8">
<![CDATA[
while.body.i:37 %zext_ln79_7 = zext i8 %trunc_ln79_3

]]></Node>
<StgValue><ssdm name="zext_ln79_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
while.body.i:38 %shl_ln79_3 = shl i256 %zext_ln79_7, i256 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="shl_ln79_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
while.body.i:39 %xor_ln79_2 = xor i257 %zext_ln79_6, i257 231584178474632390847141970017375815706539969331281128078915168015826259279871

]]></Node>
<StgValue><ssdm name="xor_ln79_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="768" op_0_bw="257">
<![CDATA[
while.body.i:40 %sext_ln79_1 = sext i257 %xor_ln79_2

]]></Node>
<StgValue><ssdm name="sext_ln79_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="257">
<![CDATA[
while.body.i:41 %trunc_ln79_4 = trunc i257 %xor_ln79_2

]]></Node>
<StgValue><ssdm name="trunc_ln79_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128">
<![CDATA[
while.body.i:42 %tmp_33 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %tmp_32, i128 %or_ln79

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
while.body.i:43 %and_ln79_1 = and i768 %or_ln, i768 %sext_ln79_1

]]></Node>
<StgValue><ssdm name="and_ln79_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
while.body.i:44 %and_ln79_3 = and i256 %tmp_33, i256 %trunc_ln79_4

]]></Node>
<StgValue><ssdm name="and_ln79_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
while.body.i:45 %or_ln79_2 = or i256 %and_ln79_3, i256 %shl_ln79_3

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="512" op_0_bw="512" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:46 %tmp_34 = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %and_ln79_1, i32 256, i32 767

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i:48 %add_ln79 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i:49 %icmp_ln79 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:51 %br_ln79 = br i1 %icmp_ln79, void %while.body.i.while.body.i_crit_edge, void %aes_addRoundKey_cpy.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:1 %store_ln79 = store i4 %add_ln79, i4 %i_8

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:4 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
while.body.i:26 %buf_r_load = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i:27 %xor_ln79_1 = xor i8 %buf_r_load, i8 %trunc_ln79

]]></Node>
<StgValue><ssdm name="xor_ln79_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i:28 %store_ln79 = store i8 %xor_ln79_1, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="768" op_0_bw="768" op_1_bw="512" op_2_bw="256">
<![CDATA[
while.body.i:47 %or_ln79_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i512.i256, i512 %tmp_34, i256 %or_ln79_2

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:50 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:0 %store_ln79 = store i768 %or_ln79_1, i768 %p_partset10

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:2 %br_ln79 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="768">
<![CDATA[
aes_addRoundKey_cpy.exit.exitStub:0 %write_ln79 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %or_ln79_1_out, i768 %or_ln79_1

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
aes_addRoundKey_cpy.exit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
