Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Feb  5 09:13:26 2019
| Host         : pc-ietr65 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file Implement/Config_shift_left_count_down/top_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.512        0.000                      0                   80        0.255        0.000                      0                   80        2.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
gclk   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.512        0.000                      0                   80        0.255        0.000                      0                   80        2.000        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 inst_count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (gclk rise@5.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.766ns (23.765%)  route 2.457ns (76.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 9.965 - 5.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock gclk rise edge)       0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    static         gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.655     5.417    boundary       inst_count/clk
    SLICE_X32Y55         FDRE                                         r  reconfigurable inst_count/count_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  reconfigurable inst_count/count_reg[19]/Q
                         net (fo=2, routed)           0.994     6.929    reconfigurable inst_count/count_reg[19]
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.053 r  reconfigurable inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           1.084     8.138    reconfigurable inst_count/count_out[3]_i_4_n_0
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.124     8.262 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.379     8.641    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X33Y52         FDSE                                         r  reconfigurable inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock gclk rise edge)       5.000     5.000 r                 
    Y9                                                0.000     5.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     5.000    static         gclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    static         gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.483     9.965    boundary       inst_count/clk
    SLICE_X33Y52         FDSE                                         r  reconfigurable inst_count/count_out_reg[0]/C
                         clock pessimism              0.428    10.393                     
                         clock uncertainty           -0.035    10.358                     
    SLICE_X33Y52         FDSE (Setup_fdse_C_CE)      -0.205    10.153    reconfigurable   inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.153                     
                         arrival time                          -8.641                     
  -------------------------------------------------------------------
                         slack                                  1.512                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock gclk rise edge)       0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    static         gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.508    boundary       inst_count/clk
    SLICE_X33Y52         FDSE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.179     1.828    reconfigurable inst_count/count_out[0]
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.042     1.870 r  reconfigurable inst_count/count_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    reconfigurable inst_count/count_out0[1]
    SLICE_X33Y52         FDSE                                         r  reconfigurable inst_count/count_out_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock gclk rise edge)       0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    static         gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.828     2.022    boundary       inst_count/clk
    SLICE_X33Y52         FDSE                                         r  reconfigurable inst_count/count_out_reg[1]/C
                         clock pessimism             -0.514     1.508                     
    SLICE_X33Y52         FDSE (Hold_fdse_C_D)         0.107     1.615    reconfigurable   inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615                     
                         arrival time                           1.870                     
  -------------------------------------------------------------------
                         slack                                  0.255                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y9    inst_shift/RAMB36E1_inst/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y43  count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X106Y43  count_reg[12]/C



