out:out1 9 0 0 #dig_buff_out[0]
out:out2 3 0 0 #dig_buff_out[0]
aaa 11 0 0 #tgate[0]
bbb 12 0 0 #tgate[0]
in 13 0 0 #tgate[0]
reset 14 0 0 #tgate[0]
CLK 13 0 3 #tgate[1]
